

Daylily Design Review

February 28, 1986

XEROX SDD	<i>Project</i> DayLily	Daylily Design Review	<i>File</i> DaylilyDR01.silx	<i>Designer</i> Colvin	<i>Rev</i> A	<i>Date</i> 2/28/86	<i>Page</i> 01x
---------------------	---------------------------	-----------------------	---------------------------------	---------------------------	-----------------	------------------------	--------------------

Functional Overview

Enhanced Graphics Adaptor Emulation

Block Diagram

System Timing

Memory & IO Maps

Logic

Functional Overview

Daylily provides two major functions

- Runs Mesa software
- Emulates an IBM Enhanced Graphics Adaptor

Uses existing AT peripherals
excluding keyboard and display


Enhanced Graphics Adaptor Emulation


Daylily is hardware compatible with EGA

- Will respond to all EGA IO and memory addresses
 - Color Graphics Adaptor addresses
 - Monochrome Adaptor addresses
- Generates Vertical Interrupt


Daylily will support all EGA modes of operation

- 40 x 25 Text
- 80 x 25 Text
- 320 x 200 Graphics
- 640 x 200 Graphics
- 640 x 350 Graphics







Reads from AChip Addresses




Reads from EGA Addresses




Writes to AChip Addresses



Writes to EGA Addresses





This is the memory map for an IBM AT with the Daylily board installed. The two AChip in italics(2 & 3) are mapped but not necessarily installed. The AChip IO registers are memory mapped in the area above F00000H as shown. Below are the address range for each AChip IO space.

<i>AChip0</i>	<i>F00800H - F008FFH</i>
<i>AChip1</i>	<i>F00900H - F009FFH</i>
<i>AChip2</i>	<i>F00A00H - F00AFFH</i>
<i>AChip3</i>	<i>F00B00H - F00BFFH</i>

The Map E for the AChip is also mapped into the video RAM area at 0A0000H - 0C0000H, to allow emulation of the IBM graphics adaptor cards.


Bold lines represent Daylily memory addresses


I/O Address Map for IBM AT

<u>Hex Addr</u>	<u>Hex Addr</u>	<u>Hex Addr</u>
100 - 107	200 - 207 Game IO	300 - 307 Prototype Card
108 - 10F	208 - 20F	308 - 30F Prototype Card
110 - 117	210 - 217 <u>SChipReq?</u>	310 - 317 Prototype Card
118 - 11F	218 - 21F	318 - 31F Prototype Card
120 - 127	220 - 227 <u>SChipReq?</u>	320 - 327
128 - 12F	228 - 22F	328 - 32F
130 - 137	230 - 237 <u>SChipReq?</u>	330 - 337 <u>SChipReq?</u>
138 - 13F	238 - 23F	338 - 33F
140 - 147	240 - 247	340 - 347
148 - 14F	248 - 24F	348 - 34F
150 - 157	250 - 257	350 - 357
158 - 15F	258 - 25F	358 - 35F
160 - 167	260 - 267	360 - 367 Network Adaptr
168 - 16F	268 - 26F	368 - 36F Network Adaptr
170 - 177	270 - 277	370 - 377
178 - 17F	278 - 27F Parallel Printer Port 2	378 - 37F Parallel Printer Port 1
180 - 187	280 - 287	380 - 387 SDLC, bisynchronous 2
188 - 18F	288 - 28F	388 - 38F SDLC, bisynchronous 2
190 - 197	290 - 297	390 - 397
198 - 19F	298 - 29F	398 - 39F
1A0 - 1A7	2A0 - 2A7	3A0 - 3A7 Bisynchronous 1
1A8 - 1AF	2A8 - 2AF	3A8 - 3AF Bisynchronous 1
1B0 - 1B7	2B0 - 2B7	3B0 - 3B7 <u>Mono Display & Printer Adptr</u>
1B8 - 1BF	2B8 - 2BF	3B8 - 3BF <u>Mono Display & Printer Adptr</u>
1C0 - 1C7	2C0 - 2C7	3C0 - 3C7 <u>Extended Graphics Adptr</u>
1C8 - 1CF	2C8 - 2CF	3C8 - 3CF <u>Extended Graphics Adptr</u>
1D0 - 1D7	2D0 - 2D7	3D0 - 3D7 <u>Color/Graphics Monitor Adptr</u>
1D8 - 1DF	2D8 - 2DF	3D8 - 3DF <u>Color/Graphics Monitor Adptr</u>
1E0 - 1E7	2E0 - 2E7 GPIB & Data Acquisition	3E0 - 3E7
1E8 - 1EF	2E8 - 2EF	3E8 - 3EF
1F0 - 1F7 Fixed Disk	2F0 - 2F7	3F0 - 3F7 Diskette Controller
1F8 - 1FF Fixed Disk	2F8 - 2FF Serial Port 2	3F8 - 3FF Serial Port 1



Daylily board responds to all underlined entries

<u>Page No.</u>	<u>Contents</u>	<u>Page No.</u>	<u>Contents</u>
01	Block Diagram	17	AT Interface State Machine, and Status Generation
02	Sirius Chip	18	EGA BIOS/Boot EPROM
03	Control Store Address Bus, History Buffer Connector	19	Pullups, Spares
04	Control Store RAM	20	AT Bus Connector and Drivers
05	Sirius Output Register, Vertical Interrupt, SChip Clock	21	Platforms
06	A - Chip.0		
07	A - Chip.0 RAM		
08	A - Chip.1		
09	A - Chip.1 RAM		
10	Memory Address and Control Bus Terminators		
11	Monochrome Video Interface		
12	Dove Display Drivers		
13	IBM Display Drivers & Connectors	90	State Machine Flow Chart
14	Dove Display Connector, AChip Substrate Bias	91	State Machine State Diagram
15	AT Address and Data Bus Interface	92	Memory Map
16	Address Decode	93	IO Map








Control Store Address Buffers




The upper three bank select lines on the SChip are buffered and used to control the vertical interrupt from the AChip and to cause the state machine to wait for an SChip operation.



Bus Terminator



History Buffer Connector















Font 4 macros:


1 = AS244#

2 = I20PLAT


3 = RASCO




Vertical Interrupt Logic




Sirius Clock



Sirius Command Register



The two mode lines are used to select the desired display mode, when emulating an IBM Enhanced Graphics Adaptor. (pg 16)



(pg 2)

"

"



"

"

"

"

(pg 17)



















Add 0.1uF CAPs between corresponding Vcc and GND.

Font 4 macros:

1 = AChip
2 = Power

High Byte

Low Byte



Memory addresses:



AddrL.0.0
AddrL.0.1
AddrL.0.2
AddrL.0.4
AddrL.0.5
AddrL.0.7

may be arbitrarily assigned
to aid in PWBA layout.

Memory addresses:

AddrL.0.3
AddrL.0.6
AddrL.0.8

















MUST NOT BE REASSIGNED!!



Font 4 macros:
1 = MK257

High Byte

Low Byte



Memory addresses:



AddrL.0.0
 AddrL.0.1
 AddrL.0.2
 AddrL.0.4
 AddrL.0.5
 AddrL.0.7

may be arbitrarily assigned to aid in PWBA layout.


Memory addresses:

AddrL.0.3
 AddrL.0.6
 AddrL.0.8

MUST NOT BE REASSIGNED!!




Font 4 macros:
 1 = MK257



Font 4 macros
1 = MK257

XEROX 300	Project DayLily	A - Chip.0 Memory Data	File Daylily07c.sil	Designer Colvin	Rev A	Date 2/27/86	Page 07c
---------------------	--------------------	------------------------	------------------------	--------------------	----------	-----------------	-------------

(pg 20)
(pg 3)




AChip ID = 1

(pg 17)

(pg 20)

Do not want to power the display controller section of this AChip



Add 0.1uF CAPs between corresponding Vcc and GND.

















Font 4 macros:

1 = Achip
2 = Power

XEROX SDD	Project DayLily	AChip.1	File Daylily08.sil	Designer Colvin	Rev A	Date 2/26/86	Page 08
--------------	--------------------	---------	-----------------------	--------------------	----------	-----------------	------------

High Byte

Low Byte



Memory addresses:



AddrL.0.0
AddrL.0.1
AddrL.0.2
AddrL.0.4
AddrL.0.5
AddrL.0.7

may be arbitrarily assigned to aid in PWBA layout.

Memory addresses:

AddrL.0.3
AddrL.0.6
AddrL.0.8

















MUST NOT BE REASSIGNED!!



Font 4 macros:
1 = MK257

High Byte

Low Byte



Memory addresses:



AddrL.0.0
AddrL.0.1
AddrL.0.2
AddrL.0.4
AddrL.0.5
AddrL.0.7

may be arbitrarily assigned to aid in PWBA layout.


Memory addresses:

AddrL.0.3
AddrL.0.6
AddrL.0.8

MUST NOT BE REASSIGNED!!






Font 4 macros:
1 = MK257







Font 4 macros

1 = MK257



XEROX SDD	<i>Project</i> DayLily	A - Chip.1 Memory Data	<i>File</i> Daylily09c.sil	<i>Designer</i> Camacho, Colvin	<i>Rev</i> A	<i>Date</i> 2/27/86	<i>Page</i> 09c
---------------------	---------------------------	-------------------------------	-------------------------------	---------------------------------------	-----------------	------------------------	--------------------



If this scheme does not work, HP1001 diodes will be tried as terminators. This will be done via platforms.



Display	Dot Clk	XTAL
Dove 15"		31.367Mhz
IBM Mono	18.432kHz	
IBM ECD mode 1	15.75kHz	
IBM ECD mode 2	21.8kHz	




To prevent time varying return currents, the syncs are differential.
 Termination of ECL is also provided by the display monitor.


Diodes = SD103A

XEROX SDD	Project Daylily	Dove Display Drivers	File Daylily12.sil	Designer Dillon, Colvin, Camacho	Rev A	Date 2/26/86	Page 12
---------------------	--------------------	----------------------	-----------------------	--	----------	-----------------	------------


IBM Color Connector




IBM Monochrome Connector




The numbers in italics are the DB-9 pin numbers




There is an inconsistency in the AChip spec regarding the pin numbers for R,G & B. So this should be checked prior to fabrication.




Substrate Bias



Dove Display Connector






How this Works:


The address from the 80286 is available when BALE goes high and is latched on the falling edge of BALE, which also clocks the flip-flop above enabling the address to pass thru the ALS244's to the A-Chip. This will continue until DataEn' goes low which resets the flip-flop enables the data transceivers. The direction of the transfer is controlled by Rd'

XEROX SDD	Project DayLily	File AT to AChip Address and Data Mux	Designer Daylily15 sil	Rev Colvin	Date A 2/26/86	Page 15
---------------------	---------------------------	---	----------------------------------	----------------------	--------------------------	-------------------



This circuitry is the result of many iterations and many days of effort. I am not really happy with the way it turned out but it seems to work. This circuitry performs several major functions. The LS138 decodes the AChip memory address space. The top 27S29 PROM decodes the addresses for EGA display memory, the EGA BIOS EPROM, and maps memory to AChip IO addresses. This will decode both IO and memory addresses, but the AT spec says that there are no valid IO addresses in range that we are decoding (I am not sure that I believe that). The lower 27S29 PROM decodes IO to IBM EGA addresses and for the SChip register. The EGA addresses are qualified with IOR' and IOW' to verify that they are IO and not memory addresses. The PROM decodes four addresses for the SChip register, only one of these is used and is selected by a jumper on the platform shown. This allows the board address to be changed if it's address conflicts with another board in the system. All references to EGA addresses are mapped into the AChip using the map E & F registers, they also interrupt the SChip, so the SChip can update the appropriate memory values. Any addresses for the EGA or AChip lowers DaylilyAddr' which starts the state machine.


Status Generation




S2	S1	S0	ACHip operation
0	0	0	idle
0	0	1	IO Read
0	1	0	IO Write
0	1	1	idle
1	0	0	Memory Read (Idle)
1	0	1	Memory Read
1	1	0	Memory Write
1	1	1	idle

StatEn' is controlled by the state machine. It is asserted whenever an AChip is addressed or whenever an AT Graphics Adaptor IO port is addressed. Enabling the status lines starts all AChip operations.


State Machine




When BufReset' occurs, both StatEn' and DataEnable' will become active. This will not affect the board operation since StatEn' will cause anything to happen until Rd' or Wr' become active. DataEnable' will drive the AD bus since Rd' is not active, and this will also have no adverse affect.




If AReady has not occurred 8 clock cycles after T3 then this counter will generate a timeout. This keeps the state machine from hanging when it accesses an AChip which is not present.





This is currently implemented as a single EPROM due to board space requirements. It would be a performance win to replace this with two 2764's if they can fit on the board.





Spares








This platform is included so that the interrupt can be easily changed.




IRQ.09 is redirected in software to IRQ.02 so it will agree with use of IRQ.02 on PC's



The softcard remains inactive until a valid address for either main memory or a memory/IO request for the Enhanced Display adaptor occurs. At that time state machine lowers the IOChRdy signal on the bus which will cause the 80286 processor to wait until the softcard is done. The state machine then enables the status lines to the A-Chip and starts cycling thru the T-states of an 80186. At T3 it will pause until it receives the ARdy signal from the AChip.





INPUTS

D' = DaylilyAddr'
 R' = Rd'
 W' = Wr'
 I = SChipIntRq
 C = Continue
 H' = Wait'

Outputs

I = #SChip
 S' = StatEn'
 D' = DataEnable'
 R = NotReady'