




# *Model 990/12 LR Computer*



Part No. 2268241-9701 \*\*  
1 February 1983

# Texas Instruments

---

**BUSINESS SYSTEM SERIES**

© Texas Instruments Incorporated 1983

All Rights Reserved, Printed in U.S.A.

The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein, are the exclusive property of Texas Instruments Incorporated.

## MANUAL REVISION HISTORY

Model 990/12 LR Computer, Depot Theory and Maintenance (2268241-9701)

Original Issue .....1 February 1983

The total number of pages in this publication is 194.

The computers offered in this agreement, as well as the programs that TI has created to use with them, are tools that can help people better manage the information used in their business; but tools—including TI computers—cannot replace sound judgment nor make the manager's business decisions.

Consequently, TI cannot warrant that its systems are suitable for any specific customer application. The manager must rely on personal judgment of what is best for his or her business.

# Preface

---

The *990/12 LR Computer, Depot Theory and Maintenance*, when combined with the *990/12 LR Computer, General Description*, provides depot level maintenance information required to service the Model 990/12 Low Radiation (LR) Arithmetic Unit (AU) and System Memory Interface (SMI) boards.

These manuals are specifically limited to information on the 990/12 LR AU and SMI boards, and do not describe the many Texas Instruments 990-family computers and computing systems that include the 990/12 LR AU and SMI boards.

## Section

- 1 Detailed Functional Description — Provides a detailed functional description of the two boards that comprise the Central Processing Unit (CPU).
- 2 Maintenance — Provides depot-level maintenance procedures using a special test system, the 990/12 LR Functional Verification System, to test the CPU boards.
- 3 Drawings — Provides CPU board assembly drawings and logic diagrams.

The following manuals also describe the 990/12 LR Central Processing Unit:

Title	Part Number
<i>Model 990/12 LR Computer, General Description</i> (available as part of manual kit 2268237-0001)	2268239-9701
<i>Model 990/12 LR Computer, Field Theory and Maintenance</i> (available as part of manual kit 2268237-0001)	2268240-9701



# Contents

Paragraph	Title	Page
<b>1 — Detailed Functional Description</b>		
1.1	Introduction .....	1-1
1.2	AU to SMI Board Interface .....	1-1
1.3	AU Board Functional Description .....	1-7
1.3.1	Arithmetic Logic Unit (ALU) .....	1-7
1.3.2	Microcode Instructions .....	1-15
1.3.3	A Bus .....	1-16
1.3.3.1	Address Multiplexer .....	1-17
1.3.3.2	A Bus Register .....	1-17
1.3.3.3	Counters I and J .....	1-17
1.3.3.4	Counter K Data Selector and Counter K .....	1-17
1.3.3.5	A Bus Four-to-One Data Selector .....	1-18
1.3.3.6	A Bus Buffer .....	1-18
1.3.3.7	A Bus to BTL Buffer .....	1-18
1.3.3.8	Memory Data Output Latch .....	1-19
1.3.3.9	General Register File .....	1-19
1.3.3.10	Displacement Bits Generator .....	1-19
1.3.3.11	A Bus Zero Right Byte Generator .....	1-19
1.3.3.12	Parity Generator .....	1-19
1.3.3.13	Literal Latch .....	1-20
1.3.3.14	Workspace Cache .....	1-20
1.3.4	B Bus .....	1-20
1.3.4.1	Status Multiplexer .....	1-21
1.3.4.2	Status Register .....	1-21
1.3.4.3	Status or > 02 Constant to B Bus Selector .....	1-21
1.3.4.4	The B Bus to C Bus Interconnect .....	1-22
1.3.5	C Bus .....	1-22
1.3.5.1	General Register File as a C Bus Source .....	1-23
1.3.5.2	Address Transceivers .....	1-23
1.3.5.3	Byte Reverse and Sign Extension Logic .....	1-23
1.3.6	Address Bus .....	1-23
1.3.7	Buffered TILINE Bus .....	1-23
1.4	SMI Board Functional Description .....	1-24
1.4.1	Loader and Self-Test ROM .....	1-24
1.4.2	Breakpoint System .....	1-24
1.4.3	System Error Interrupt Level 2 .....	1-33
1.4.4	Interrupt Logic Description .....	1-33
1.4.4.1	Masking .....	1-39
1.4.4.2	Priority Interrupt Level Encoder .....	1-39

Paragraph	Title	Page
1.4.5	Error Interrupt Trace Memory .....	1-40
1.4.6	12-Millisecond Test Clock .....	1-40
1.4.7	Diagnostic Registers .....	1-46
1.4.8	Programmer Panel Interface .....	1-46
1.4.8.1	Communications Register Unit (CRU) Bit Select Bits .....	1-46
1.4.8.2	CONSCLK— Signal .....	1-46
1.4.8.3	CONSEL— Signal .....	1-46
1.4.8.4	Serial Data Lines CONSBITD and CONSCRUI .....	1-46
1.4.8.5	PWRLEDA— Signal .....	1-51
1.4.8.6	FAULTLED— Signal .....	1-51
1.4.8.7	RUNLED— Signal .....	1-51
1.4.8.8	RESTART— Signal .....	1-51
1.4.8.9	IDLELED— Signal .....	1-51
1.4.9	Communications Register Unit (CRU) Interface .....	1-52
1.4.9.1	CRU Applications .....	1-52
1.4.9.2	CRU Interface Signals .....	1-52
1.4.10	TILINE Logic .....	1-52
1.4.10.1	TILINE Applications .....	1-57
1.4.10.2	Master-Slave Concept .....	1-57
1.4.10.3	TILINE Interface Signals .....	1-57
1.4.10.4	TILINE Access Controller .....	1-65
1.4.11	Memory Mapping .....	1-68
1.4.11.1	Address Development .....	1-68
1.4.11.2	Base Register Selection .....	1-72
1.4.11.3	Map Selection .....	1-72
1.4.11.4	Map File Loading .....	1-73
1.4.11.5	Memory Management and Protection .....	1-74
1.4.11.6	TILINE Peripheral Control Space (TPCS) Mapping .....	1-75

## 2 — Maintenance

2.1	Introduction .....	2-1
2.2	Description of the FVS .....	2-1
2.3	FVS Operational Characteristics .....	2-2
2.4	Diagnostic Overlay Guidance System Software Description .....	2-7
2.5	CPU Checkout Procedures .....	2-8
2.5.1	Initial Turn-On Procedures for the FVS .....	2-14
2.5.2	Diagnostic Testing Procedures Using the FVS .....	2-17
2.5.3	FVS 990/12 LR Operating System Recovery .....	2-17
2.6	Central Processor Troubleshooting Procedures .....	2-21

## 3 -- Drawings

### Index

## Illustrations

Figure	Title	Page
1-1	The Arithmetic Unit (AU) Board . . . . .	1-8
1-2	Functional Block Diagram of the AU Board . . . . .	1-9
1-3	Functional Diagram of the SN74S481 . . . . .	1-11
1-4	Fields of the ROM Control Store or WCS Microcode Word . . . . .	1-15
1-5	System Mapping Interface (SMI) Board . . . . .	1-25
1-6	Functional Block Diagram of the SMI Board . . . . .	1-27
1-7	Simplified Functional Diagram of Loader and Self-Test ROM . . . . .	1-29
1-8	Simplified Functional Diagram of Breakpoint System . . . . .	1-31
1-9	System Error Interrupt Level 2, Functional Diagram . . . . .	1-35
1-10	Priority Interrupt Level Encoder . . . . .	1-41
1-11	Error Interrupt Trace Memory Functional Diagram . . . . .	1-43
1-12	12-Millisecond Test Clock Interrupt Functional Diagram . . . . .	1-45
1-13	Diagnostic Registers . . . . .	1-47
1-14	Programmer Panel Interface Signals . . . . .	1-48
1-15	Programmer Panel Interface . . . . .	1-49
1-16	TILINE Interface Signals . . . . .	1-58
1-17	TILINE Master Devices Priority Interconnection . . . . .	1-64
1-18	Memory Mapping Block Diagram . . . . .	1-69
1-19	Mapped Address Development . . . . .	1-71
1-20	Memory Format of Mapping Parameters . . . . .	1-74
2-1	990/12 LR Functional Verification System . . . . .	2-3
2-2	Functional Verification System Block Diagram . . . . .	2-5
2-3	FVS Vacuum Chamber Assembly Displays and Indicators . . . . .	2-10
2-4	FVS Vacuum Chamber Assembly Controls and Test Points, Right Side Panel . . . . .	2-11
2-5	FVS Vacuum Chamber Assembly Controls and Test Points, Left Side Panel . . . . .	2-13

## Tables

Table	Title	Page
1-1	AU Board to SMI Board Interface Pin Assignments and Functions . . . . .	1-2
1-2	Processor Element SN74S481 Pin Functions . . . . .	1-12
1-3	System Error Interrupt CRU Bit Assignments (CRU Base Address > 1FC0) . . . . .	1-37
1-4	Interrupt Level Data . . . . .	1-38
1-5	CRU Interface Signals . . . . .	1-53
1-6	TILINE Signal Definitions . . . . .	1-59
1-7	TILINE Access Controller Signal Definitions . . . . .	1-66
1-8	Memory Protect Decode of Limit Register Parameter Words . . . . .	1-75
2-1	FVS Vacuum Chamber Displays and Indicators . . . . .	2-8
2-2	FVS Vacuum Chamber Assembly Controls and Test Points, Right Side Panel . . . . .	2-12
2-3	FVS Vacuum Chamber Assembly Controls and Test Points, Left Side Panel . . . . .	2-12
2-4	Test Equipment and Reference Documents Required for Troubleshooting . . . . .	2-21





# Detailed Functional Description

---

## 1.1 INTRODUCTION

Your depot maintenance manual kit is not complete without *Model 990/12 LR Computer, General Description*, part number 2268239-9701. A general description manual serves as an introduction to a field or depot manual kit. General introductory information, specifications, installation data, operator instructions, and operator preventative maintenance appear in the general description manual.

*Model 990/12 LR Computer, Depot Theory and Maintenance* starts where the general description ends. This manual contains depot-level operation and maintenance information for the 990/12 LR CPU, manufactured by Texas Instruments Incorporated.

This section describes the arithmetic unit (AU) to system memory interface (SMI) board interface and provides a detailed functional description of the 990/12 LR AU and SMI boards.

## 1.2 AU to SMI BOARD INTERFACE

The interface between the AU and SMI boards is made by two short ribbon cables connected to connectors P3 and P4 on the top edge of each board. Pin assignments are the same for each board. Table 1-1 describes pin assignments and interface signal functions.

**Table 1-1. AU board to SMI Board Interface Pin Assignments and Functions**

Signature	Pin	I/O*	Description
ADDR(15)— (LSB)	P3-2	OUT	ADDR(0)— through ADDR(15)— comprise the address bus.
ADDR(14)—	P3-3	OUT	
ADDR(13)—	P3-4	OUT	
ADDR(12)—	P3-5	OUT	
ADDR(11)—	P3-6	OUT	
ADDR(10)—	P3-7	OUT	
ADDR(9)—	P3-8	OUT	
ADDR(8)—	P3-9	OUT	
ADDR(7)—	P3-10	OUT	
ADDR(6)—	P3-11	OUT	
ADDR(5)—	P3-12	OUT	
ADDR(4)—	P3-13	OUT	
ADDR(3)—	P3-14	OUT	
ADDR(2)—	P3-15	OUT	
ADDR(1)—	P3-16	OUT	
ADDR(0)— (MSB)	P3-17	OUT	
INTPRES—	P3-19	IN	
ILEV(0)—	P3-21	IN	Interrupt-code input lines that are sampled when INTPRES— active.
ILEV(1)—	P3-22	IN	
ILEV(2)—	P3-23	IN	
ILEV(3)—	P3-24	IN	
ENCREG—	P3-26	OUT	Becomes active (low) during overlap conditions to ensure proper loading of the map file.
FPINT—	P3-27	IN	Permits front panel interrupts even though the Disable Interrupt instruction (DINT) has been invoked.
IERRINT	P3-28	IN	Signals to the AU that the level 2 interrupt pending is an actual error condition.

**Note:**

\* I/O refers to the AU board.

**Table 1-1. AU board to SMI Board Interface Pin Assignments and Functions (Continued)**

Signature	Pin	I/O*	Description
ST7—	P3-30	OUT	ST bit 7. Privileged instructions execute only when register bit 7 equals 0 (ST7— equals 1).
ST8	P3-31	OUT	ST8 is the map file select. When ST bit 8 equals 0, map file 0 is selected; when ST bit 8 equals 1, map file 1 is selected.
ST9—	P3-32	OUT	Memory management and protection flag. The flag is enabled when ST9— equals 1 (ST9 equals 0).
CLKON—	P3-34	OUT	Active (low) in response to the CKON instruction to enable the real-time clock.
CLKOFF—	P3-35	OUT	Active (low) in response to the CKOF instruction to disable the real-time clock.
PRIVOP—	P3-36	OUT	Signal generated by processor to indicate a privileged instruction fetch attempt when the processor is not in the privileged mode (ST bit 7 equals 1).
ILLOPST—	P3-37	OUT	Signal generated by processor to indicate that an illegal operation code has been decoded.
MPFILE(0)— MPFILE(1)—	P3-38 P3-39	OUT OUT	Control code signals generated by the processor as map file select signals and applied to a map select register on the SMI board to select map file 0, 1, 2, or 3.
LMF—	P3-40	OUT	An active (low) signal from the processor indicating that a map file load is in progress.
IDLE—	P3-42	OUT	A signal from the processor to the SMI board indicating that the processor is in the idle mode.
SMILED—	P3-43	OUT	A signal from the processor to the SMI board that lights the FAULT indicator on the SMI board indicating an SMI board failure.
INVADDR—	P3-45	OUT	A control signal from the processor that, when low, enables inverted address bus data to the SMI board; when high, it enables noninverted address bus data to the SMI board.

**Note:**

\* I/O refers to the AU board.

**Table 1-1. AU board to SMI Board Interface Pin Assignments and Functions (Continued)**

Signature	Pin	I/O*	Description
SYSCCLKA—	P3-47	IN	Clock signal generated on the SMI board, used to drive the AU board main clock.
SYSCCLKB—	P3-49	IN	Clock signal generated on the SMI board used to drive the AU board. This clock is the control store clock, and its shape is modified during the long 482 cycles to clock the control store in the middle of the cycle.
OVERFLOW—	P4-1	OUT	A signal from the processor indicating arithmetic overflow.
OVERLAP—	P4-3	IN	Signal generated by the SMI whenever the address being mapped is greater than or equal to the WP and less than the WP plus 32. Any address mapped outside the current map file is not overlapped.
CRA(0)—	P4-4	IN	The AU board is the source for this bus during workspace cache demand fill microcycles, and the SMI board is the source at all other times. In each case, this bus contains the workspace register number.
CRA(1)—	P4-5	IN	
CRA(2)—	P4-6	IN	
CRA(3)—	P4-7	IN	
MEMCYC—	P4-9	OUT	When active (low), indicates that the next clock period is for a memory cycle.
READ	P4-10	OUT	When high, indicates that the memory cycle request is for a read cycle. READ is latched on the SMI board.
LDMAP—	P4-12	OUT	When low, requests a map cycle during the present state. Enables clocks for memory mapping base selection and mapped address latch logic.
CACHINHB—	P4-13	IN	CACHINHB— becomes active when certain level 2 interrupts are set. It inhibits any writes to memory and workspace cache until the next time the instruction register is loaded.
INSTEX—	P4-15	OUT	INSTEX— is active during instruction stream read cycles.
ENDINSTR—	P4-17	OUT	Indicates that the previous instruction is finished and a new instruction is starting.

**Note:**

\* I/O refers to the AU board.

**Table 1-1. AU board to SMI Board Interface Pin Assignments and Functions (Continued)**

Signature	Pin	I/O*	Description
INHIBIT—	P4-19	OUT	INHIBIT— is active during the demand fill microcycles and overlap microcycles, to inhibit the clock.
WRTDEN—	P4-21	IN	WRTDEN— enables the TILINE data drivers on the AU board.
MPERINH—	P4-22	OUT	Inhibits the map errors generated by prefetching instructions across map boundaries.
CLKDLY—	P4-23	OUT	CLKDLY— delays the clock during memory cycles where data is being transferred back onto the A bus. This allows extra setup time for data being read into the workspace cache or register file.
RESET—	P4-24	OUT	Signal generated during the execution of the RSET instruction.
STACKOV—	P4-25	OUT	Stack overflow/underflow condition reported as system error interrupt (level 2).
LOADIR—	P4-27	OUT	LOADIR— is active when the instruction register is being loaded.
LOADWS—	P4-28	OUT	LOADWS— is active during writes to the workspace cache.
WRTRCMEM—	P4-29	OUT	WRTRCMEM— forces a write into the error trace memory. It is used by microdiagnostics.
HOLDACC—	P4-30	OUT	A normally high signal that forces the TILINE signal THOLD— to go low, thus preventing interference from another processor until the first processor releases TLHOLD—.
WSPACC—	P4-33	OUT	WSPACC— is active when a workspace is read from or written into.
LDIST—	P4-35	OUT	LDIST— is used during LDS or LDD target instructions to force the use of map file 2.
NPRES	P4-37	OUT	NPRES becomes active when a demand fill is being forced.

**Note:**

\* I/O refers to the AU Board.

**Table 1-1. AU board to SMI Board Interface Pin Assignments and Functions (Continued)**

Signature	Pin	I/O*	Description
LONG482	P4-39	OUT	LONG482 forces a slower clock to allow data to propagate in the SN74S482 devices on the AU board.
CRU—	P4-40	OUT	CRU— is active during CRU cycles to force a 250 ns clock.
FAST—	P4-41	OUT	FAST— forces a fast clock on the current cycle.
UPC(0)—	P4-42	OUT	UPC(0)— is active during microcycles from WCS. UPC(0)— forces a slower clock.
ABMAP—	P4-43	OUT	ABMAP— forces a slower clock to allow for ALU add time whenever data is being mapped from the A bus.
STCEN—	P4-45	OUT	STCEN— generates STORECLK, a CRU backplane clock used during CRU write cycles.
INTCRU—	P4-47	IN	When low, indicates to processor that CRU address is in the main chassis and that CRU input data can be processed at a faster rate.
DIAGCRU—	P4-48	IN	Serial data from the diagnostic registers on the SMI board to the AU board.
CRUOUT—	P4-50	OUT	CRU data out. Serial data appears on the CRUOUT— line when an LDCR, SBZ, or SBO instruction is executed. The data is sampled by external I/O interface logic at the CRU interface.

**Note:**  
\* I/O refers to the AU board.

### 1.3 AU BOARD FUNCTIONAL DESCRIPTION

This paragraph provides a functional description of the AU board, shown in Figure 1-1. The description is keyed to Figure 1-2, a functional block diagram of the AU board, and to Figure 3-1, the logic diagram for the AU board.

#### 1.3.1 Arithmetic Logic Unit (ALU)

The ALU function of the 990/12 LR is implemented on the AU board with four SN74S481 4-bit, binary micro/macroprogrammable processor elements connected in cascade. The ALU performs arithmetic and logic operations on a 16-bit word. As shown in Figure 1-2, data input to the ALU is from the A bus at the AI data input port or from the B bus at the BI/O data I/O port. Data out from the ALU is from the data out port that is connected to the A bus or from the BI/O data I/O port to the B bus. In the following description, refer to the functional block diagram of the ALU (Figure 1-3).

Data on the A bus during phase 1 of the clock is stored in the A latch during phase 2 of the clock and can also be placed in the workspace register, also called the accumulator (AC). Data on the B bus during phase 1 of the clock cycle is stored in the B latch during phase 2 of the clock cycle. The result of the operations on the data in the A latch and the B latch is placed either directly on the sum bus (internal to the processor) or shifted to the left or right. The data on the sum bus can be output on the B bus or on the data out port, which is an input to the A bus. Internally, data on the sum bus can be placed in the memory counter (MC), program counter (PC), the (AC), or the extended accumulator (XAC). On each clock cycle, the MC and PC can hold, or increment by one or two counts. The content of either the MC or PC can be an output of the address out port and, if selected by an address multiplexer, is applied to the address bus. Also, the contents of the PC may be an operand of the ALU operation. The AC can be used to store the result from the sum bus, or can be used for shift operations. The XAC receives data shifted from the AC in double-precision shift operations or receives data from the sum bus. The XAC is used to hold the most significant word of double-precision operations and is used in double-precision shift operations. The data in the AC and in the XAC can be placed on the data out port, which is the input of the A bus.

The operations performed by the ALU include addition, subtraction, multiplication, division, and bit-by-bit logic operations between two operands. A cyclic redundancy character (CRC) can also be generated, as well as arithmetic and logical shifts to the left, to the right, and circular. An operation code from the microcode word, applied to the operation select inputs, specifies the operation to be performed. This code also specifies the internal source of each operand, and the internal destination of the result. The states of the control lines, derived from the fields of the microcode word, select the following:

- The destination of input from the A bus (to the A latch only or to the A latch and the AC)
- The B bus as an input to the B latch, or as an output from the sum bus
- The data on the data out port (from the sum bus, the AC, or the XAC)
- The data on the address out port from the PC or MC
- The operation of the PC (hold or increment)
- The operation of the MC (hold or increment)
- The value of the increment (either one or two counts)





Figure 1-1. The Arithmetic Unit (AU) Board


22 83797





NOTE: NUMERALS IN CIRCLES INDICATE PAGE NUMBERS OF AU BOARD LOGIC DIAGRAMS.

Figure 1-2. Functional Block Diagram of the AU Board



2280805

Figure 1-3. Functional Diagram of the SN74S481

Table 1-2 provides the pin numbers and the pin functions of the processor element.

**Table 1-2. Processor Element SN74S481 Pin Functions**

Pin Number	Pin Name	Pin Function	Input, Output or Input/Output
46	BI/O0	4-bit parallel data input port to the B latch, or 4-bit parallel data output for the sum bus when not being used as an input.	I/O
47	BI/O1		
1	BI/O2		
2	BI/O3		
6	AI0	4-bit parallel data input port to the A latch and workspace register (WR).	Inputs
5	AI1		
4	AI2		
3	AI3		
7	OP0	OP0 through OP9 serve as a 10-bit parallel operation-select input to the microdecode logic array. In the most significant position, OP8 and OP9 serve as open-collector outputs during multiply and divide algorithms. In the least significant position, OP9 serves as the open-collector output during the CRC algorithm.	Inputs
8	OP1		
9	OP2		
10	OP3		
17	OP4		
14	OP5		
13	OP6		
11	OP7		
15	OP8		
16	OP9		
12	Vcc	Single five-volt power supply terminal.	Supply Voltage Pin
18	CIN—	Receives low (active) ripple carry input data.	Input
19	POS	Directs internal and I/O end-conditions required to define the relative position of each bit-slice when N-SN74S481s are cascaded to implement Nx4-bit word lengths. When biased at 2.4 volts, the package operates as the least significant slice. When grounded, it functions as an intermediate slice. When high (5 volts), it functions as the most significant slice.	Input
20	Y/AG	In least significant and intermediate positions, outputs arithmetic carry generate (Y), for use with look-ahead. In the most significant position, outputs are true arithmetically-greater-than signals.	Output
21	X/LG	In least significant and intermediate positions, outputs arithmetic carry propagate (X), for use with look-ahead. In most significant positions outputs are true, logically-greater-than signals.	Output

Table 1-2. Processor Element SN74S481 Pin Functions (Continued)

Pin Number	Pin Name	Pin Function	Input, Output or Input/Output
22	COUT—	Outputs are low (active) ripple carry data.	Output
23	EQ	Outputs true (active-high) equality of sum bus equals zero for each 4-bit slice. The open-collector output permits wired-AND to achieve Nx4-bit equality outputs.	Open-Collector-Output
24	LDWR—	When low, data applied at the AI port, coincident with the $\uparrow$ clock transition, is loaded into the WR.	Input
26 25	WRRT WRLFT	Working register and sum bus shift interconnectivity pins. WRRT receives left-shift, and outputs right-shift (true) data. WRLFT receives right-shift and outputs left-shift (true) data. Shift can be single-precision, double-precision, signed, or unsigned.	Bidirectional I/O
28 27	XWRRT XWRLFT	Extended working register shift interconnectivity pins. XWRRT receives left-shift, and outputs right-shift data. XWRLFT receives right-shift and outputs left-shift data. Shift can be single-precision, double-precision, signed, or unsigned.	Bidirectional I/O
29 30	D0 D1	Selects one of three DOP sources (WR, XWR, or sum bus) or places the DOP outputs in a high-impedance state.	Inputs
34 33 32 31	DOP0 DOP1 DOP2 DOP3	4-bit parallel, data-out port. DOP0 is the least significant bit.	3-state outputs
35	INCMC—	When low, enables the MC to increment, as directed by CCI— on the next $\uparrow$ clock transition. When high, inhibits MC to the hold mode. As CCO— is common to MC and PC, the MC should be inhibited when PC is enabled.	Input
36	GND	Common or ground terminal for the supply voltage.	


Table 1-2. Processor Element SN74S481 Pin Functions (Continued)

Pin Number	Pin Name	Pin Function	Input, Output or Input/Output
37	CCO—/OV	In the least significant and intermediate positions, a low-level output indicates that either the PC or MC is at the maximum count. CCO— is common to both PC and MC, so the ambiguous carry can be avoided if one or both counters is/are disabled by the INCPC— and/or INCMC— inputs. In the most significant position, a high-level output (depending on the operation selected) indicates that the WR, XWR, or ALU will overflow (OV) on the next clock.	Output
38	AOP0	4-bit parallel address out port.	Output
39	AOP1		
40	AOP2		
41	AOP3		
42	A0	Selects one of two AOP sources (PC or MC).	Input
43	INCPC—	When low, it enables the PC to increment as directed by CCI— on the next ↑ clock transition. When high, it inhibits the PC to the hold mode. As CCO— is common to PC and MC, the PC should be inhibited when the MC is enabled.	Input
44	CCI—	In the least significant position, a low input directs the enabled PC or enabled MC to increment by one on the next ↑ clock transition. In the least significant position a high directs the enabled PC or enabled MC to increment by two. In other positions, a low is a carry input and a high inhibits the counter.	Input
45	CK	When high, enables the transparency of A and B input latches. When low, it latches A and B input data. It clocks synchronous registers and counters on the positive transition.	Input
48	BI/O SEL	When low, it enables BI/O to output sum bus data. When high, the BI/O output drivers are placed in a high-impedance state, permitting BI/O to be used as data inputs.	Input

A clock cycle is supplied to the ALU at a maximum frequency of 4.5 megahertz. Clocking of the ALU circuits occurs on the rising edge (negative to positive transition) of the clock. The A bus and B bus both supply input signals to the ALU and must be clocked at the same frequency. The C bus also must be clocked at the same frequency since the C bus can be gated into the B bus. Two phases are defined for these clocks. During phase 1, the ALU inputs, to be used in the operation that occurs at the rise of the ALU clock, are placed on the A bus or B bus. During phase 2, the result of the operation is available to be placed on the A bus or B bus.

### 1.3.2 Microcode Instructions

The instructions of the 990/12 LR are implemented as sets of microcode instructions accessed from either a ROM control store or a writable control store (WCS). Figure 1-4 shows that each word of microcode contains 64 bits organized into 15 fields. Microcode instructions are written symbolically using the microcode assembly language. A microcode assembler translates the source statements of the assembly language into binary object code that can be loaded into the WCS. It is important to note that the bit order of the microcode instruction generated by the microcode assembler is not the same as the bit order of the microcode instruction stored in the ROM control store or WCS. Figure 1-4 shows these bit order differences. A utility program reformats the object code for loading into the WCS. Each field controls a portion of the computer logic. For example, an 11-bit field controls the microprocessor, a single bit controls the byte mode, and a 17-bit field determines the location of the next microcode instruction to be executed. The WCS microcode instructions are in the same format as those of the ROM control store and are stored in the WCS using a load control store (LCS) instruction. In order to execute instructions contained in the WCS, the computer accesses an XOP instruction with the WCS enable bit of the ST set to logic one. The first 32 locations in the WCS are dedicated entry points for 16 sets of microcode instructions. The C field of the XOP instruction specifies 1 of 16 hardware XOPs, each implemented by microcode in the WCS. The content of the C field passes control to the appropriate location in the dedicated area of the WCS. Typically, control passes to the following microcode instruction that branches to the remainder of the microcode routine after execution.



2282218

Figure 1-4. Fields of the ROM Control Store or WCS Microcode Word

### 1.3.3 A Bus

As shown in Figure 1-2, the A bus is a 16-bit data bus with signal signatures AB (0 through 15). The A bus interconnects the following:

- The ALU (AI data in port and data out port)
- An address multiplexer
- The A bus register
- Counter I
- Counter J
- Counter K data selector and counter K
- A four-to-one data selector
- The A bus buffer
- The A bus to BTL buffer
- The memory data output latch
- The general register file
- Displacement bits generator
- A one-bit shift-left generator
- A zero right byte generator
- The parity generator
- A literal latch
- The workspace cache

Three fields of the microcode word control the A bus, allowing the microcode to select the A bus source during phase 1, and the A bus source and destination during phase 2. Figure 1-4 identifies these fields as ASRC1, ASRC2, and ADST2, respectively. Field ASRC1 is a 4-bit field that selects 1 of 16 sources that can be connected as the source for the A bus during phase 1. The A bus destination during phase 1 is the A latch in the ALU, the memory interface circuits, or both. Field ASRC2 is a 3-bit field that selects 1 of 8 sources for the A bus during phase 2. One of these sources is the source selected during phase 1 to provide a total of 17 A bus sources (when redundancy is considered) during phase 2. Field ADST2 is a 4-bit field that selects 1 of 16 destinations for the A bus during phase 2. Refer to the logic diagram for the AU board, found in section 3 of this manual, and to Figure 1-2 for the following detailed description of the operation of the A bus.

**1.3.3.1 Address Multiplexer.** The address multiplexer selects from its inputs either the address out port from the ALU (program counter or memory counter content) or the A bus for output to the address bus. When neither the address out port nor the A bus is selected for output to the A bus, the C bus is the source for the address bus, or the address bus is the source for the C bus through address transceivers as shown in Figure 1-2.

**1.3.3.2 A Bus Register.** The A bus register serves as a destination for the A bus when the clock signal CLAREG applied to the register is active and output control signal ENAREG— is high. CLAREG is a function of clock signal CLK2— and the ADST2 field of the microcode word (refer to Figure 1-4). CLAREG clocks the present value of the A bus into the D inputs of the register and the Q outputs of the register are held at high impedance. When ENAREG— is brought low, the A bus register serves as a source to the A bus. ENAREG— is a function of clock signal CL8A and the ASRC1 field of the microcode word.

**1.3.3.3 Counters I and J.** Counters I and J are each 4-bit down-counters that are loaded from bits 12 through 15 and bits 8 through 11 of the A bus, respectively. When used separately, each counter can be loaded to provide decrementing counts 15 through 0. When the counters are used together, the counters can be loaded to provide decrementing counts 255 through 0. The counters are used by the processor in the control of conditional jumps. Loading of counters I and J occurs when signals LDCNTI— and LDCNTJ—, respectively, are low. Both signals are a function of the ADST2 field of the microcode word. Both of the signals that enable the counters for counting are a function of the DECODES field of the microcode word.

**1.3.3.4 Counter K Data Selector and Counter K.** Bits 12 through 15 of the A bus constitute one input to the quadruple 2-line to 1-line data selector; the register address field of the microcode word (ROM bits 4 through 7) is the other input to the data selector. When the select signal LDCNTK— that is applied to the selector is low, the A bus input is selected for output from the data selector; when LDCNTK— is high, the input from the ROM bit is selected for output. In either case, the output of the data selector (RADB— bits 0 through 3) is applied as the load input to counter K.

The select signal, LDCNTK—, is an output of an A destination decode programmable read-only memory (PROM). The state of LDCNTK— (high or low) is determined as the PROM is addressed by A destination address lines ADST (0 through 3), and signal A1A0N. Lines ADST (0 through 3) are developed at the output of a flip-flop as a function of ROM bits 40 through 43, and signal A1A0N is a function of ROM bits 0 and 1.

Counter K counts either up or down under control of signal K(3), a function of ROM bit 7. When the load signal LDRAD— goes low, counter K is loaded to count from that value contained at the output of the counter K data input selector on lines RADB— (0 through 3). The low LDCNTK— signal, which selects the A bus input to the counter K data input selector for output, causes LDRAD— to go low: the result is that whenever LDCNTK— is low; the value contained in bits 12 through 15 of the A bus is loaded into counter K.

When LDCNTK— is high, the ROM-bit input to the counter K data input selector is selected for output. The high LDCNTK— no longer causes LDRAD— to go low to load the counter. A low ENLD— developed from ANDed high signals CNTK— and CMODE— now causes the counter to load.

The high CNTK— at the output of a ROM is a function of control code decoding of ROM bits 32 through 36. The high CMODE— at the Q output of a flip-flop is generated when both LDCNTK— and CNTK— are high.



Counter K counts when enabling signals ENK— and KENT— are both low. ENK— is low when signal K(2) (a function of ROM bit 6) is high and CMODE is toggled high. KENT— is low if either BYTE or K(3)TAG is low. BYTE is a function of ROM bit 25. K(3)TAG is low if signal K(3) and TAG— are the same; both high or both low. K(3) is a function of ROM bit 7. TAG— is the inverted function of either the MDI tag or the register file tag as selected by the C-source ROM bit 29 and CSRC(0), which is a function of ROM bit 29.

The counter K output, RAD— (0 through 3), is used to address the general register file and is one of four inputs to the workspace cache address selector. When the A source signals ASRC(2) and ASRC(3) are both low, the counter K input to the workspace cache address selector is selected for output as signals SD— (0 through 3). SD— (0 through 3) addresses the workspace cache and also addresses the dirty control RAM. The dirty control RAM performs as the 17th bit of the workspace cache.

**1.3.3.5 A Bus Four-to-One Data Selector.** The four-to-one data selector serves as a source for bits 10 through 15 of the A bus for one of four input signals to the data selector. The enabling signal and the select signals applied to the data selector are a function of the ASRC1 field of the microcode word. The input signals to the data selector that can be selected for output to the A bus are as follows:

- The workspace cache address signals SD— (0 through 3)
- The interrupt-code input lines ILEV— (0 through 3) from the SMI board
- The C-latch output signals C— (0 through 3) and K(4) (a function of the ASRC1 field of the microcode word and a register file and memory data input latch TAG signal)
- The TS latch signals TS— (0 and 1) along with two D-latch signals D— (2 and 3)

The enabling signal for the data selector is applied to the displacement bits generator and to two AND gates to cause bits 0 through 9 of the A bus to go low when the four-to-one data selector is enabled.

**1.3.3.6 A Bus Buffer.** The A bus buffer is a phase 2 A bus source to enable TILINE\* data to the A bus when enabling signal ENTAB— is low. The low ENTAB— signal is a function of the ASRC2 field of the microcode word. The low ENTAB— signal can also be generated as a function of a high STEP2WSR signal. A high STEP2WSR is generated to indicate the second step of the demand and fill sequence.

**1.3.3.7 A Bus to BTL Buffer.** The A bus to BTL buffer enables A bus data to the buffered TILINE bus when the enabling signal ENTABL— is low. ENTABL—, a function of the MCNT field of the microcode word, is inhibited during the time when the output of the prefetch register is applied to the buffered TILINE bus.

\* TILINE is a trademark of Texas Instruments Incorporated.

**1.3.3.8 Memory Data Output Latch.** The memory data output latch can be enabled for left byte, right byte, or full word transfer of input A bus data to the output of the latch. The latch output is applied to the TILINE driver and memory data to the CS bus buffer. When enabling signal LDMD0— is low, the A bus data is clocked through the selected part of the latch and applied to inputs of the TILINE driver and the memory data to the CS bus buffer. The select signals TAB, BYTE, and MA15 permit either the right half, left half, or both half-sections of the latch to be selected for byte or full-word data transfer.

TAB is a function of the ASRC2 field of the microcode word, BYTE is a function of the BYTE field of the microcode word, and MA15 is a function of the MSRC field of the microcode word and bit 15 of the address bus. Enabling signal LDMD0— is a function of the ADST2 field of the microcode word.

**1.3.3.9 General Register File.** The general register file consists of sixteen, 16-bit registers that are addressed by the output of counter K. When enabled for a write operation, the general register file serves as a destination for the A bus. The general register file is a source for the C bus. The file can be written into or read from in either 16-bit word or right or left byte operations. The operation of the general register file in read operations is discussed in the description of the C bus, paragraph 1.3.5. The general register file is selected for either a read or write operation when signal ENREG— is low. The right half and the left half of the registers are enabled for a write operation when signals CLRFR and CLRFL, respectively, are clocked low. ENREG—, CLRFR, and CLRFL are all products of the ADST2 and BYTE fields of the microcode word at the output of an A destination decode ROM. The signals are clocked into the register file by clock signal CLK3—.

**1.3.3.10 Displacement Bits Generator.** As previously described, at the time the A bus four-to-one data selector is enabled for output of bits 10 through 15 on to the A bus, the same enabling signal (ENCSD—) applied to the displacement bits generator, and to two AND gates, causes bits 0 through 9 of the A bus to go low. The displacement bits generator also is enabled when the one-bit shift-left generator is active. The one-bit shift-left generator shifts instruction register bits 9 through 15 one bit to the left and places them on the A bus as bits 8 through 14 and at the same time, sets bit 15 of the A bus low. The enabled displacement bits generator sets A bus bits 0 through 7 high or low in coincidence with the high or low state of instruction register bit 8.

**1.3.3.11 A Bus Zero Right Byte Generator.** A ZERORB— signal generated as a function of the DECODES field of the microcode word enables the zero right byte generator to set bits 8 through 15 of the A bus to zero. The ZERORB— signal is also applied to the status or >02 constant to B bus selector to zero the right byte of the B bus.

#### NOTE

The right angle bracket symbol (>) denotes hexadecimal.

**1.3.3.12 Parity Generator.** The parity generator checks the parity of the A bus bits 0 through 7 to generate a high ODBYTE signal when an odd number of the bits are high. ODBYTE is applied to a four-line to one-line status multiplexer and when selected for output, is clocked through the status register as the status register parity bit, bit 5.

**1.3.3.13 Literal Latch.** The output control of the literal latch is enabled for transfer of CS bus data to the A bus during phase 1 of the clock as a function of the ASRC1 field of the microcode word. The latch is enabled for output during phase 2 of the clock as a function of the ASRC2 field of the microcode word.

**1.3.3.14 Workspace Cache.** The workspace cache consists of four 64-bit random-access read/write bipolar memory devices, each organized as 16 words of 4 bits to provide storage for one 16-bit word for each of 16 registers. Data accessed as workspace registers is stored as it is fetched from memory. Subsequent accesses to the same data are taken from the workspace cache. When the workspace pointer is changed, all workspace registers that were written into are copied into TILINE memory. When the processor performs a memory write to physical memory locations that correspond to current workspace, both memory and workspace are updated.

Registers of the workspace cache can be addressed as a phase 1 source, a phase 2 source, and a phase 2 destination of the A bus. When the workspace cache is enabled during phase 1 of the clock, the workspace register addressed by signals SD— (0 through 3) at the output of the workspace cache address selector serves as the source for the A bus. This output signal is selected from one of four inputs to the workspace cache address selector. The result is that the A bus source during phase 1 of the clock is the workspace register addressed by either counter K, by instruction register bits 12 through 15, by the D latch, or by the S latch. With the workspace cache enabled during phase 2 of the clock, the register addressed during phase 1 can remain as the A bus source, or the register addressed by counter K or by the D latch can be substituted for the phase 1 A bus source. During phase 2 of the clock, the workspace register addressed as the A bus source in phase 1 serves as the A bus destination in either the word mode, or left- or right-byte mode.

#### 1.3.4 B Bus

As shown in Figure 1-2, the B bus like the A bus, is a 16-bit data bus. Signal signatures for the bus are BB (0 through 15). The B bus interconnects the following:

- The ALU (BI/O I/O port)
- The status multiplexer
- The status register or > 02 constant to B bus selector
- The C bus

The BSRC field of the microcode word selects one of eight sources for the B bus. Two of the eight sources are different during phase 1 and phase 2. The microcode word bit configuration that selects either the status register or the > 02 constant as the phase 1 source for the B bus, selects the ALU sum bus as the source during phase 2. The destination for the B bus during phase 1 is the B latch of the ALU. During phase 2, the destination of the B bus is the status multiplexer and/or the ST controlled by the status field (ROM bits 44 through 46) and the extended status field (ROM bits 60 through 63). The interface to the C bus is highly flexible in that the C bus can be copied to the B bus in its present form, with bytes reversed, left byte only with sign extended, right byte only with sign extended, left byte copied to right byte, or right byte copied to left byte.

**1.3.4.1 Status Multiplexer.** The status multiplexer consists of two dual four-line to one-line selectors and three eight-line to one-line selectors and serves as a destination for B bus bits 0 through 6. The B bus bits are among numerous other inputs to the status multiplexer. The selected inputs to the status multiplexer become signals DST0 through DST6 at the output of the status multiplexer. DST0 through DST6 are applied as inputs to the status register. The select signals applied to the status multiplexer are a function of the STAT field of the microcode word and of the four least significant bits of the JMP field of the microcode word. The four least significant bits of the JMP field are interpreted as the extended status field when a conditional jump on true condition is specified. The STAT field and extended status field signals address STAT1 and STAT2 ROMs to generate the status multiplexer select signals.

**1.3.4.2 Status Register.** The status register consists of an octal D-type flip-flop with a common clock, a hexadecimal D-type flip-flop with a common clock and a common enable, and a quad D-type flip-flop with rail outputs with a common clock and common enable. The octal flip-flop input signals DST0 through DST6, are selected from various inputs to the status multiplexer, as described in the previous paragraph, are clocked through the register as status bits 0 through 6. Input signals to the hexadecimal D-type flip-flop consist of bits 7 through 11 of the B bus. When the enabling signal, LD8, is low, the input bits are clocked through the flip-flop as status bits 7 through 11. LD8 is generated at the output of STAT2 ROM as a function of the STAT field and the extended status field of the microcode word. Input signals to the quad D-type flip-flop consist of B bus signals 12 through 15; and when the enabling signal LD12 is low, the input bits are clocked through the flip-flop as status bits 12 through 15. The complements to status bits 12 through 15 (ST12— through ST15—) are also supplied at the output of the flip-flop. LD12, like LD8, is generated at the output of STAT2 ROM as a function of the STAT and extended status fields of the microcode word.

The status bits (ST0 through ST15) are applied as an input to the status or > 02 constant to B bus selector. Additionally, status bits 0 through 5 are applied to an instruction decode ROM, status bits 4 through 10 are ANDed to provide an arithmetic overflow signal to the SMI board, status bits 7 through 9 are buffered for application to the AU board to SMI board interface, status bits 7 through 11 are applied to logic that sets conditions for controlling the microprogram next-address generator, status bit 8 is applied to a control code decoding ROM that generates map control signals for the SMI board, and signals ST12— through ST15— are applied to a 4-bit magnitude comparator on the AU board to set the interrupt mask.

**1.3.4.3 Status or > 02 Constant to B Bus Selector.** The status or > 02 constant to B bus selector consists of four quadruple two-line to one-line data selectors. The select and output control enable signals applied to the data selectors are a function of the BSRC field of the microcode word. With the output control signal enabled and with the A inputs to the data selectors selected for output (select signal BSRC2 is low), the status register bits are the phase 1 source to the B bus. When the select signal applied to the data selectors is high, the B inputs to the data selector are selected for output and one of these two conditions prevails;

- When the signal ZERORB— (which is an input to the next to the least significant bit (LSB) position of the B inputs) is high, the output to the B bus is a > 02 logic level signal;
- When the signal ZERORB— is high, only the right byte section of the data selector output control is enabled, and the effect is to zero the right byte of the B bus.

The ZERORB— signal is a function of control code decoding of the DECODES field of the microcode word.

**1.3.4.4 The B Bus to C Bus Interconnect.** The B bus to C bus interconnect consists of byte reverse and sign extension logic. The byte reverse logic consists of four quadruple 2-line to 1-line data selectors. The sign extension logic consists of two octal three-state output line drivers. One of the octal drivers extends the sign of the most significant bit (MSB) of the right byte of the C bus to the left byte of the B bus. The other octal driver extends the sign of the MSB of the left byte of the C bus to the left byte of the B bus.

Opposite bytes of the C bus are connected to the A and B inputs of the byte reverse data selectors. With applied selection and output control signals, and the use of the sign extension logic, the C bus can be copied to the B bus:

- In its present form
- With bytes reversed
- Left byte only with sign extended
- Right byte only with sign extended
- Left byte copied to the right byte
- Right byte copied to the left byte

### 1.3.5 C Bus

The C bus is a 16-bit data bus with signatures CB— (0 through 15). The C bus interconnects the memory data input latch via the memory data input byte pipe, the general register file, the address bus, and the B bus. The CSRC field (bit 29 of the microcode word) in conjunction with the DECODES field of the microcode word, selects the C bus source. The selected C bus source can be either the memory data input latch, the general register file as addressed by counter K, or the address bus. The destination of the C bus is the B bus as selected by the BSRC field of the microcode word and/or the address bus when selected by the MSRC field of the microcode word.

When enabled for a write operation, the general register file is a destination of the A bus. When enabled for a read operation, this file is a source for the C bus. The general register file (as addressed by counter K) is enabled for a read operation by the CSRC field of the microcode word and a decode of the DECODES field of the microcode word.

Address transceivers are the bidirectional interface between the C bus and the address bus. A low derived from a decode of the DECODES field of the microcode word enables the transceivers in the direction of address bus to C bus. A high derived from the decode along with an enabling signal from the map source (MSRC) field of the microcode word enables the transceivers in the direction of the C bus to the address bus.

The C bus to B bus interface is effected by the sign extension and the byte reverse logic.

The memory data input latch holds buffered TILINE data stored under control of the TDST field of the microcode word. The stored data is available for transfer to the C bus either in byte or word length under control of the CSRC and DECODES field of the microcode word.

**1.3.5.1 General Register File as a C Bus Source.** The general register file is a destination of the A bus as well as a source for the C bus. The operation of the general register file as a destination for the A bus is described in paragraph 1.3.3.9.

The contents of the register file as addressed by the output of counter K is enabled for a read to the C bus when chip select signal ENREG— is low. For a read operation, the low ENREG— is a function of the CSRC field of the microcode word and the signal ENADCB— that is derived from a decode of the DECODES field of the microcode word.

**1.3.5.2 Address Transceivers.** The address transceivers consist of two octal bus transceivers with three-state outputs. The devices permit transmission from the C bus to the address bus or from the address bus to the C bus depending upon the logic level of the directional control signal, ENADCB—. When the enable input signal (ENA—) to the transceivers is high, the two buses are isolated effectively from each other. The operation of the address transceivers is described in paragraph 1.3.5.

**1.3.5.3 Byte Reverse and Sign Extension Logic.** The byte reverse and sign extension logic interconnects the B bus and the C bus. The operation of the byte reverse and sign extension logic is described in paragraph 1.3.4.4.

### 1.3.6 Address Bus

The address bus is a 16-bit bus with signal signatures ADDR— (0 through 15). The address bus interconnects the address out port of the ALU, the A bus, and the C bus on the AU board. Additionally, the address bus is brought to the pins of connector P3 at the top edge of the AU board where a ribbon cable completes the interface to the SMI board. On the SMI board, the address bus is applied through buffers to mapping logic, to the WP, to workspace cache control logic, and to the CRU address latch.

On the AU board, the address multiplexer selects either the address out port from the ALU or the A bus for output to the address bus. The address transceivers are the bidirectional interface between the C bus and the address bus.

### 1.3.7 Buffered TILINE Bus

The buffered TILINE bus is a 16-bit data bus with signatures BTL— (0 through 15). The buffered TILINE bus interconnects the TILINE data bus, the A bus, the instruction register, the CDS latch, the prefetch register, and the C bus (the latter via the memory data input latch and memory data input byte pipe).

The TDST field of the microcode word selects the destination of the buffered TILINE bus. Depending on the value of the TDST field, the buffered TILINE data bus is loaded into the instruction register and the CDS latch in one configuration, into the prefetch register and the memory data input latch in a second configuration, and into the memory data input latch (only) in a third configuration.

The memory control field of the microcode word, MCNT, and a decode of the DECODES field of the microcode word select the source for the buffered TILINE bus. The A bus to BTL buffer is the A bus to buffered TILINE bus interface, and the TILINE buffer is the TILINE data bus to buffered TILINE bus interface. A third source for the buffered TILINE bus is the stored data in the prefetch register. The enabling signal for the output control of the prefetch register also enables the clock for the CDS latch to cause the contents of the prefetch register to be loaded into the CDS latch.

## 1.4 SMI BOARD FUNCTIONAL DESCRIPTION

This paragraph provides a functional description of the SMI board, shown in Figure 1-5. The description is keyed to Figure 1-6, a functional block diagram of the SMI board, and to the logic diagram for the SMI board.

### 1.4.1 Loader and Self-Test ROM

The loader and self-test ROM on the SMI board is implemented with two Texas Instruments TMS 4732 devices that are 32,768-bit, read-only memories (ROMs). The two mask devices are each organized as 4K by 8-bits and provide 4K 16-bit words of loader and self-test ROM.

Figure 1-7 shows the functional block diagram of the loader and self-test ROM. A low PDATEN— signal enables data output from the ROM to the TILINE data bus. For the enabling signal PDATEN— to be developed, address bus signals ABUSB0 through ABUSB5 must be developed, and status register bit 8 must be cleared by software (ST8A— equals 1), and map file 0 must be implemented (MAPFLE0— equals 1). With PDATEN— low, the content of the ROM, addressed by address lines TLAD11 through TLAD19, is enabled on the TILINE data bus.

In the power-up sequence, the reset signal TLRESB— clears a CRU-addressable latch, signals EPROMADR0 through EPROMADR2 are reset, and one 512-word section of the EPROM is addressed. CRU output instructions that address CRU output bits 10, 11, and 12 at CRU base address > 1FA0 (EPROMADR0 through EPROMADR2) are required to enable other 512-word sections of the EPROM. For more information, refer to the *Model 990/12 LR Computer, General Description*.

### 1.4.2 Breakpoint System

The 990/12 LR breakpoint system is implemented using a CRU-addressable 16-bit breakpoint register, the error interrupt status register, and the error trace memory. The breakpoint register address is CRU base address > 1F80. A CRU output instruction loads the desired breakpoint word address into the breakpoint register. CRU output bits 1 through 15 of the breakpoint register (corresponding to register output signals BRKRG14 through BRKRG0, respectively) are used for the breakpoint word address and CRU output bit 0, BRKRG15, is used as a breakpoint enable signal (logic 1 equals breakpoint enabled). When the breakpoint system is enabled and a memory reference is made to the unmapped address that corresponds to the value placed in the breakpoint register, the error interrupt trap (level 2) is taken and the breakpoint flag is set in the error interrupt status register (bit 6, CRU base address > 1FC0). When an error interrupt or breakpoint interrupt occurs, the error interrupt trace memory contains a trace of the 15 memory cycles that occurred prior to and including the fetch of the error interrupt trap vector. The trace memory does not stop immediately upon setting of the interrupt but stores one more workspace access or memory cycle to make the 16th word. The breakpoint address and breakpoint enable bits are cleared by hardware when:

- The breakpoint occurs
- A RSET is generated
- A power-up occurs

By disabling the breakpoint system and enabling the diagnostic interrupt logic, the breakpoint register is addressed in diagnostic testing of interrupt levels 3 through 15. This feature is discussed in the description of the interrupt logic (paragraph 1.4.4).




Figure 1-5. System Mapping Interface (SMI) Board








Figure 1-6. Functional Block Diagram of the SMI Board



The simplified functional diagram of the breakpoint system in Figure 1-8 should be used in the following description of the operation of the breakpoint system.


A CRU output instruction loads the breakpoint register (shown on the diagram as two 8-bit latches) with the desired breakpoint address and with the breakpoint enable signal. The output of the breakpoint register is applied as an input to a 16-bit magnitude comparator. With breakpoint enabled, when the unmapped address applied to the comparator as ABUSB (0 through 14) corresponds to the breakpoint address, the comparator output signals (CPEQA through CPEQD) go high. The signals are applied as inputs to a NAND gate along with breakpoint qualifying signals MAPREQ, PRVBKEN, and BKENA. If a long distance mapping instruction is being executed by the processor, LDMAP— goes high sending MAPREQ low, to disable the breakpoint system. The breakpoint can be enabled or disabled with the processor in the privileged mode by addressing CRU output bit 13 at CRU base address > 1FA0 (refer to *990/12 LR Computer, General Description* for the CRU output bit assignments for error interrupt trace control and map control).

The enabling signal BKENA, further qualifies the breakpoint system. Output bit 3 at CRU base address > 1FA0 is the memory map enable signal MAPENB. A low MAPENB enables the breakpoint system in the absence of memory mapping. When memory mapping is in use, output bit 5, at CRU base address > 1FA0 (MAPF), enables the breakpoint system for either map 0 or map 1. When MAPF equals 0, map 0 is enabled; and when MAPF equals 1, map 1 is enabled.

When qualifying conditions as described are met, the low STBK— at the output of the NAND gate generates a high BKD signal that is clocked through a flip-flop as ADBK. As shown in Figure 1-8, the ADBK signal and the breakpoint select signals, BKSL6 and BKSL7, are applied to logic to generate the breakpoint signal ADBREAK— under certain stipulated conditions. Signals BKSL6 and BKSL7 are CRU output signals 6 and 7 at CRU base address > 1FA0. Functions of the CRU output bits permit breakpoint to occur under four conditions:

1. When an instruction fetch is made to the breakpoint address
2. When memory is read from the address
3. When memory is written to the address
4. When the breakpoint is addressed for any condition

ADBREAK— is applied as one input to the error interrupt status register to generate a low ERSTATL6— error status signal. The error status signal causes the level 2 interrupt to be taken and the error trace memory to be activated. Additionally, ERSTATL6— is applied to a CRU multiplexer where it is available as a status signal and can be polled as CRU input bit 6 at CRU address > 1FC0. The low ERSTATL6— also clears the breakpoint register.



2281547

Figure 1-8. Simplified Functional Diagram of Breakpoint System

### 1.4.3 System Error Interrupt Level 2


The system error interrupt is a merging of all system errors, plus breakpoint and test clock inputs in an error interrupt status register, implemented as a 12-bit CRU register at CRU base address > 1FC0. Each error is stored in the error interrupt status register and is read and/or cleared through the CRU interface, and is also cleared by either an I/O reset or a master clear. Table 1-3 lists the CRU input and output bit assignments that address the system error interrupt logic.

As shown in the functional diagram for the system error interrupt, Figure 1-9, system errors plus breakpoint and test clock are applied as inputs to the system error interrupt status register to provide error status signals ERSTATL4— through ERSTATL15— at the output of the register. The error status signals are applied to a data selector/multiplexer where they can be read with a CRU input instruction addressed to CRU base address > 1FC0. The error status signals are also applied to interrupt logic and to error interrupt trace memory logic. A level 2 interrupt is activated and an error interrupt trace memory cycle is generated. The error status signals can be cleared with a set bit to zero instruction to a CRU latch addressable at CRU base address > 1FC0. A set bit to one instruction addressed to any of bits 0 through 7 at CRU base address > 1FC0 sets all bits in the error interrupt status register for diagnostic purposes.

### 1.4.4 Interrupt Logic Description

The 990/12 LR minicomputer uses 16 priority-vectorized levels. A priority ranking system assigns numbers from 0 (the highest priority) to 15 (the lowest priority) to the level so that interrupt conflicts can be resolved. Interrupt inputs are synchronized with the system clock on the SMI board, encoded, and presented to the processor along with an interrupt request, INTPRES—. The interrupt levels are vectorized for rapid reaction to recognized interrupts. That is, corresponding to each interrupt level is a two-word vector located in low-order memory (addresses > 00 through > 3E). When the processor recognizes an interrupt, it loads the vector for that level into the WP (first vector word) and the PC (second vector word) to define the new WP and program starting point for the interrupt service routine. The old values of PC, WP, and ST are saved in the new workspace. When the interrupt routine is complete, the processor returns to the program that was executing when the interrupt occurred by restoring the original values to the PC, WP, and ST. Should a higher priority interrupt occur while an interrupt service subroutine is executing, the processor honors the interrupt after completing the current instruction. The processor enters the higher-priority interrupt subroutine and preserves the linkage to the earlier interrupt in the same manner described for the first interrupt. Thus, many interrupts can occur simultaneously with the processor maintaining an orderly linkage between the interrupt programs. Table 1-4 lists the interrupt levels, assignments, vector location, and mask information. The level 0 interrupt is reserved for the power-up interrupt and for the single instruction execute (SIE) function. Eleven other interrupt conditions implemented by the 990/12 LR minicomputer are internal to the operation of the computer. These 11 conditions merge as level 2 system error interrupts and are described in Table 1-3. A power failure warning pulse (TLPFWP—) generated by the power supply, is brought into the SMI board at pin 16 of P1 and is applied to the input of a priority interrupt encoder, to generate a level 1 interrupt. Interrupt levels 3 through 15 are available for assignment to external devices. The 990 family system software supports peripherals at specified interrupt levels, as shown in Table 1-4.





2278980

Figure 1-9. System Error Interrupt Level 2, Functional Diagram



**Table 1-3. System Error Interrupt CRU Bit Assignments (CRU Base Address >1FC0)**

Input Bit	Output Bit <sup>1</sup>	Error Condition
4	4	Arithmetic overflow
5	5	12 ms test clock
6	6	Breakpoint address encountered
7	7	Stack overflow/underflow
8	8	Write attempt in protected memory
9	9	Execution violation. Indicates an attempt to execute from a mapped memory segment that was flagged as nonexecutable.
10	10	Not used
11	11 <sup>2</sup>	Mapping error. Indicates an attempt to address memory beyond the limits set in the active map file limit register.
12	12 <sup>3</sup>	Memory data error
13	13	Illegal operation
14	14	Privileged instruction fetch with privileged mode off.
15	15	TILINE time-out. Indicates an attempt to address unimplemented TILINE address (memory).

**Notes:**

<sup>1</sup> Individually cleared by SBZ instruction. An SBO instruction to bits 0 through 7 of this register sets all bits for diagnostic purposes.

<sup>2</sup> Can be cleared by SBZ instruction to mapping feature bit 4 (CRU base address >1FA0) for 990/10 compatibility.

<sup>3</sup> Can be cleared by SBO or SBZ instruction to programmer panel bit 12 (CRU base address >1FE0) for 990/4 compatibility.

Table 1-4. Interrupt Level Data

Interrupt Level	Vector Location*	Device Assignments	Enabling Mask Values
0	00	Power-up	0 through F
1	04	Power Failure	1 through F
2	08	Error	2 through F
3	0C	Open	3 through F
4	10	Card Reader	4 through F
5	14	Real-time clock	5 through F
6	18	733 ASR/KSR	6 through F
7	1C	Open	7 through F
8	20	Open	8 through F
9	24	MT1600 Tape Controller	9 through F
10	28	911 CRT No. 1 and No. 2	A through F
11	2C	Open	B through F
12	30	Open	C through F
13	34	System Disk	D through F
14	38	Line Printer	E and F
15	3C	Open	F only

**Note:**

\* Trap address

**1.4.4.1 Masking.** The processor uses a 4-bit field in the ST to determine the lowest-priority interrupt that will be recognized during a program operation and also to ensure that an interrupt service routine will not be halted due to another interrupt of equal or lower priority.

At the start of a program, the mask field in the ST is loaded with the mask value. The processor compares this value with any interrupts that occur. If the level of the interrupt is equal to or less than the mask value (of equal or greater priority), the processor recognizes the interrupt and calls the service routine for that interrupt level. When the processor sets up for the service routine, it loads a value into the mask field that is one less than the interrupt level being serviced, thereby disabling interrupts from devices of equal or lower priority. The enabling mask values for the different interrupt levels are shown in Table 1-4.

**1.4.4.2 Priority Interrupt Level Encoder.** The logic for implementing interrupt levels 0 through 15 is located on the SMI board and consists primarily of an interrupt input register and a priority encoder. Figure 1-10 is a functional diagram of the priority interrupt level encoder. The interrupt input register consists of two SN74LS374s, each containing eight D-type flip-flops. The 14 interrupts, TLPFWP— and I(3)— through I(15)—, are applied as D inputs to the flip-flops and are transferred to the Q outputs on the positive transition of the CLKM clock signal. The Q outputs are applied as inputs to the priority encoder that consists of two cascaded 8-line-to-3-line priority encoders. Also applied to the priority encoder are the single instruction execute (SIE) signal, FPINTR—, and the system error interrupt level 2 signal, INTINT—. The SIE signal is encoded as a level 0 interrupt. Signals LEV0— through LEV3— at the output of the priority encoder provide a binary-coded interrupt level that corresponds to the highest-priority interrupt level input. An interrupt, at any level, causes a low interrupt INTPRES— signal to be generated and applied to the AU board along with signals ILEV0— through ILEV3— (the binary-coded interrupt level signals). Note that in addition to being applied to the priority encoder, the level 0 interrupt is applied directly to the AU board as signal FPINT—. This permits front panel interrupts even though the disable interrupts instruction has been invoked.

As shown in Figure 1-10, 13 bits of the breakpoint register can be used as a diagnostic tool to set or reset interrupt levels 3 through 15. The breakpoint register is addressed at CRU base address > 1F80. CRU output bits 3 through 15 (corresponding to register output signals BRKRG12 through BRKRG0, respectively) are used to set or reset interrupt levels 3 through 15.

The interrupt diagnostic mode is enabled with an SBO instruction addressed to CRU output bit 8 at CRU base address > 1FA0, to set DITEN high. The breakpoint register is then addressed at CRU base address > 1F80, setting output bit 0 to logic 0 (to disable the breakpoint system) and setting output bits 3 through 15 with appropriate interrupt information.

**Power Failure Interrupt.** When ac power begins to fail, a sensor in the power supply generates a low TILINE power failure warning pulse (TLPFWP—) that is applied to the SMI board. TLPFWP— is applied as an input to the interrupt input register and is encoded as a level 1 interrupt. At this point, the computer has two milliseconds of program time before a power supply reset (TLPRES—) halts operation. This interrupt sets the interrupt mask in the ST to 0.

**Real-Time Clock Interrupt.** The power supply contains a line-frequency synchronized clock that generates the 100- or 120-hertz signal. The real-time clock interrupt logic is implemented on the SMI board. A signal is generated every 8.33 or 10 milliseconds to provide a level 5 interrupt request. The interrupt is enabled by a low CLKON— signal from the AU board in response to the control instruction CKON. The interrupt is cleared by either a low CLKOFF— signal from the AU board in response to the CKOF instruction or a low TLIORESB— signal generated by a RSET instruction. TLIORESB— is also generated by the TLPRES— power-up sequence from the power supply. Though the real-time clock is normally wired for level 5 interrupt, it can be wired for level 15 interrupt. When the level 5 interrupt occurs, the processor sets the interrupt mask to 4.

#### 1.4.5 Error Interrupt Trace Memory

When an error interrupt or breakpoint occurs, the error interrupt trace memory contains a trace of the 15 memory cycles prior to and including the fetch of the error interrupt trap vector. The trace memory does not stop immediately upon setting of the interrupt, but stores one more workspace access or memory cycle to make the sixteenth word.

The error interrupt trace memory consists of eight 64-bit RAM devices, each organized as sixteen 4-bit words, that provides read/write capability for sixteen 32-bit trace words. Each 32-bit word consists of a 20-bit address field and a 12-bit status code. Figure 1-11 provides a functional diagram of the error interrupt trace memory. Additional information on the function of the bits of the trace words can be found in the *Model 990/12 LR Computer, General Description*.

#### 1.4.6 12-Millisecond Test Clock

The 12-millisecond test clock resides on the SMI board. When enabled, the 12-millisecond test clock generates an interrupt from which a service routine determines the percentage of time used by various system routines and the percentage of time available to users.

As shown in Figure 1-12 an SBO instruction addressed to CRU output bit 1 at CRU base address > 1FA0, generates a high test clock enable TSTCKEN. TSTCKEN, clocked through a flip-flop by an output of the test clock, provides a 12-millisecond test clock interrupt input to the error interrupt status register. When the clock interrupt occurs, the system error interrupt (level 2) is taken and the 12-millisecond test clock flag is set in the error interrupt status register (CRU input bit 5 of CRU base address > 1FC0). The interrupt is cleared by addressing an SBZ instruction to CRU output bit 5 at CRU base address > 1FC0. A power-up or RSET instruction clears and disables the clock interrupt.




Figure 1-10. Priority Interrupt Level Encoder






Figure 1-11. Error Interrupt Trace Memory Functional Diagram




Figure 1-12. 12-Millisecond Test Clock Interrupt Functional Diagram



### 1.4.7 Diagnostic Registers

Figure 1-13 shows that the diagnostic registers logic contains five shift/storage registers and a data selector/multiplexer. Each shift/storage register is loaded parallel with the signals to be monitored by that register. These signals are serially clocked out of the shift/storage register as an input to a data selector/multiplexer. Additional information can be found in the *990/12 LR Computer, General Description*.

### 1.4.8 Programmer Panel Interface

The programmer panel interface is comprised of TTL devices mounted on the SMI board that serve as the interface between the processor on the AU board and the programmer panel. Thirteen signal lines plus 5 volts of main power and ground are brought to a 20-pin male connector, plug P5, mounted at the top edge of the SMI board. The interface to the programmer panel is completed through a 20-conductor ribbon cable. The interface signals are as shown in Figure 1-14. The description that follows for the signals and how they are implemented is keyed to the simplified logic diagram of Figure 1-15.

**1.4.8.1 Communications Register Unit (CRU) Bit Select Bits.** The CRU bit select bits (CONSBIT12 through CONSBIT15) are developed from bits of the processor address bus as follows. Address bus signals ADDR3— through ADDR14— are brought into the SMI board at connector P3, applied to bus drivers, and clocked through a register to provide signals ABUSC3— through ABUSC14—. CONSBIT12 through CONSBIT15 are the bit select field of the CRU 12-bit address word and as shown in Figure 1-15, are developed from signals ABUSC11— through ABUSC14—. During a read operation, the bit select field bits applied to the programmer panel select a particular bit for input to the processor; during a write operation, the bits are used to generate control strobes in the programmer panel.

**1.4.8.2 CONSCLK— Signal.** The CONSCLK— signal is active when low to generate control strobe enable or write enable logic in the programmer panel. When a CRU device such as the programmer panel is being addressed in an output operation, the processor and logic on the AU board provide a low STCEN— signal to the SMI board. The inverted STCEN— signal is ANDed with the PRIVCRU— signal on the SMI board. PRIVCRU— is also high if the processor is not in the privileged instruction mode (status bit ST7 equals 1) and a high STCLKEN signal is generated. STCLKEN is ANDed with delayed clock signals to provide the CRU clock, CRCK. When CRCK goes high, a low CONSCLK— signal is provided at the programmer panel interface.

**1.4.8.3 CONSEL— Signal.** A low CONSEL— signal at the programmer panel interface signifies to the programmer panel that it has been selected as the addressed module. Address bits ADDR3— through ADDR10— received from the processor address bus are inverted and clocked through a register to provide a high ABUSC(8) signal, low ABUSC(3)— through ABUSC(7)— signals, and low ABUSC(9)— and ABUSC(10)— signals when the programmer panel is to be addressed. These signals applied to the module select decoder generate the low CONSEL— signal.

**1.4.8.4 Serial Data Lines CONSBITD and CONSCRUI.** CRUOUT— serial data from the central processor is brought into the SMI board at the P4 connector and is applied through a series of inverter-buffers and a resistor to the programmer panel interface as the CONSBITD signal. CONSBITD is sampled by the programmer panel when the CONSCLK— input to the programmer panel goes low. CONSCRUI serial input data from the programmer panel is applied to a three-state driver that is enabled by the low CONSELB— signal when the programmer panel is the addressed module. The output of the driver is applied to the AU board as CRUBITIN.






Figure 1-13. Diagnostic Registers



2282219

Figure 1-14. Programmer Panel Interface Signals



2281545

Figure 1-15. Programmer Panel Interface

**1.4.8.5 PWRLEDA— Signal.** A normally high TLPRES— supplied by the computer power supply to the SMI board at the computer back panel is inverted on the SMI board and applied through a resistor to the programmer panel interface as the normally low PWRLEDA— signal. The low PWRLEDA— signal illuminates the POWER LED on the front panel to indicate that the system power supply is on.

**1.4.8.6 FAULTLED— Signal.** The FAULTLED— signal is a programmable low output signal generated by the central processor to illuminate the FAULT LED on the front panel as well as a fault lamp on the SMI board to indicate the result of a processor test. A logic one on the central processor CRUOUT data line addressed to the programmer panel CRU output bit 11 lights the panel and board lamps. As shown in Figure 1-15, a logic one on the CRUOUT data line provides a low at the CRUOUT— input to the SMI board and at the D input to the fault flip-flop. This low is clocked out of the flip-flop as a high FAULTB signal by the FAULTCK— strobe. FAULTB is inverted and is provided to the programmer panel interface as the FAULTLED— signal. The low output of the inverter also lights the fault lamp on the SMI board. FAULTCK— is generated at the output of a strobe decoder when CRU output bit 11 of the programmer panel is addressed. Both fault lamps are illuminated following a power-up and are turned off by the user's software or by the self-test option. An SBZ instruction addressed to programmer panel CRU output bit 11 or a RSET instruction extinguishes both lamps. An SBO instruction can turn on the fault lamps.

**1.4.8.7 RUNLED— Signal.** The RUNLED— signal is an active-when-low signal at the programmer panel interface that is generated by the computer while in the RUN mode. The low illuminates the RUN LED on the front panel. As shown in Figure 1-15, either a low TLPRES— or a low RUNCLK— signal sets a flip-flop to provide a high RUN signal that is inverted and applied to the programmer panel interface through a series resistor as RUNLED— signal. Since TLPRES— is initially low during a power-up, the RUNLED— signal is always generated when power is applied. The low RUNCLK— signal is programmable and is generated with an SBO or SBZ instruction addressed to CRU output bit 10 of the programmer panel.

**1.4.8.8 RESTART— Signal.** RESTART— is a low signal generated at the programmer panel interface by pressing the HALT/SIE switch on the programmer panel. On the SMI board, RESTART— is inverted and clocks a low SIEQ signal out of a flip-flop. SIEQ, in turn, is clocked through the RUN flip-flop to generate a low RUN signal. The RUNLED— signal goes high and the programmer panel moves into the active (HALT) mode of operation.

As the Q— output of the RUN flip-flop goes high in response to the RESTART— signal, RUN— enables and presets a four-bit counter to a count of 13. After two additional assembly language instructions, the counter generates a high FPINT pulse that in turn generates a low FPINT— signal causing the processor to trap to memory address > FFFC. This front panel pulse occurs even though disable interrupt instruction DINT has been invoked. The high ENDINSTR— returned from the AU board provides the low INHEOI signal to the counter to prevent the generation of a new FPINT pulse.

**1.4.8.9 IDLELED— Signal.** A low IDLELED— signal at the programmer panel interface illuminates the IDLE LED on the panel as an indication of processor inactivity. When the processor executes an IDLE instruction, it causes a low IDLE— signal to be applied to the SMI board. On the SMI board, IDLE— applied to a driver generates a low IDLELED— signal that is applied to the programmer panel interface through a series resistor. The low IDLE— signal from the processor changes state when program execution resumes due to an interrupt, load, or reset.

### 1.4.9 Communications Register Unit (CRU) Interface

The direct-command-driven I/O interface for the processor is called the CRU. The CRU provides for up to 4096 directly addressable output bits. Input and output operations can address each of the bits individually or in fields from 1 to 16 bits. The processor instructions that drive the CRU can set, reset, or test any bit in the CRU array, and the processor instructions can move data between memory and the CRU data fields.

Logic for the CRU interface is mounted on the SMI board, and exerts control over the interface data and control lines. Except for module select signals and the slot location used for the SMI board, these lines are available to all main chassis locations. Twenty-four module select signals which CRU interface logic decodes, are made available to chassis slot locations 2 through 13.

**1.4.9.1 CRU Applications.** Because of its extremely flexible data format, the CRU can be used effectively for a wide range of control and data operations. These operations can be divided into two broad categories; those involving a single control bit transfer, and those requiring input or output of a word of several data or status bits.

**Single-Bit Operations.** Single-bit operations typically involve the computer sampling a status bit. When the status bit sets, the computer responds by setting a control bit or by transferring to a different set of instructions. For example, a communications interface unit can generate a single interrupt for one of several reasons such as output complete, input complete, or line status change. An output or input complete requires a transfer to instructions that perform another output or input operation. A line status change might require setting a control output or transferring to instructions that handle the change in other ways.

**Multiple-Bit Operations.** Multiple-bit operations typically involve a data input device such as a keyboard or card reader, or an output device such as a display or card punch. An interrupt from the device causes the processor to perform an STCR instruction to read data from the CRU device and store it in memory. Similarly, to send data to the device the processor executes an LDCR instruction to fetch data from memory and transfer it to the CRU device.

**1.4.9.2 CRU Interface Signals.** Logic on the SMI board implements a dedicated CRU interface for the programmer panel, and also implements a standard CRU interface for the main chassis. The CRU interface signals to the main chassis are brought to the bottom edge connectors, P1 and P2, of the SMI board. Table 1-5 provides the function for each of the CRU interface signals, the pin numbers of the signals on the SMI board, and the pin numbers of the signals as they appear on the backpanel chassis slots of the main chassis. Both connectors in each chassis slot are furnished with the CRU bit select bits (CRUBIT 12-15) and other CRU interface signals that permit each connector to address 16 bits of the CRU. Connector P1 in a chassis slot receives one module select signal corresponding to one 16-bit register, whereas connector P2 receives two module select signals and thus can address up to 32 bits of the CRU. Connector P1 also receives the 8 most significant bits of the CRU address, thereby permitting the chassis slot to be used for a CRU expansion driver or for modules that ignore module select signals to directly decode their own CRU address.

### 1.4.10 TILINE Logic

The 990/12 LR computer uses a high-speed, bidirectional 16-bit data bus called the TILINE, which, along with associated control lines, serves to transfer data between all high-speed system elements. The following discusses implementation and logic for the TILINE bus.

Table 1-5. CRU Interface Signals

Signature	SMI Board* Pin Number	Slot 2-13 Pin Number	Function	
CRUBIT4	P1-56	P1-56	Address bits generated by the processor to select a particular chassis (bits 4 through 6), a 16-bit module within that chassis (bits 7 through 11), and a particular bit from that module (bits 12 through 15). CRUBITS 4 through 11 are capable of driving at least 12 normalized TTL loads; CRUBITS 12 through 15 are capable of driving 30 normalized TTL loads.	
CRUBIT5	P1-54	P1-54		
CRUBIT6	P1-52	P1-52		
CRUBIT7	P1-50	P1-50		
CRUBIT8	P1-62	P1-62		
CRUBIT9	P1-64	P1-64		
CRUBIT10	P1-68	P1-68		
CRUBIT11	P1-70	P1-70		
CRUBIT12	P1-36	P1-36, P2-36		
CRUBIT13	P1-32	P1-32, P2-32		
CRUBIT14	P1-38	P1-38, P2-38		
CRUBIT15	P1-34	P1-34, P2-34		
CRUBITOUT	P1-18	P1-18, P2-18		Serial data line for transfer of data from the processor to the addressed CRU bit(s). This line is active only when STORECLK— goes low. (Will drive 30 normalized TTL loads.)
CRUBITIN	P1-60	P1-60, P2-60		Serial data line for transfer of data from the addressed CRU bit to the processor. This line must be driven by an open collector gate and only when the module is selected. A 470-ohm pullup resistor is mounted on the SMI circuit board for this line.
STORECLK—	P1-22	P1-22, P2-22		An active-when-low pulse that indicates to the selected CRU module that the operation is a write (set bit or LDCR) operation. This pulse transfers the data on the CRUBITOUT line into a holding flip-flop that is the CRU bit. (Will drive 30 normalized loads.)
TLIORES—	P1-14	P1-14, P2-14	I/O Reset: A normally high signal that, when low, resets all connected devices. This signal is a minimum 250 ns pulse that is generated by a RSET instruction in the processor. This signal is also low until dc power is up and stable. Will drive 30 TTL loads.	

**Note:**

\* Pin numbers shown are valid for the SMI board except for signals MODSEL24— through MODSEL31— and INT16— through INT31—. These signals are not implemented on the SMI board, and these pin numbers are assigned to TILINE data signals 4 through 11 and TILINE address signals 0 through 15 on that board. If these signals are implemented in CRU expansion, TILINE expansion cannot be used in the same chassis.

Table 1-5. CRU Interface Signals (Continued)

Signature	SMI Board* Pin Number	Slot 2-13 Pin Number	Function
TLPFWP—	P1-16	P1-16, P2-16	Power Failure Warning Pulse: A pulse that precedes TLPRES— by 2 ms and indicates that a power failure is imminent. Will drive 30 TTL loads.
TLPRES	P1-13	P1-13, P2-13	Power Reset: A normally high signal that goes low to reset connected devices at least 10 $\mu$ s before dc voltages begin to fail during power-down. During power-up, this signal is low until all voltages are stable.
MODSEL0— MODSEL1—	P1-23 P1-35	Slot 13, P2-48 Slot 13, P1-48 and P2-46	Module select signals generated by the processor from address bits 6 through 10 (CRUBITS 7 through 11). Note that P1 in each slot of the backpanel receives one module select signal, whereas P2 receives two module select signals. This configuration permits P2 to use 32 bits of the CRU. Note that pins 48 of successive P2 connectors in the chassis slots are connected to even-numbered module select signals and, at the CRU circuit board level, carry a MODSELA— signature. Pins 46 of successive P2 connectors in the chassis slots are connected to pin 48 of P1 of that slot and then to an odd-numbered module select signal and carry a signature of MODSELB—. Pin P1-48 is not used when a full-sized CRU circuit board is installed in a chassis slot.
MODSEL2— MODSEL3—	P1-37 P1-43	Slot 12, P2-48 Slot 12, P1-48 and P2-46	
MODSEL4— MODSEL5—	P1-44 P1-45	Slot 11, P2-48 Slot 11, P1-48 and P2-46	
MODSEL6— MODSEL7—	P1-46 P1-47	Slot 10, P2-48 Slot 10, P1-48 and P2-46	
MODSEL8— MODSEL9—	P1-48 P1-49	Slot 9, P2-48 Slot 9, P1-48 and P2-46	
MODSEL10— MODSEL11—	P1-51 P1-53	Slot 8, P2-48 Slot 8, P1-48 and P2-46	
MODSEL12— MODSEL13—	P1-61 P1-67	Slot 7, P2-48 Slot 7, P1-48 and P2-46	

**Note:**

\* Pin numbers shown are valid for the SMI board except for signals MODSEL24— through MODSEL31— and INT16— through INT31—. These signals are not implemented on the SMI board, and these pin numbers are assigned to TILINE data signals 4 through 11 and TILINE address signals 0 through 15 on that board. If these signals are implemented in CRU expansion, TILINE expansion cannot be used in the same chassis.



Table 1-5. CRU Interface Signals (Continued)

Signature	SMI Board* Pin Number	Slot 2-13 Pin Number	Function
MODSEL14— MODSEL15—	P1-69 P1-71	Slot 6, P2-48 Slot 6, P1-48 and P2-46	
MODSEL16— MODSEL17—	P2-38 P2-36	Slot 5, P2-48 Slot 5, P2-48 and P2-46	
MODSEL18— MODSEL19—	P2-34 P2-32	Slot 4, P2-48 Slot 4, P1-48 and P2-46	
MODSEL20— MODSEL21—	P2-22 P2-18	Slot 3, P2-48 Slot 3, P1-48 and P2-46	
MODSEL22— MODSEL23—	P2-16 P2-13	Slot 2, P2-48 Slot 2, P1-48 and P2-46	
MODSEL24— MODSEL25—	P2-61 P2-63		
MODSEL26— MODSEL27—	P2-43 P2-45		
MODSEL28— MODSEL29—	P2-21 P2-33		
MODSEL30— MODSEL31—	P2-23 P2-20		

**Note:**

\* Pin numbers shown are valid for the SMI board except for signals MODSEL24— through MODSEL31— and INT16— through INT31—. These signals are not implemented on the SMI board, and these pin numbers are assigned to TILINE data signals 4 through 11 and TILINE address signals 0 through 15 on that board. If these signals are implemented in CRU expansion, TILINE expansion cannot be used in the same chassis.

Table 1-5. CRU Interface Signals (Continued)

Signature	SMI Board* Pin Number	Slot 2-13 Pin Number	Function
INT3—	P2-24		Each side of each full-sized chassis slot is furnished with a pin (P1-66 and P2-66) through which a CRU circuit board can interrupt the processor. These pins are connected to interrupt levels in accordance with assigned priorities.
INT4—	P2-46		
INT5—	P2-48		
INT6—	P2-50		
INT7—	P2-52		
INT8—	P2-54		
INT9—	P2-56		
INT10—	P2-58		
INT11—	P2-62		
INT12—	P2-64		
INT13—	P2-65		
INT14—	P2-66		
INT15—	P2-68		
INT16—	P2-55		
INT17—	P2-44		
INT18—	P2-51		
INT19—	P2-53		
INT20—	P2-57		
INT21—	P2-59		
INT22—	P2-47		
INT23—	P2-49		
INT24—	P2-17		
INT25—	P2-19		
INT26—	P2-10		
INT27—	P2-12		
INT28—	P2-11		
INT29—	P2-15		
INT30—	P2-8		
INT31—	P2-9		

**Note:**

\* Pin numbers shown are valid for the SMI board except for signals MODSEL24— through MODSEL31— and INT16— through INT31—. These signals are not implemented on the SMI board, and these pin numbers are assigned to TILINE data signals 4 through 11 and TILINE address signals 0 through 15 on that board. If these signals are implemented in CRU expansion, TILINE expansion cannot be used in the same chassis.


**1.4.10.1 TILINE Applications.** The TILINE bus is fully implemented on high-capability 990 computers, including the 990/12 LR minicomputer. It is used as the path of data communication between all high-speed system elements. The CPU, main memory, and all high-speed peripheral devices, such as disk files and magnetic tape transports, are directly connected to the TILINE bus. Slower peripheral devices, such as EIA-compatible devices, are connected to the 990/12 LR through the CRU. The interface to the minicomputer system of either a CRU or a TILINE device is made through installing either device into a slot of the chassis backpanel since the CRU and TILINE share the same backpanel but use different pin positions.

**1.4.10.2 Master-Slave Concept.** There are two classes of devices that connect to the TILINE bus: TILINE master devices that control data transfers, and TILINE slave devices that generate or accept data in response to a master device. Data transfers in either direction always occur between one master and one slave. The CPU is an example of a master device, and a memory module is an example of a slave device. All slave devices recognize a specific address and are activated only when addressed. For example, a memory module is activated when some master device performs a read operation from an address within the bounds of its address. The configuration of the system must be such that only one slave device recognizes any particular address. Pencil switches on the memory modules are set to provide the starting address and size of the module.

Peripheral controllers are both master and slave devices. Special registers addressed as specific memory addresses near the high end of memory constitute the slave part of the peripheral controller. The registers are loaded by the CPU with memory-to-memory move instructions. The registers specify the parameters of a peripheral data transfer. In the case of a disk, they specify a disk address, the number of sectors of data to be transferred, the new memory address of the data, and whether the data is to be read or written. One register in each peripheral controller is a status register for that controller. The bits in the register indicate information such as operation complete, read error, rewind complete, and illegal command. Other bits in the peripheral controller status register are set by the CPU to command the peripheral to start, stop, clear its interrupt, or reset. All of these registers are addressed by the CPU as consecutive words of memory at some specific address. Pencil switches are used to set the address of the registers for each peripheral controller. When a peripheral controller is started by the CPU, it transfers data between memory and the peripheral device by cycle-stealing with the CPU and any other master devices that may be active. When a peripheral controller needs to transfer a word of data over the TILINE bus, the master device part of the peripheral controller must gain access to the TILINE and then can address a slave (such as a memory module) and read from or write to it.

**1.4.10.3 TILINE Interface Signals.** There are 48 TILINE interface signals that perform the addressing, data transfer, and control functions of the TILINE bus. Figure 1-16 illustrates and Table 1-6 defines the TILINE interface signals and gives their connector pin numbers assigned at the chassis backpanel. The signals are functionally grouped and are described in the three subparagraphs that follow.

**Data Transfer Operations.** There are 40 TILINE interface signals that are used exclusively for data transfer operations on the TILINE bus. As shown in Figure 1-16, 36 of these signals consist of the 20 address bits and 16 data bits with the remaining four signals used primarily for control of the actual data transfer operation. These four signals are TLGO—, TLREAD, TLTM—, and TLMER—. All signals are transmitted and received between a TILINE master device and a TILINE slave device during a data transfer. A description of both a read and write data transfer follows.



2279134

Figure 1-16. TILINE Interface Signals

Table 1-6. TILINE Signal Definitions

Signature	Number	Pin Definition
TLGO—	P1-25	TILINE Go: Initiates all data transfers when transition from high (3V) to low (1V) occurs.
TLREAD	P1-11	TILINE Read: When high (3V) it designates a read from slave operation; when low (1V) it designates a write to slave operation.
TLADR00—	P2-55	TILINE Address to define the location of data during a fetch or store operation. When high ( $\geq 2V$ ), the corresponding address bit is 0; when low ( $\leq 0.8V$ ), the corresponding address bit is 1.
01—	P2-44	
02—	P2-51	
03—	P2-53	
04—	P2-57	
05—	P2-59	
06—	P2-47	
07—	P2-49	
08—	P2-17	
09—	P2-19	
10—	P2-10	
11—	P2-12	
12—	P2-11	
13—	P2-15	
14—	P2-8	
15—	P2-9	
16—	P2-29	
17—	P2-27	
18—	P2-25	
TLADR19—	P2-31	
TLDAT00—	P2-67	TILINE Data: Bidirectional data lines that, when high ( $\geq 2V$ ) represent zero data bits, and, when low ( $\leq 0.8V$ ) represent one data bits.
01—	P2-69	
02—	P2-35	
03—	P2-37	
04—	P2-61	
05—	P2-63	
06—	P2-43	
07—	P2-45	
08—	P2-21	
09—	P2-33	
10—	P2-23	
11—	P2-20	
12—	P1-27	
13—	P1-28	
14—	P1-30	
TLDAT15—	P1-31	
TLTM—	P1-20	TILINE Terminate: When low (1V) indicates that the slave device has completed the requested operation.

Table 1-6. TILINE Signal Definitions (Continued)

Signature	Number	Pin Definition
TLMER—	P1-55	TILINE Memory Error: When low ( $\leq 0.8V$ ), indicates that a nonrecoverable error has occurred during a memory read operation.
TLAG(in)	P2-6	TILINE Access Granted: When high ( $\geq 2V$ ), indicates that no higher-priority device has requested use of the TILINE. When low ( $\leq 0.8V$ ), prevents the receiving device from gaining access to the TILINE bus.
TLAG(out)	P2-5	TILINE Access Granted: When high ( $\geq 2V$ ), indicates that neither the sending device nor any higher-priority device is requesting use of the TILINE bus. When low ( $\leq 0.8V$ ), indicates that either the sending device or some higher-priority device is requesting use of the TILINE bus and prevents all lower-priority devices from gaining access to the bus.
TLAK—	P1-71	TILINE Acknowledge: When high (3V), indicates that no TILINE device was recognized as the next device to use the TILINE bus. When low (1V), indicates that some TILINE device has requested access, was recognized, and is waiting for the bus to become available.
TLAV	P1-58	TILINE Available: When high (3V), indicates that no TILINE device is using the bus. When low (1V), indicates that the TILINE bus is busy.
TLWAIT—	P1-63	TILINE Wait: A normally high (3V) signal that, when low (1V), temporarily suspends all TILINE master devices from using the TILINE bus. This signal is generated by bus couplers to allow them to use the bus as the highest-priority user.
TLIORES—	P1-14 P2-14	TILINE I/O Reset. A normally high ( $\geq 2V$ ) signal that, when low ( $\leq 0.8V$ ), halts and resets all TILINE I/O devices. This signal is a 100 to 500 ns pulse generated by the RESET switch on the programmer panel or by the execution of a RSET instruction in the AU.
TLPRES—	P1-13 P2-13	TILINE Power Reset: A normally high ( $\geq 2V$ ) signal that goes low ( $\leq 0.8V$ ) to reset all TILINE devices and inhibit critical lines to external equipment. The signal is generated by the power supply at least 10 $\mu s$ before dc voltages begin to fail during power-down and until dc voltages are stable during power-up.

Table 1-6. TILINE Signal Definitions (Continued)

Signature	Number	Pin Definition
TLPFWP—	P1-16 P2-16	TILINE Power Failure Warning Pulse: A pulse that precedes TLRES— by 2 ms. When low ( $\leq 0.8V$ ), indicates that a power-down sequence is in progress, allowing the AU to perform its power failure interrupt subroutine.
TLHOLD—	P2-26	TILINE Hold Signal: A normally high (3V) signal that goes low (1V) to assert that a CPU is executing an Absolute Value (ABS) instruction. TILINE Hold prevents interference from another processor on the TILINE bus while the first processor is performing the ABS instruction. This signal is used and propagated by TILINE COUPLERS in multiprocessor systems.
TLCACHEN	P1-73	TILINE Cache Enable Signal: The cache controller is enabled when this signal is high.

When a TILINE master device has access to the TILINE bus, it can accomplish a memory (slave) write cycle as follows:

1. The master asserts TILINE Go (TLGO—) and at the same time asserts the write command TILINE Read (TLREAD) by setting both signals low. The master simultaneously generates valid write data on the data bus (TLDAT—) and a valid 20-bit address (TLADR—) on the address lines.
2. All slave devices on the TILINE receive the TILINE Go transmitted by the master.
3. The slave devices decode the address to determine which slave is addressed.
4. The slave generates a delayed GO signal (using a timer circuit) and uses that signal to strobe for a valid address decode. In the case of a memory module, a delayed GO and a valid address decode generate a memory start signal. It is the responsibility of the slave device to delay GO for a time sufficient to accommodate the worst case address decode time and the worst case TILINE skew, with TILINE skew defined as 20 nanoseconds maximum.

5. When the slave device has delayed GO and decoded the address as valid, it performs the write cycle and then asserts the TILINE Terminate (TLTM—). At the time the slave device asserts TLTM—, it must be finished with the TLDAT—, TLADR, and TLREAD signals from the TILINE bus.
6. When the TILINE master receives the asserted TLTM—, it must release TLGO—, TLREAD, TLADR—, and TLDAT—. At this time, the master device can release the TILINE to another master device.
7. When the slave receives the release of TLGO—, it must release TLTM—.
8. When the master device receives the release of TLTM—, it can begin a new cycle if it has not relinquished the TILINE to another master device.

When a TILINE master device has access to the TILINE, it can accomplish a memory (slave) read cycle as follows:

1. The master asserts TLGO— and at the same time generates a valid address signal (TLADR—) and TLREAD signal. All slave devices on the TILINE bus receive the TILINE GO transmitted by the master.
2. The slave devices delay the GO signal and decode the address as is done for a write cycle. As in the write cycle, it is the responsibility of the slave device to delay GO for a time sufficient to accommodate the worst case TILINE skew (20 nanoseconds maximum) and the worst case address decode time.
3. When the address is decoded as valid, the slave device then generates read data. In the case of a memory module, this means starting a read cycle.
4. When read data is valid, and the slave device has finished using TLADR— and TLREAD, the slave device then applies TLTM—.
5. If a read error is detected during a read cycle, the READ ERROR (TLMER—) signal is asserted by the slave.
6. When the master device receives the asserted TLTM—, it must delay for at least worst case TILINE skew and then release TLGO— and TLADR— signal lines.
7. When the master device releases TLGO—, it must have finished using the TLDAT— and TLMER— signals. The TILINE master device can now relinquish the TILINE bus to another master device.
8. The slave device receives the released TLGO—, and must release the TLTM— and TLDAT— signals.
9. The master device receives the released TLTM— and can now begin a new cycle if it has not relinquished the TILINE to another master device.



**Master Device TILINE Acquisition.** The following three TILINE signals are used by master devices to schedule the next TILINE master during the last data transfer operation of the present TILINE master:

- TILINE Access Granted (TLAG)
- TILINE Acknowledge (TLAK—)
- TILINE Available (TLAV)


All TILINE master devices connect to the TILINE bus in a positional priority system; the TILINE device installed in the highest numbered chassis slot receives the highest priority. Priority ranking decreases with each chassis slot location towards the CPU, which has the priority. Figure 1-17 illustrates the connections between TILINE master devices that establish the priority system.

**TILINE Special Purpose Functions.** In addition to the TILINE signals associated with data transfers and those that establish priority for TILINE access, there are five special function signals. These signals are:

- TILINE I/O Reset (TLIORES—)
- TILINE Power Failure Warning Pulse (TLPFWP—)
- TILINE Power Reset (TLPRES—)
- TILINE Wait (TLWAIT—)
- TILINE Hold (TLHOLD—)

TLIORES— is generated by the CPU during execution of its I/O Reset instruction or in response to the programmer panel RESET switch. TLIORES— is a 100 to 500 nanosecond negative pulse on a normally high line. TLIORES— is also asserted whenever TLPRES— is asserted. TLPRES— is available to all devices connected to the TILINE bus. TLIORES— halts and resets all TILINE I/O devices. The devices should reset in an orderly fashion in response to TLIORES—, and any memory cycle in progress should be completed normally. For example, if a tape write is in progress, an end-of-record sequence should occur. When a device is reset while active, it must report abnormal completion status.

TLPFWP— is generated by the power supply to indicate that a power shutdown is imminent. The signal is a low pulse that occurs at least 2 milliseconds before TLPRES— occurs. The negative-going edge of this pulse causes the CPU to trap to the power failure trap location and the effect of the negative-going edge of TLPFWP— on connected TILINE I/O devices is the same as TLIORES—. TLPFWP— remains low until TLPRES— is asserted.



\* NC MEANS NO CONNECTION

Figure 1-17. TILINE Master Devices Priority Interconnection

2282934

TLPRES— is a normally high signal that goes low at least 10 microseconds before any dc voltage level from the power supply begins to fail due to normal shutdown or ac power failure. TLPRES— is generated by the power supply. It remains low during and after a power failure. During ac power turn-on, TLPRES— remains at a low level until all dc voltages from the power supply are up and stable. The purpose of TLPRES— is to reset all device controllers and the CPU during power failure and to directly inhibit all critical lines to external equipment that are powered by a separate power supply. For example, it is TLPRES— that prevents a tape deck from getting a rewind pulse when the CPU is powered up and down. During the power-up sequence, the TLPRES— resets all I/O controllers to their idle state and clears any device status information. The CPU performs the power-up interrupt trap as the TLPRES— goes high (indicating that power is up and stable).

TLWAIT— is a normally high signal, generated by TILINE Couplers, that is used to resolve certain conflicts that can arise in computer-to-computer communication over the TILINE bus. The purpose of TLWAIT— is to directly disable (inhibit) the following signals from all TILINE master devices (including CPUs):

- TLGO
- TLREAD
- TLADR—
- TLDAT

Note that these signals are not inhibited in slave devices. The foregoing signals are disabled within 40 nanoseconds from the time TLWAIT— is asserted and remain disabled as long as TLWAIT— stays low. This action should not cause any state change in master devices and, except for its TILINE interface drivers, the master device should not be aware that TLWAIT— has been asserted. TLWAIT— prevents the master device from noticing any TLTM— or TLMER— signals that occur, and also holds the TILINE timeout timer reset of the master device. TLWAIT— allows the TILINE couplers to exercise a higher-than-any priority on the TILINE bus.

TLHOLD— is a normally high signal that is brought low by a CPU prior to the operand fetch of an ABS instruction. TLHOLD— remains low until the operand store cycle is complete or until the processor determines that the operand store is not needed. ABS is intended to be used as a software interlock. ABS reads a memory word, tests it, and then, if it is negative, subtracts it from zero and restores it to memory in its original location. In the use of ABS as a software interlock in the multiprocessor system, it is possible for one processor to modify a memory word while another processor is performing an ABS instruction on that word. This interference ruins the usefulness of ABS as a software interlock. TLHOLD— prevents this interference by holding TILINE access for the processor performing ABS. TLHOLD— is used and propagated by TILINE couplers in multiprocessor systems.

**1.4.10.4 TILINE Access Controller.** The TILINE access controller (TAC), a Texas Instruments SN58220, is a single-chip, bipolar integrated circuit device that is the interface between the SMI board and the TILINE bus for all TILINE signals used in bus acquisition and data transfer control. Each TILINE I/O signal can be connected from the TAC directly to the TILINE bus since the chip provides compatible driver/receiver circuits.

The TAC clock generator logic provides the capability for generation of n-phase clocks with an almost unlimited number of cycle times and duty cycles. The cycle time and duty cycle can be selected via two or more RC timing components connected externally to the chip. Additional phases of the clock can be achieved by providing external RC time delay logic in addition to the timer logic provided on the TAC chip. Generally, TILINE master devices operate as synchronous systems with a variable speed clock. During nonmemory cycles, the clock remains free-running and the master device operates as a fixed-frequency, synchronous system. During a memory cycle (MS2 going high), the clock is stopped until the addressed memory responds with a completion signal. The clock is then restarted and processing continues. Thus, the system operates synchronously with a variable speed clock. The TAC provides the capability of executing multiple memory cycles during a single bus acquisition cycle. This is useful for test and set operations necessary either for multiprocessor systems that share resources, or for peripheral controllers that require burst data transfers to achieve a high throughput rate. Table 1-7 shows the pin-out and signal definitions for the 28-pin TAC.

**Table 1-7. TILINE Access Controller Signal Definitions**

Signature	Pin Number	Input/ Output*	Definition
TLAK—	2	I/O	These signals are defined in Table 1-6.
TLAG (in)	4	I	
TLAG (out)	5	O	
TLPRES—	9	I	
TLAV	11	I/O	
TLREAD	17	O	
TLWAIT—	13	I	
TLTM—	15	I/O	
TLGO—	20	I/O	
RC4IN	1	I	The RC network connected to this input controls the deskewing time for TLAG signals.
RC4OUT	3	O	Permits additional circuits for deskewing of TLAG signals. Not used by the 990/12 LR.
CLK	7	I	Positive-edge triggered. Usually tied to MDTR or the last clock edge that completes a memory or device access cycle.
LCYC—	8	I	An active (low) signal that releases the TILINE on the rising edge of the CLK signal.
TOE—	10	O	An active (low) signal that occurs when the TILINE access controller does not receive a TLTM— signal after a fixed period of time from the start of a bus transfer. The time period is controlled by the RC network attached to the RC3 pin of the TILINE access controller (pin MS1 equals 1).

**Note:**

\* I/O refers to the TILINE access controller.

Table 1-7. TILINE Access Controller Signal Definitions (Continued)

Signature	Pin Number	Input/ Output*	Definition
RC3	12	I	The RC network connected to RC3 controls the time between TILINE access and the generation of a TOE— signal.
READ	16	I	A high input for a read operation, a low input for a write operation. READ is buffered and enabled during TILINE access as TLREAD.
GND	14	I/O	Provides board ground to the TILINE access controller chip.
WDE—	19	O	An active (low) signal that enables data onto the TILINE data bus during a write operation.
ABE—	18	O	An active (low) signal that enables the address onto the TILINE bus.
MS1	21	I	An active (high) input that causes the assertion of TLGO— and ABE—, and enables, when applicable, TLREAD and WDE—, when bus access has been granted and when TLGO— and TLTM— are both high.
RC2	22	I	The RC network connected to this pin determines the length of time that signal MDTR remains low.
MDTR	25	O	System clock output. This signal can be stopped only when it is in the low state.
MS2	23	I	A high at MS2 enables MDTR to clock when MS1 is high and with signals TLGO— and TLTM— going to an inactive state followed by TLTM— return to an active state. At this point, the state of TLGO— is not important. A low MS2 input always allows MDTR to clock. The typical memory state is with both MS1 and MS2 high.
END—	24	I	For two-phase clock generation, END— is tied to pin 27, T1C. For multiple-phase generation, other RC timers can be inserted between END— and T1C.

**Note:**

\* I/O refers to the TILINE access controller.

**Table 1-7. TILINE Access Controller Signal Definitions (Continued)**

Signature	Pin Number	Input/ Output*	Definition
RC1	26	I	The RC network connected to RC1 controls the high time of MDTR.
T1C	27	O	Controls the high time of MDTR when connected to END—.
Vcc	28	I	Applies board voltage to the TILINE access controller.

**Note:**  
\* I/O refers to the TILINE access controller.

#### 1.4.11 Memory Mapping

Memory mapping expands the inherent addressing capability of the 990/12 LR processor from 64K bytes to 2048K bytes. The addressing expansion is accomplished by relocating the address generated by the processor within blocks of memory defined by preloaded displacement values. The mapping logic (or map file) consists of four sets of mapping registers, map 0, map 1, map 2, and map 3. Maps 0, 1, and 2 are for use by the operating system, user programs, and long-distance instructions, respectively. Map 3 is used in certain instructions as an alternative map file. It cannot be specified in the user's code and can only be selected by the microcode. Figure 1-18 illustrates the data, address and control paths within the mapping circuits. For more information, refer to the *990/12 LR Computer, General Description*.

**1.4.11.1 Address Development.** Figure 1-19 illustrates how a 20-bit mapped address is created from a 15-bit address. During a normal memory access, whether for a read or for a write operation, the four least significant bits of the incoming address are transferred without change as the least significant bits of the mapped address. The 11 most significant bits of the incoming address are added to the 11 least significant bits of the base address, with any resulting carry propagated up through the remaining bits of the base address register. The result of the addition is used as the 16 most significant bits of the mapped address to complete the 20-bit address.

An alternate method of mapping the least significant bits of the address is used during a workspace cache demand-fill microcycle. A workspace cache demand-fill microcycle occurs when a workspace register is addressed that has not previously had its contents loaded into the workspace cache on the AU board. During workspace cache demand-fill microcycles, the signal that contains the workspace register number and addresses the workspace cache on the AU board is enabled to the LSB adder on the SMI board to provide the least significant bits of the mapped address.





Figure 1-18. Memory Mapping Block Diagram



2283835

Figure 1-19. Mapped Address Development



**1.4.11.2 Base Register Selection.** The mapping circuits must decide which base register to use for a particular operation since there are three base registers that can be used for address development in each set of map registers. To make this selection, the incoming address is compared to the three separate values contained in limit registers A, B, and C for the selected map set. These limit registers contain the one's complement value of an upper-bound address for specified ranges of incoming addresses. Adding each of these complement values to the incoming address (binary subtraction of the true limit values) and then monitoring the carry-out bit from each addition determines the range that contains the incoming address value. If any of the additions do not produce a carry-out, the incoming address is less than the true value of the corresponding limit register. The three carry-out bits are examined by base register select logic to eliminate coincident conditions. For example, if the incoming address is less than the limit register A value, it will also be less than the values in limit registers B and C. The base register select logic recognizes only the lowest limit register and generates an enabling signal to select the base register addition process that corresponds to the recognized limit register.

The address development and the limit comparison processes occur simultaneously for each of the base registers and the limit registers. The output of the limit comparison selects the result of one of the address development processes, rather than enabling the process itself. This construction greatly increases the speed of the mapping process to provide a mapped address as soon as the comparison is complete.

**1.4.11.3 Map Selection.** The map file logic contains four sets of map registers that are used for the following functions:

- Map 0 — Reserved for use by the operating system so that its area of memory can be segregated from the area of memory used by programs running in the system.
- Map 1 — Used by programs running under the operating system.
- Map 2 — Used by the long-distance instructions exclusively and cannot be accessed with any other instructions.
- Map 3 — Used in certain new instructions as an alternative map file. Map 3 cannot be specified in the user's code but can be selected by the microcode.

During a map loading operation, two signals from the AU circuit board, MAPFILE(0)— and MAPFILE(1)—, select the map to be used. Applied to the map select logic, MAPFILE(0)— and MAPFILE(1)— generate map select signals MAPFLE(0)— and MAPFLE(1)—. MAPFLE(0)— and MAPFLE(1)— in turn generate binary signals 00 through 11 to address the four map files of each of the three limit registers and each of the three base registers. MAPFLE(0)— and MAPFLE(1)— also address the four map files of the memory protect register. The memory protect register is an extension of the limit registers and stores memory protect information contained in bits 14 and 15 of each of the three parameter words used to address the limit registers.

During regular use of the map file (when not loading), an active (low) LDMAP— signal is provided by the AU board and map files 0, 1, and 3 are selected by signals MAPFILE(0)— and MAPFILE(1)— in the manner used during a map loading operation. In response to either of the long-distance instructions (LDD and LDS), the AU board provides an active LDIST— signal that is applied to map select logic on the SMI board. LDIST— forces selection of map file 2.


A workspace cache is located on the AU board where data accessed as workspace registers is stored as it is fetched from memory. Subsequent accesses to the same data are from the on-board cache, eliminating the need for a memory cycle. However, when the workspace register has not been previously accessed, a demand-fill memory cycle is required. The AU board generates an active NPRES signal to indicate the demand-fill requirement.

**1.4.11.4 Map File Loading.** During a load map file operation, the AU board activates the LMF— interface signal to indicate that a load operation is in progress. Simultaneously, an address is placed on the address bus from the AU board. This address indicates the starting address of six contiguous words in memory that contain the map file parameters to be loaded. After passing through the mapping circuits, the address is directed to memory to fetch the first parameter word. The active LMF— signal applied to map select logic develops the base select inhibit signal BSELINH—. BSELINH— inhibits further clocking of the base address select register so that the presently selected base address latch remains selected for the remainder of the load map file operation. Also developed from map select logic, are signals that disable the outputs of base registers A and B to their respective adders while enabling the store base A and store base B registers which save the A and B base addresses for mapping during the load map file operation. Base register C is not disabled, and base C address is not saved since the value in base register C is not changed until after receipt of the sixth and final parameter word from memory, at which time the value is no longer required.

The load map file logic provides a counter enable signal to the load map file counter. The counter increments with each succeeding clock pulse. The initial output of the counter is decoded by the map file counter decode logic and generates an enabling signal to transfer the first parameter from memory into limit register A. Subsequent memory cycles increment the counter so that incoming data is distributed to registers in the selected map file in the following parameter word order:

1. Limit register A, enabling signal LIMAWEN—
2. Base register A, enabling signal BSAWEN—
3. Limit register B, enabling signal LIMBWEN—
4. Base register B, enabling signal BSBWEN—
5. Limit register C, enabling signal LIMCWEN—
6. Base register C, enabling signal BSCWEN—

Additionally, bits 14 and 15 of parameter words 1, 3, and 5 contain memory protect information that is stored in the memory protect register and retrieved when the appropriate base register and map file are selected. Because of the sequence used in accessing the mapping parameters and the manner in which the data is loaded into the map file registers, the data must be formatted correctly in memory before the load operation begins. Figure 1-20 illustrates the proper format for all of the parameters. All parameters must be in contiguous memory locations in the order in which they will be loaded. Also, the values must be left-justified within the memory word since bits 11, 12, and 13 are ignored when loading the limit registers and the memory protect register.



2283712

**Figure 1-20. Memory Format of Mapping Parameters**

**1.4.11.5 Memory Management and Protection.** Memory protect information contained in bits 14 and 15 of the three parameter words that address the limit registers during a map loading operation is stored in the addressed map file of the memory protect register. Signals EXEN and WRTEN are developed at the output of the memory protect register and correspond to the complement of bits 14 and 15 respectively, of the limit registers' parameter words. The decoded functions are shown in Table 1-8.

**Table 1-8. Memory Protect Decode of Limit Register Parameter Words**

Mapping Limit Register Bits		Memory Cycles Permitted in Segment
14 (E)	15 (W)	
0	0	Read, Write, Execute
0	1	Read, Execute
1	0	Read, Write
1	1	Read only

Memory management and protection is invoked for predetermined mapped memory addresses by setting bit 9 in the status register. Invoking memory protection and management provides an alternate means of generating the TILINE write enable signal to prohibit execute and write operations to segments of protected memory. Segments of memory protected from write operations and predetermined from the stored status of bits 14 and 15 of the three parameter words, are loaded into the limit registers during the map loading operations. When a level 2 error interrupt occurs, writes into memory and the workspace cache are inhibited until the interrupts are tested.

TILINE peripheral control space (TPCS) addresses are excluded from memory protection. Attempts to write to or execute in protected memory generate write violation signals. These signals provide inputs generated as level two interrupts to the error interrupt trace memory and to the system error interrupt status register.

**1.4.11.6 TILINE Peripheral Control Space (TPCS) Mapping.** The TPCS is a range of TILINE addresses reserved for assignment to peripheral device controllers. The address range is 512 words. This 512 word range of addresses extends from TILINE word addresses > FFC00 through > FFDFE. The processor maps CPU addresses > F800 through > FBFF to the TPCS. Map file 0 invokes this particular mapping when ST bit 8 equals 0, or when the CPU is in the unmapped mode.

The mapping circuits develop TPCS addresses by monitoring the six most significant bits of the incoming address. If the five most significant bits are set, and the sixth most significant bit is clear (CPU address is > F800 or greater but less than > FC00), ST bit 8 is clear (using map 0), and no long distance instruction is being executed (not using map 2), then the mapping circuits will pass the incoming address bits as the least significant 15 bits of the output TILINE address. To complete the TILINE address, the mapping circuits insert five ones as the five most significant bits of the TILINE word address. For more information, refer to the *990/12 LR Computer, General Description*.



# Maintenance

---

## 2.1 INTRODUCTION

This section provides depot-level maintenance procedures for the 990/12 LR CPU. A special test system, the 990/12 LR Functional Verification System (FVS) is used in the testing of the CPU boards. Operating instructions are provided in this section for testing the boards using the FVS. The FVS is used for the following:

- To verify board failures
- To isolate failures to a replaceable component
- To verify that a board failure has been repaired thus assuring that a board is ready for return to service.

## 2.2 DESCRIPTION OF THE FVS

The FVS as shown in Figure 2-1 is housed in a double-bay equipment desk and a single-bay pedestal with some of the major units of the FVS positioned on the desk tabletop or pedestal tabletop. Major units of the FVS consist of the following:

- The desk assembly
- A Model 911 Video Display Terminal (VDT)
- A Model 990 Maintenance Unit Programmer Panel
- A Model 743 Keyboard Send-Receive (KSR) Data Terminal
- A Model 810 Printer
- A pedestal assembly

The desk assembly consists of the following:

- A DS10 disk drive
- A 13-slot chassis that contains a 990/10 host computer with 352K bytes of memory.
- The peripheral device controller boards to interface with the rest of the FVS.
- A modified 3-slot original equipment manufacturer (OEM) chassis that contains the device controllers for a DS10 disk drive and a 743 KSR data terminal.
- A 3-slot OEM chassis that contains the state controller board that is connected to the AU/SMI vacuum chamber assembly.

The AU/SMI vacuum chamber assembly, located on the desk assembly tabletop, is the interface to the CPU boards under test. Two Lambda power supplies are provided as part of the desk assembly. One powers the AU/SMI vacuum chamber assembly and the other provides power for the two OEM chassis. The pedestal assembly contains a DS10 disk drive and an FD800 floppy disk.

Figure 2-2 is a block diagram of the FVS that shows the host computer, other major units of the FVS, and the interface connections between them.

### 2.3 FVS OPERATIONAL CHARACTERISTICS

The following operational description of the FVS is keyed to Figure 2-2. A 990/10 host computer communicates with a 990/12 LR CPU through the state controller board (SCB). The board under test is one of the two boards of the 990/12 LR CPU. To facilitate testing, the 990/12 LR computer requires two types of communications:

- Downloads of object code or microcode
- Commands to control the 990/12 LR from the FVS

The 990/10 computer and the 990/12 LR computer share memory that is located in the 990/10 chassis. The 990/12 LR accesses memory through the TILINE coupler but cannot access the first 32K bytes since the diagnostic software is hardware-protected from the unit under test to prevent the control software from being destroyed as the diagnostic test proceeds. The SCB functions as a CRU device and is connected to the unit under test fixture with ribbon cables.





Figure 2-1. 990/12 LR Functional Verification System



Object code downloads cause assembly language programs to be loaded into the 990/12 LR computer's memory for execution by the 990/12 LR computer. Microcode downloads cause microcode to be loaded into 2K by 64-bit section of RAM on the SCB. The 990/12 LR can be forced to execute microcode either from its own microcode ROMs or from RAM on the SCB. Since the SCB RAM can hold the instruction set microcode, microcode diagnostics, or any other microcode for execution by the 990/12 LR; microcode changes are easily facilitated by the FVS. The SCB has several features in addition to the RAM just discussed. One feature is a breakpoint register that permits the FVS to breakpoint the 990/12 LR on a selected microcode instruction. Another feature is the trace memory that records results of the last 64 microcode instructions executed by the 990/12 LR. The FVS can also control the clock of the 990/12 LR through the SCB, permitting activation of a selected number of clocks including single instruction execution (SIE). The FVS communicates to the SCB and to the 990/12 LR through the various CRU bits of two control words. Some CRU bits are used to enable functions, some are used to select multiplexer inputs, and some must be toggled to perform certain functions. Each CRU bit corresponds to a signal path on the SCB. The CRU bits are listed and described in the program description for the *Diagnostic Overlay Guidance System*, part number 2268200-9901. Almost all of the CRU bits are looped back, that is, they can be read back from the SCB and can then be tested for a certain value. A map of the CRU bits is contained in the listing for the test module Driver and Interrupt Handler (DRVINT), part number 2268203-9901. The 990/12 LR is controlled by setting and resetting the proper CRU bits at the appropriate time. Examples of this are contained in the software routines, especially in the STMON subroutine calls, in the test module DRVINT. These subroutines perform the following functions:

- Starting and halting the unit under test clock
- Reading/writing to RAM
- Enabling interrupts
- Reading trace memory
- Reading microprogram counters
- Setting and clearing a breakpoint



NOTE: DIRECT CABLE INTERFACE BETWEEN 990/12 CPU AND MODIFIED 3-SLOT OEM CHASSIS.

Figure 2.2. Functional Verification System Block Diagram

## 2.4 DIAGNOSTIC OVERLAY GUIDANCE SYSTEM SOFTWARE DESCRIPTION

The Diagnostic Overlay Guidance System (DOGS) runs under the DOCS operating system and executes in the control central processor. DOCS is described in the *Model 990 Computer Diagnostics Handbook*, part number 945400-9701. The Batch Command Stream (BCS) feature of DOCS allows execution of a file of verbs that can be used to perform all functions needed to complete part of a 990/12 LR test. In addition to DOCS, DOGS contains the following modules:

- Display and Test Initialization (DISPLAY), which contains test initialization and the IDLE verb.
- Special Verbs Module (SPECVERB), which contains code for verbs to download to RAM, download to 990/12 LR memory, reset, clock control, and many other verbs peculiar to the 990/12 or the SCB.
- Driver and Interrupt Handler for SCB (DRVINT) which contains the driver for STMON subroutine calls. These calls are made by the verbs to perform certain functions such as:
  - Start/stop/test unit under test clock
  - Set/clear breakpoints
  - Read/write RAM
  - Read trace memory
- Each STMON subroutine is identified by a number between 1 and 23 that is included in the call list of parameters.
- PDT Monitor and Microcode Monitor (MONITORS), which contains Program Demonstration Test Monitor for use with burn-in DOCS and also has micromonitor for timing of microcode diagnostics (overlays).
- Modified Loaders (DLOADER 1, DLOADER 2), which contains disk loader used by both DOCS and DOGS for downloads.
- Trace and Modify Registers (TRCREG), which contains code to read/write the unit under test registers, code to trace microcode, and code to compare RAM with ROM.
- Microcode Module for TRCREG (refer to number 6) (RWMIC), which contains module of microcode generated by OBJ990 for read/write of 990/12 LR registers.

## 2.5 CPU CHECKOUT PROCEDURES

This paragraph contains procedures for initial turn-on and operation of the FVS. Figure 2-3 and Table 2-1 provide the locations and functions of the displays and indicators of the FVS vacuum chamber assembly. Figure 2-4 and Table 2-2 provide the locations and functions of the controls and test points on the right side panel of the vacuum chamber assembly. Figure 2-5 and Table 2-3 provide the locations and functions of the controls and test points on the left side panel of the vacuum chamber assembly. Procedures for diagnostic testing of the suspected faulty AU or SMI board using the FVS are also provided in this paragraph. The diagnostic tests will run to completion or until an error is encountered. When an error occurs in diagnostic testing, refer to the troubleshooting procedures of paragraph 2.6 as an aid in isolating a fault to a replaceable component.

**Table 2-1. FVS Vacuum Chamber Displays and Indicators**

Display/Indicator	Function
OVERLAY NO	Provides hexadecimal display of the overlay number presently active when running diagnostic overlays. This is a copy of microcode scratch register 0.
TEST NO	Provides hexadecimal display of the test number of the overlay presently active in diagnostic testing. This is valid as a test number only when running overlays; otherwise, it is a copy of microcode scratch register 1.
ABUS 1	Provides hexadecimal display of the data on AU board A bus during phase 1 of the clock.
ABUS 2	Provides hexadecimal display of the data on AU board A bus during phase 2 of the clock.
INT(Display)	Provides hexadecimal display of currently active interrupt level, 0 to 15. Default or no interrupt equals 7.
UPC	Provides hexadecimal display of the current microprogram counter.
IR	Provides hexadecimal display of the current assembly language instruction residing in the instruction register.
ADDR BUS	Provides hexadecimal display of value contained in address bus provided to the SMI board by the AU board.
MAP BUS	Provides hexadecimal display of value contained in the mapped address provided to the TILINE by the SMI board.
VACUUM	Applies vacuum to the vacuum chamber assembly

**Table 2-1. FVS Vacuum Chamber Displays and Indicators (Continued)**

Display/Indicator	Function
FAN	Applies power to cooling fan mounted on AU board side of vacuum chamber assembly. The two fans for the vacuum chamber assembly are electrically interlocked so that both fans cannot be turned off at the same time. Normal mode of operation is for both fans to be running to adequately cool the mounted boards. If a failure occurs whereby neither fan runs, the mounted boards will overheat and may be destroyed.
CLK	When lighted, this indicates that the 990/12 LR unit under test system clock is running; when not lighted, the clock is off.
ROM	When lighted, this indicates that the 990/12 LR unit under test is using on-board instruction ROM. When not lighted, it is using the state controller RAM for instructions or diagnostic overlay code.
Φ1, Φ2 TRACE switch	Used to select phase 1 or phase 2 of the clock.
Φ1	When lighted, this indicates that Φ1 was selected.
TILINE HOLD	When lighted, this indicates that the TILINE signal TLHOLD— is active.
TILINE WAIT	When lighted, this indicates that the TILINE signal TLWAIT— is active.
TILINE GO	When lighted, this indicates that the TILINE signal TLGO— is active.
MAPEN	When lighted, this indicates that the SMI board is enabled for mapping.
INT(Indicator)	Lights to indicate that an interrupt has occurred.
L2INT	Lights to indicate that a system error level two interrupt has occurred. The INT indicator will also light.
BRKPT	Lights to indicate that a breakpoint interrupt has occurred.
MAPFL1, MAPFL2	Indicates the status of the control code signals generated by the processor as binary map file select signals. This is a binary representation of the map file that is currently enabled (map 0, map 1, map 2, or map 3).
FAN	Applies power to the cooling fan mounted on SMI board side of vacuum chamber assembly.
POWER	Applies power to the vacuum chamber assembly.




Figure 2-3. FVS Vacuum Chamber Assembly Displays and Indicators

2283800




Figure 2-4. FVS Vacuum Chamber Assembly Controls and Test Points, Right Side Panel

**Table 2-2. FVS Vacuum Chamber Assembly Controls and Test Points, Right Side Panel**

Control/Test Point	Function
TILINE RESET switch	Applies TILINE reset signal to CPU boards mounted on the vacuum chamber assembly.
SCOPE SYNC input jack	Provides the operator software-set soft breakpoint for use as oscilloscope synchronization signal.
FRONT PANEL connector	Provides connecting point for maintenance unit programmer panel to 990/12 LR CPU mounted in the vacuum chamber assembly.

**Table 2-3. FVS Vacuum Chamber Assembly Controls and Test Points, Left Side Panel**

Control/Test Point	Function
TRACE PROBE clip-on probes	Consists of 17 clip-on test probes that are connected by ribbon cable, as an input to the SCB board. The test probes permit the operator to select up to 16 test points on the board under test. The test points are monitored by software. The operator can use the DT verb to call these test points up for display on the video display terminal. The test points are listed as UNKNOWN on the display. The 17th test probe provides an optional hardware breakpoint enable. The breakpoint is active (stop) when low, and is enabled with the FE verb and disabled with the FD verb.






Figure 2-5. FVS Vacuum Chamber Assembly Controls and Test Points, Left Side Panel

### 2.5.1 Initial Turn-On Procedures for the FVS

The FVS should be readied for diagnostic testing of the 990/12 LR AU and SMI boards as follows:

1. On both DS10 disk drive units (one in pedestal assembly and one in desk assembly), ensure that the START/STOP switch/indicator is in the STOP position (pushbutton raised and the indicator extinguished).
2. Close the ac (MAIN) circuit breaker at the rear of both disk drive units.
3. Turn the circuit breaker for the FVS on the desk assembly to ON.
4. Install the disk cartridge containing the DOGS operating software with overlays and diagnostics into the DS10 disk drive associated with the 990/10 computer (located in the pedestal assembly) as follows:
  - a. Pull the disk drive out of the rack.

#### NOTE

Power must be on and the START/STOP lamp must be extinguished to release the lock on the hold-down arms.

- b. Pull back the hold-down arms.
- c. Set the disk cartridge upright on a firm supportive surface.

#### NOTE

Two types of disk cartridges are provided for the DS10. One type features a dust cover lock that releases when moved to the left. The other type releases the lock when the button is pushed to the center of the handle.

- d. Hold the disk cartridge cover release button in the unlocked position while lifting the cartridge handle to separate the dust cover and disk.
- e. Disengage the dust cover from the disk. Set the dust cover aside.

#### CAUTION

**Do not make abusive contact between the disk and the spindle. Ensure that the read/write heads are fully retracted and the brushes are completely out of the disk area. Remove any dust from the magnetic chuck.**

- f. Position the head opening of the disk toward the rear of the disk drive and place the disk onto the spindle hub.
  - g. Rotate the cartridge slowly back and forth until the cartridge seats over the spindle.
  - h. Turn the handle down to seat the cartridge.
  - i. Place the dust cover (removed in step e) with the open end down over the cartridge.
  - j. Position the hold-down arms over the cartridge and dust cover.
  - k. Push the disk drive into the rack.
5. Select write protection for both the cartridge and the fixed disk for the 990/10 DS10 as follows:
    - a. Observe that the disk drive front panel alternate-action switches, WRITE PROTECT CART and WRITE PROTECT DISK are not lighted.
    - b. Depress the WRITE PROTECT CART and WRITE PROTECT DISK switches. Observe that the switch indicators light and that the switches remain in a partially depressed position.
  6. Press the DS10 disk drive front panel START/STOP switch/indicator. Ensure that the pushbutton stays partially depressed and that the indicator lights. Verify that the FAULT switch/indicator remains extinguished.
  7. The READY indicator lights, and the disk drive is ready for operation by the computer approximately 65 seconds after pressing the START/STOP switch/indicator.
  8. Using the procedures of steps 4, 6, and 7, install the disk cartridge containing the operating system for the 990/12 LR CPU boards into the DS10 disk drive located in the desk assembly. Do not select write protection for the operating system disk.
  9. Turn the Model 810 Printer power switch (located at the left rear of the printer as you face the printer) to the on position. Observe that the POWER indicator on the printer operator control panel is lit.
  10. Turn the 743 KSR data terminal ac power switch to the on position. The ac power switch is a toggle switch on the top rear corner of the KSR. When the toggle switch is pushed to the rear of the unit, ac power is applied to the unit.
  11. Turn the 990/10 programmer panel key switch to UNLOCK and then depress the HALT, RESET, and LOAD switches in that order.

12. Initialize the 990/10 system as follows:

- a. Set the 911 video display terminal (VDT) power switch located on the right side of the video display monitor housing to ON.
- b. On the 911 VDT, enter Y and RETURN.
- c. The video display responds:

CRT 911 INT LEVEL? DEF = 0A-

- d. Enter B and RETURN. The video display responds:

ERROR MSG DEVICE (0 = ASR/KSR 1 = 913 2 = 911 3 = LP)? DEF = 2-

- e. Enter 3 and RETURN. The video display responds:

PRINTER CRU ADDR? DEF = 0060-

- f. Press RETURN. The video display responds:

PRINTER INT LEVEL? DEF = 0E-

- g. Press RETURN. The video display responds:

ENTER CONTROL OPTIONS SEPARATED BY COMMAS; (E = ERROR MSG'S,  
H = HDR MSG'S, N = ERR #'S, I = IDLE ON ERR'S)-

- h. After entry of control options as desired, press RETURN. The video display responds:

LOAD TEST? (DEF = 0)-

- i. Press RETURN. The video display responds:

VERB?-

- j. Enter IT and RETURN. The system is now initialized and ready to perform diagnostic testing of the 990/12 LR CPU boards.

### 2.5.2 Diagnostic Testing Procedures Using the FVS

To test the individual boards on the FVS use the following tests:

- AU test — Part number 2309323-9901
- SMI test — Part number 2309328-9901

These boards are tested as a set. The test concept relies on a standard known-to-be-good board to be used in conjunction with the board to be tested. That is, when the AU board is to be tested, a standard known-to-be-good SMI board is used as the other board of the set; when the SMI board is to be tested, a standard known-to-be-good AU board is used as the other board of the set. The steps noted in the aforementioned tests should be performed in order and any failure should be noted. Use the troubleshooting procedures of paragraph 2.6 to isolate failures to a replaceable component.

#### CAUTION

**Ensure that the boards are properly seated when the VACUUM switch is depressed before applying power with the UUT POWER switch. Failure to do so can damage the boards.**

### 2.5.3 FVS 990/12 LR Operating System Recovery

Each of the two previously described DS10 drives have one fixed disk and one removable cartridge disk. They are assigned separate logical unit numbers as though they were physically separate, independent devices. The DS10 pedestal type disk drive contains the software for the 990/10 operating system (optional) on the fixed disk and the removable cartridge disk contains the DOGS operating software and diagnostic overlays. The desk assembly DS10 disk drive, fixed disk, contains the software for the 990/12 LR operating system. The removable cartridge disk for this disk drive is a spare position not used in the operation of the FVS disk drive controller, or the standard set of 990/12 LR CPU boards.

In the normal operation of the FVS for testing, a bad CPU board can erratically overwrite on and can destroy the 990/12 LR operating software. The operating system can be restored by using the Disk Copy/Restore (DCOPY) utility of the DX10 operating system to copy the contents of the removable cartridge disk backup copy of the 990/12 LR operating system to the fixed disk of the desk assembly DS10 disk drive. If not already installed, use the procedures of paragraph 2.5.1 to install the removable cartridge backup copy of the 990/12 LR operating system into the desk assembly DS10 disk drive. Refer to Volume II of the *DX10 Operating System Release 3 Reference Manual* (use the most recent release) for a complete description of the DCOPY operating procedures. Procedures for restoring the 990/12 LR operating system follow.

#### CAUTION

**Ensure that the boards are properly seated in the vacuum fixture when the VACUUM switch is pressed before applying power with the UUT POWER switch. Failure to do so can damage the boards.**

1. Install standard known-to-be-good AU and SMI boards in the vacuum chamber assembly. The boards are placed on the vacuum chamber assembly with the component side up. The boards are properly oriented by placing the holes at two opposite corners of the boards over the guide pins that are part of each side of the vacuum chamber assembly. Press the white VACUUM switch on the left side of the vacuum chamber assembly and the UUT POWER switch on the right side of the vacuum chamber assembly. The displays at the front part of the vacuum chamber assembly should now be illuminated.
2. Press the CMD key on the 911 VDT keyboard. The system responds with:  

VERB?-
3. Enter RS and press RETURN on the 911 VDT keyboard. The system responds with:  

VERB?-
4. Enter RO and press RETURN on the 911 VDT keyboard.
5. Enter EC and press RETURN on the 911 VDT keyboard. The system responds with:  

Monitor? (0 = NO MONITOR, 1 = MDIAG, 2 = PDT) DEF = 0-
6. Press RETURN for the default response. The system responds with:  

VERB?-
7. On the maintenance unit programmer panel, press HALT, RESET, and CLEAR.
8. On the maintenance unit programmer panel data entry switches, select hexadecimal 0084, press MA ENTER and then MDD.
9. Select hexadecimal 0400 on the maintenance unit programmer panel data entry switches.
10. On the 990/12 LR DS10 desk assembly disk drive, press the alternate action WRITE PROTECT CART and WRITE PROTECT DISK switches to unprotect both disks. On the maintenance unit programmer panel, press the MDE switch and LOAD switch. After a few seconds the IDLE LED on the maintenance unit programmer panel lights, denoting that the 990/12 LR operating system from the removable disk in the spare position has been booted.
11. On the keyboard of the 743 KSR data terminal, enter ESC and !. The system responds on the 743 printer as follows:  

WARNING: SYSTEM IS NOT INITIALIZED

[ ]
12. Enter ISA. and press RETURN from the 743 KSR keyboard. The system responds with:  

\*\*\*\* START LOG COMMAND PROCESSED \*\*\*\*

WARMSTART PROCEDURE COMPLETE:

13. Press RETURN on the 743 KSR keyboard.
14. To execute the Disk Copy/Restore routine, enter DCOPY and press RETURN on the 911 VDT keyboard. DCOPY begins execution with the following statement:

```
DISK COPY/RESTORE
ANSWER (Y/N) QUESTIONS WITH Y FOR YES AND ANY OTHER
CHARACTER EXCEPT $ FOR NO
RESPOND ANY TIME WITH $ TO RESTART
LISTING DEVICE NAME-
```

15. Press the alternate action WRITE PROTECT CART switch on the desk assembly DS10 disk drive to protect the disk cartridge. To the request for listing device, the operator should press RETURN.
16. The system begins a series of requests as follows:

```
VERIFY ONLY? (Y/N)
```

17. Press N and RETURN.

```
DEFAULT? (Y/N)
```

18. Press Y and RETURN.

19. The copy utility prompts for the following input:

```
MASTER DEVICE
```

20. Enter DS01 and press RETURN. The system then prompts:

```
VOLUME
```

21. Operator response should be DOGS12 COPY (or other name of backup disk) and press RETURN. The utility then prompts:

```
COPY DEVICE
```

22. Operator response should be DS02 and RETURN. The utility then prompts:

```
VOLUME
```

23. Operator response should be DOGS12 and RETURN. The system responds with the following message:

```
MOUNT DESIRED VOLUMES-
TYPE CR WHEN READY
```

24. Depress the alternate action WRITE PROTECT CART switch to protect the removable cartridge disk for the desk assembly DS10 disk drive. Press RETURN on the 911 VDT keyboard. At this time the copy operation is initiated.
25. The copy operation is complete when the following messages are displayed:  

COPY AND VERIFY COMPLETE  
QUIT? (Y/N)
26. The operator should respond with Y and RETURN.
27. The system responds to the QUIT affirmative response with:  

SYSTEM DISK READY?
28. Press the alternate action WRITE PROTECT CART switch on the desk assembly DS10 disk drive to unprotect the disk cartridge and enter Y and RETURN in response to the system disk ready query. At this time DCOPY terminates.

#### CAUTION

**If it is necessary in the next step to run the DS10 diagnostics, remove the backup copy of the 990/12 LR operating system from the spare removable cartridge disk position and replace it with a scratch removable cartridge disk.**

29. On the maintenance unit programmer panel, press HALT, RESET, and LOAD. The system will now boot from the fixed disk drive. If any errors are found, the DCOPY routine should be attempted again. If the 990/12 LR will not boot from the fixed disk drive after two tries, the DS10 diagnostics should be run on the fixed disk drive.



## 2.6 CENTRAL PROCESSOR TROUBLESHOOTING PROCEDURES

The troubleshooting procedures in this paragraph are performed when it has been determined that an AU board or an SMI board is faulty from the use of the checkout procedures of paragraph 2.5. Performance of the troubleshooting procedures requires that the test equipment and reference materials, as listed in Table 2-4, be available.

**Table 2-4. Test Equipment and Reference Documents Required for Troubleshooting**

Item	Part Number
Oscilloscope, Tektronix Model 465 (or equivalent)	
DOGS Program Description	2268200-9901
AU Overlay Listing	2268213-9001
SMI Overlay Listing	2268214-9001
Diagnostics Listing	2268215-9001

The FVS operator should be thoroughly familiar with the program description for the DOGS software. This document describes the software used to control the 990/12 LR FVS and describes the special verbs and the error messages used.

If a failure occurs to a board during the running of the AU or SMI diagnostic overlays, the FVS will halt at the end of the test in which the failure occurred. At this point, the overlay number and test number that caused the failure will be displayed by the FVS. The operator can then find the reason for failure by setting a breakpoint on error and running the failing overlay again. The diagnostic then breaks at the error. The operator then can use the dump trace verb to obtain a display (or printout) of the microcode instructions executed just prior to and including the microcode instruction that caused the failure. By examining the listing for the overlay and comparing it to the trace, the operator can determine which instruction that the board under test has failed to perform. Then through use of the logic diagram for the board and the oscilloscope, the fault can be isolated to the component that caused the failure. An example of the procedures leading to the fault isolation follows.

1. Enter DC and press RETURN on the 911 VDT keyboard.
2. Enter RS and press RETURN on the 911 VDT keyboard.
3. Enter LS and press RETURN on the 911 VDT keyboard. The system responds:

EXECUTE? (1 = YES, 0 = NO) DEF = 0 -

4. Press RETURN on the keyboard. The system responds with:

VERIFY ONLY (0 = NO, 1 = YES) DEF = 0 -

5. Press RETURN on the keyboard. A menu will appear on the 911 video monitor along with the response:

TYPE DIAG. # OR FILE NAME? -

The menu displays the diagnostic numbers of the overlays. For example assume hexadecimal 47 is displayed by the FVS. Overlay hexadecimal 47 corresponds to the diagnostic number 34, therefore the operator response to the request for the diagnostic number should be to enter 34 and then set the breakpoint address as shown in the next steps.

6. Enter DC and press RETURN on the 911 VDT keyboard.
7. Enter RS and press RETURN on the 911 VDT keyboard. The system responds with:

VERB?

8. Enter SB and press RETURN on the 911 VDT keyboard. The system responds with:

ENTER BREAKPOINT ADDRESS -

9. Enter 1 and press RETURN on the 911 VDT keyboard.

#### NOTE

The error routine always returns to microcode address 0001. At the breakpoint, the trace memory contains the last 32 microcode instructions executed, and this necessarily includes those instructions required to execute the error routine.

The system continues with the SB verb as follows:

SOFT BP ?(0 = NO, 1 = YES) DEF = 0 -  
WAIT FOR BREAKPOINT? (1 = YES, 0 = NO) DEF = 1 -

10. The operator should default through these two queries by pressing RETURN on the 911 VDT keyboard. The system responds:

\*\*\*WAITING FOR BREAKPOINT\*\*\*

The SB verb automatically turns on the clock, executes the diagnostic, and breakpoints at microcode address 1. At this point the operator should execute the DT verb to dump the state controller board trace memory. Information on the format of the dumped trace memory is contained in the program description for the DOGS software. The dump of the trace memory provides the address of the microcode instruction that led to the error routine. By consulting the listing for the diagnostic at the instruction that failed, the operator can determine the nature of the failure. Use the logic diagram for the board under test and the oscilloscope to isolate the trouble to the failed component. After repairing the board, run the complete diagnostic to ascertain that the board is free from faults.


Use similar troubleshooting procedures if a failure occurs to a board during the execution of the AU12 diagnostic portion of the test or (in the case of the AU board under test) the execution of the test of the instruction microcode. Instead of an FVS display of overlay and test failure, a message of error condition is printed on the Model 810 Printer. Selected AU diagnostics can be loaded into memory by using the DD verb and the microcode test overlay can be loaded by using the LS verb.

# Drawings

---

This section contains the following assembly drawings and logic diagrams for the 990/12 LR CPU:

<b>Item</b>	<b>Part Number</b>	<b>Page</b>
990/12 LR AU, Board Assembly Drawing	2309320-0001	3-3
990/12 LR AU, Board Logic Diagram	2309322-9901	3-9
990/12 LR SMI, Board Assembly Drawing	2309325-0001	3-43
990/12 SMI, LR Board Logic Diagram	2309327-9901	3-45



TEXAS INSTRUMENTS INCORPORATED		LIST of MATERIAL		ORIGINAL COPY		PART NUMBER		REV		
DATE 01/26/83		PAGE 1 of		LM2309320-0001		8				
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0002	REF	EA		2309322-9901	LOGIC DIAG,990/12,LR AU					
0003	REF	EA		2309323-9901	TEST PROCEDURE,990/12,LR AU					
0004	REF	EA		2309324-9901	SPEC,990/12,LR AU					
0005	00001.000	EA		2220291-0001	LED,RED,5V=VF,15MA=IF,R.ANGLE,1-POS. KG105					
0005A										
0006	00001.000	EA		2308640-0001	INSULATOR,SHIELD-STIFFENER,270.5MM					
0007	00002.000	EA		2210154-0015	HEADER,POLARIZED AND LATCHING, 50 PINS P3 P4	000779-86476-7				
0007A										
0009	00002.000	EA		0996864-0001	CONNECTOR, SOCKET PCB	022526-75060-007				
0009A					GF067 GJ067					
0076	00004.000	EA		0996768-0001	IC,SN74S481, A 4-BIT MICROCOMPUTER	001295-SN74S481				
0076A					FD003 FD016 FD029 FD042					
0084	00001.000	EA		2308655-0001	INSULATOR,PWB,346.96MM,EYELET MOUNT					
0085	00001.000	EA		2308653-0001	STIFFENER,PWB,346.96MM,EYELET MOUNT					
0087	00001.000	EA		2308630-0005	LABEL,ID,990 EMI/RFI 80-990/AU					
0088	00003.000	EA		0085936-0017	EYELET .121 BARREL OD X.187 LG FLANGE	USH - #SE-46				
0089	00002.000	EA		2308622-0001	EJECTOR,PWB,SELF-LOCKING					
0090	00001.000	EA		2308652-0001	LABEL,LED,CPU,990 EMI/RFI-BOARD FAULT					
DRAFTSMAN	DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
		J. R. Kelly	1-26-83			990/12,LR AU ASSY				
APP'D-MFG	DATE	APP'D PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER	REV		
						7110	LM2309320-0001	8		

TEXAS INSTRUMENTS INCORPORATED		LIST of MATERIAL		ORIGINAL COPY		PART NUMBER		REV		
DATE 01/26/83		PAGE 1 of		LM2309320-5001		8				
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0001	00001.000	EA		2309321-0001	PWB,990/12 AU,LR					
0010	00006.000	EA		0972924-0006	CAP FIX TANT SOLID 39 UFD 10% 10 VOLT	QPL -M39003/1-2259				
0010A					AG001 AG138 CH069 G8001					
0010B					HE069 GJ138					
0011	00004.000	EA		0972900-7400	NETWORK SN74LS00N	TI -SN74LS00N				
0011A					08072 FK072 G0083 G0116					
0012	00001.000	EA		0972900-7402	NETWORK,SN74LS02N					
0012A					EH072					
0013	00003.000	EA		0972900-7404	NETWORK SN74LS04N					
0013A					DG025 DK083 FF072					
0014	00004.000	EA		0972749-0001	NETWORK, SN74LS08N					
0014A					G0058 GK003 HF058 JH094					
0015	00003.000	EA		0972900-7410	NETWORK SN74LS10N					
0015A					G0094 HK083 JD083					
0016	00001.000	EA		2261989-0001	PRDM,990/12 AU,CROM 00	SEE TI- DRAWING				
0016A					BC033					
0017	00001.000	EA		0972900-7112	NETWORK SN74LS112N	TI -SN74LS112N				
0017A					GH083					
DRAFTSMAN	DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
						AUTO-INSERTED PARTS LIST FOR -0001				
APP'D-MFG	DATE	APP'D PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER	REV		
							LM2309320-5001	8		

TEXAS INSTRUMENTS INCORPORATED		LIST of MATERIAL		ORIGINAL COPY		PART NUMBER		REV		
DATE 01/26/83		PAGE 2 of		LM2309320-0001		8				
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0110	00001.000	EA		0972831-0003	RIVET,1/8X-.235,TUBULAR,STEEL,BLINU	019738-1821-0408				
0111	00001.000	EA		2309320-5001	AUTO-INSERTED PARTS LIST FOR -0001					
0112	00002.000	EA		0085936-0067	EYELET.089 BARREL OD X.375 LG FLANGE					
0113	00001.000	EA		2308618-0001	SHIELD-STIFFENER,GROUP III,(CPU)					
0115	REF	EA		2262003-9901	TEST PRDC, SYSTEM, 990/12 CPU W/MAPPING					
DRAFTSMAN	DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
						990/12,LR AU ASSY				
APP'D-MFG	DATE	APP'D PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER	REV		
							LM2309320-0001	8		

TEXAS INSTRUMENTS INCORPORATED		LIST of MATERIAL		ORIGINAL COPY		PART NUMBER		REV		
DATE 01/26/83		PAGE 2 of		LM2309320-5001		8				
ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER				
0018	00001.000	EA		022222-7125	NETWORK SN74125N					
0018A					FF083					
0019	00001.000	EA		0972900-7138	NETWORK SN74LS138N	TI -SN74LS138N				
0019A					FK058					
0020	00007.000	EA		0972946-0065	RES FIX 1.0K OHM 5% .25 W CARBON FILM	PDH - R-25				
0020A					EA081 DK012 EF012 EG023					
0020B					FG092 GD092 GB114					
0021	00005.000	EA		0801383-0001	NETWORK SN74LS151N					
0021A					EA036 ED105 JB025 JK021					
0021B					KD029					
0022	00003.000	EA		0972900-7153	NETWORK SN74LS153N	TI -SN74LS153N				
0022A					FK083 JB036 JF030					
0023	00001.000	EA		0219402-7175	NETWORK,SN74S175N					
0023A					DF083					
0024	00002.000	EA		0972900-7420	NETWORK SN74LS20N					
0024A					DC025 EH094					
0025	00001.000	EA		0972813-0001	NETWORK-SN74LS21N					
0025A					ED127					
DRAFTSMAN	DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE				
						AUTO-INSERTED PARTS LIST FOR -0001				
APP'D-MFG	DATE	APP'D PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	PART NUMBER	REV		
							LM2309320-5001	8		

TEXAS INSTRUMENTS INCORPORATED DATE 01/26/83 LIST OF MATERIAL ORIGINAL COPY PAGE 3 of PART NUMBER LM2309320-5001 REV B

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0026	00004.000	EA		0996845-0001	IC,AM29701PC 16 X 4-BIT RAM	034335-AM29701PC
0026A					EE003 EE014 EE025 EE036	
0027	00008.000	EA		0996089-0001	IC,SN74LS240N, LINE DRIVERS	001295-SN74LS240N
0027A					AA048 AA070 AE005 AE016	
0027B					AE027 AJ003 CJ014 CH127	
0028	00001.000	EA		0996089-0002	IC,SN74LS241N, LINE DRIVERS	012955-N74LS241N
0028A					EH058	
0029	00002.000	EA		0996089-0004	IC,SN74LS244N LINE DRIVER	-SN74LS244N
0029A					CA025 CE025	
0030	00010.000	EA		0996755-0001	IC,SN74LS245N BUS XCVR TRANSITION	001295-SN74LS245N
0030A					CA036 CA047 BK058 BK070	
0030B					BK105 BK116 BK127 GF014	
0030C					GF025 BK094	
0031	00004.000	EA		0996136-0001	IC,SN74LS257N, DATA SELECTORS/MULTIPLEXER	TI -SN74LS257N
0031A					HH003 HH014 HH025 HH036	
0032	00001.000	EA		0996136-0002	IC,SN74LS258N, DATA SELECTORS/MULTIPLEXER	TI -SN74LS258N
0032A					DG003	
0033	00002.000	EA		0972120-0001	NETWORK, SN74259 8-BIT ADDRESSABLE LATCH	001295-74259

DRFTSMAN DATE CRO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001

APPRO. MFG DATE DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309320-5001 B

TEXAS INSTRUMENTS INCORPORATED DATE 01/26/83 LIST OF MATERIAL ORIGINAL COPY PAGE 5 of PART NUMBER LM2309320-5001 REV B

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0042A					J8014	
0043	00001.000	EA		0996770-0002	IC,SN74LS379N D-TYPE FLIP-FLOP	001295-SN74LS379N
0043A					J8003	
0044	00002.000	EA		0972900-7451	NETWORK SN74LS51N	TI -SN74LS51N
0044A					DC047 HK116	
0045	00001.000	EA		2261989-0003	PROM,990/12 AU,CROM 16	SEE TI- DRAWING
0045A					BC059	
0046	00002.000	EA		0972900-7474	NETWORK SN74LS74N	
0046A					HB083 HB094	
0047	00001.000	EA		0972785-0001	NETWORK SN74S85N	
0047A					JK012	
0048	00010.000	EA		0219402-7400	NETWORK SN74S00N	
0048A					BC025 CJ025 CH105 DF094	
0048B					EH116 FB058 GF003 GF047	
0048C					JD058 JK030	
0049	00003.000	EA		0219402-7402	NETWORK SN74S02N	TI -SN74S02N
0049A					ED094 HF072 JD106	
0050	00001.000	EA		0219402-7403	NETWORK SN74S03N	

DRFTSMAN DATE CRO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001

APPRO. MFG DATE DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309320-5001 B

TEXAS INSTRUMENTS INCORPORATED DATE 01/26/83 LIST OF MATERIAL ORIGINAL COPY PAGE 4 of PART NUMBER LM2309320-5001 REV B

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0033A					HH047 HF083	
0034	00001.000	EA		0996029-0001	IC,SN74LS273N OCTAL D-TYPE FLIP/FLOP	TI -SN74LS273N
0034A					J8047	
0035	00001.000	EA		0972811-0001	NETWORK-SN74LS280N	
0035A					DC014	
0036	00001.000	EA		0972900-7432	NETWORK SN74LS32N	TI -SN74LS32N
0036A					HF105	
0037	00001.000	EA		2261989-0002	PROM,990/12 AU,CROM 08	SEE TI- DRAWING
0037A					BC046	
0038	00003.000	EA		0996852-0001	IC,SN74LS353N DUAL 4/1 LINE DATA SEL	001295-SN74LS353N
0038A					CE003 CJ003 DC003	
0039	00002.000	EA		0996420-0001	IC, SN74LS373N	001295-SN74LS373N
0039A					GK014 GK025	
0040	00003.000	EA		0996420-0002	IC,SN74LS374N	001295-SN74LS374N
0040A					CD058 CD105 CD127	
0041	00002.000	EA		0996769-0001	IC,SN74LS377N, OCTAL, D-TYPE FLIP-FLOP	001295-SN74LS377N
0041A					BC003 BC014	
0042	00001.000	EA		0996770-0001	IC,SN74LS378N, D-TYPE FLIP-FLOP	001295-SN74LS378N

DRFTSMAN DATE CRO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001

APPRO. MFG DATE DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309320-5001 B

TEXAS INSTRUMENTS INCORPORATED DATE 01/26/83 LIST OF MATERIAL ORIGINAL COPY PAGE 6 of PART NUMBER LM2309320-5001 REV B

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0050A					EA025	
0051	00008.000	EA		0219402-7404	NETWORK SN74S04N	
0051A					CE014 DB083 FB094 FB116	
0051B					JH058 JH106 FB072 KB108	
0052	00008.000	EA		0219402-7408	NETWORK SN74S08N	TI -SN74S08N
0052A					DC036 EH083 EH127 HK058	
0052B					JD094 JH072 CJ036 ED072	
0053	00005.000	EA		0219402-7410	IC, SN74S10N	
0053A					DG036 DG047 GH058 JF050	
0053B					DK128	
0054	00005.000	EA		0219402-7411	NETWORK SN74S11N	
0054A					CH094 DF072 FB083 HB072	
0054B					GK047	
0055	00001.000	EA		0219402-7133	NETWORK SN74S133N	
0055A					DB116	
0056	00004.000	EA		0219402-7138	NETWORK SN74S138N	
0056A					CH072 CH116 HK072 JD072	
0057	00005.000	EA		0219402-7153	NETWORK SN74S153N	TI -SN74S153N

DRFTSMAN DATE CRO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001

APPRO. MFG DATE DATE APPRO. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309320-5001 B

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL		ORIGINAL COPY		
DATE 01/26/83		PAGE 7 of		PART NUMBER LM2309320-5001		
REV. NO.	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0057A					EE047 EJ047 EH105 HK105	
0057B					JH116	
0058	00003.000	EA		0219402-7157	NETWORK SN74S157N	
0058A					ED116 FB127 FF116	
0059	00003.000	EA		0996305-0001	IC,SN74S169 UP/DOWN COUNTER,4 BIT	001295-SN74S169
0059A					EA003 EA014 EA047	
0060	00001.000	EA		0219402-7182	NETWORK SN74S182N	TI -SN74S182N
0060A					G8047	
0061	00005.000	EA		0996795-0001	IC,SN74S189N 16 X 4-BIT STATIC RAM	012955-N74S189N
0061A					DK058 EJ003 EJ014 EJ025	
0061B					EJ036	
0062	00002.000	EA		0219402-7194	NETWORK SN74S194N	
0062A					DB094 FK116	
0063	00001.000	EA		0219402-7420	NETWORK SN74S20N	
0063A					CJ047	
0064	00007.000	EA		0996046-0001	IC,DCTAL BUFFER/DRIVER SN74S240	TI -SN74S240
0064A					AA026 AA037 DB127 DF127	
0064B					GF036 GK036 KD018	
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						
AUTO-INSERTED PARTS LIST FOR -0001						
APPD-ING.	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						LM2309320-5001
						REV B

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL		ORIGINAL COPY		
DATE 01/26/83		PAGE 9 of		PART NUMBER LM2309320-5001		
REV. NO.	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0073	00016.000	EA		0996201-0001	IC,SN74S374N,EDGE-TRIGGERED FLIP-FLOPS	TI -SN74S374N
0073A					AA092 AA103 AE059 AA123	
0073B					AJ014 AJ025 AJ056 AJ107	
0073C					BG003 BG014 CA003 CA014	
0073D					CE047 CO070 CO094 ED058	
0074	00001.000	EA		2261989-0006	PROM,990/12 AU,CROM 40	SEE TI- DRAWING
0074A					BC099	
0075	00001.000	EA		2261989-0007	PROM,990/12 AU,CROM 48	SEE TI- DRAWING
0075A					BC112	
0077	00003.000	EA		0996102-0001	IC,SN74S482N MICRO-ADDRESS GENERATOR	TI -SN74S482N
0077A					BK083 CD083 CH083	
0078	00004.000	EA		0219402-7451	NETWORK SN74S51N	
0078A					DB058 DG014 FF058 GH072	
0079	00004.000	EA		0219402-7464	NETWORK SN74S64N	
0079A					DK094 GD105 JD116 JH083	
0080	00006.000	EA		0219402-7474	NETWORK SN74S74N	
0080A					AA018 BG025 CE036 CH058	
0080B					DK105 KB117	
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						
AUTO-INSERTED PARTS LIST FOR -0001						
APPD-ING.	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						LM2309320-5001
						REV B

TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL		ORIGINAL COPY		
DATE 01/26/83		PAGE 8 of		PART NUMBER LM2309320-5001		
REV. NO.	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0065	00002.000	EA		0996063-0001	IC,SN74S241N,L LINE DRIVERS	001295-SN74S241N
0065A					AA059 AA081	
0066	00004.000	EA		0219402-7251	NETWORK SN74S251	
0066A					FF094 FF105 FK094 FK105	
0067	00001.000	EA		0219402-7257	NETWORK SN74S257N	
0067A					DB105	
0068	00008.000	EA		0219402-7258	NETWORK SN74S258N	
0068A					HD003 HD014 HD025 HD036	
0068B					GB003 GB014 GB025 GB036	
0069	00001.000	EA		2261989-0004	PROM,990/12 AU,CROM 24	SEE TI- DRAWING
0069A					BC072	
0070	00001.000	EA		2261989-0005	PROM,990/12 AU,CROM 32	SEE TI- DRAWING
0070A					BC086	
0071	00003.000	EA		0219402-7430	NETWORK SN74S30N	
0071A					CD116 FB105 HK094	
0072	00005.000	EA		0219402-7432	NETWORK SN74S32N	TI- -SN74S32N
0072A					DF058 DF116 DK116 HB105	
0072B					HF094	
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						
AUTO-INSERTED PARTS LIST FOR -0001						
APPD-ING.	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						LM2309320-5001
						REV B


TEXAS INSTRUMENTS INCORPORATED		LIST OF MATERIAL		ORIGINAL COPY		
DATE 01/26/83		PAGE 10 of		PART NUMBER LM2309320-5001		
REV. NO.	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0081	00001.000	EA		0219402-7486	NETWORK SN74S86N	
0081A					GH094	
0082	00003.000	EA		0972946-0055	RES FIX 390 OHM 5 X .25 W CARBON FILM	ROH - R-25
0082A					DB034 DK034 GB056	
0083	00034.000	EA		0972763-0013	CAP, FIXED .010UF 50 VOLTS	004222-MC105E103Z
0083A					BG001 DB125 CK001 BG138	
0083B					DC012 DH069 CK138 EC001	
0083C					EK069 EC138 FE001 GB069	
0083D					FF138 GH012 JE067 HJ138	
0083E					HD012 HB081 HD023 HB092	
0083F					HD034 HB103 HD045 HB114	
0083G					DF045 EC056 FE081 JF081	
0083H					GD103 CJ056 EC103 DE092	
0083I					EH125 FD114	
0086	00037.000	EA		0972763-0025	CAPACITOR,.10UF 50V FX,CERAMIC DIE	COR CA-C03Z5U104Z050A
0086A					CC001 DH125 CG012 DA066	
0086B					CC138 DF001 ED069 DF138	
0086C					EJ001 FF069 EJ138 GB012	
DRAFTSMAN DATE CDD DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE						
AUTO-INSERTED PARTS LIST FOR -0001						
APPD-ING.	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						LM2309320-5001
						REV B





TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PART NUMBER		REV	
				PAGE 1 of		LM2309320-5001		8			
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0086D					GH069 GB138 JE069 JE138						
0086E					HK012 HJ081 HK023 HJ092						
0086F					HK034 HJ103 HK045 HJ114						
0086G					DC023 CJ044 DF056 FB056						
0086H					GC081 JF103 EK103 DF103						
0086I					CD125 EG114 HB001 JF006						
0086J					JH125						
0091	00002.000	EA		0219402-7139	NETWORK SN74S139N						
0091A					DF105 GH105						
0092	00001.000	EA		0219402-7151	NETWORK SN74S151N						
0092A					HF116						
0093	00002.000	EA		2210147-0001	IC,4/1 LINE DATA SELECTOR,MUX	012955-N74LS352N					
0093A					HB116 HB058						
0094	00016.000	EA		0996464-0001	IC,2114-2 1024X4-BIT STATIC RAM	001295-TMS4045-20NL					
0094A					AE038 AE048 AE082 AE093						
0094B					AE104 AE116 AE126 AE071						
0094C					AJ036 AJ046 AJ077 AJ087						
0094D					AJ097 AJ118 AJ128 AJ067						
DRAFTSMAN DATE CKD. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
AUTO-INSERTED PARTS LIST FOR -0001											
APPRO. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV											
LM2309320-5001 8											

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PART NUMBER		REV	
				PAGE 3 of		LM2309320-5001		8			
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0104	00001.000	EA		2262019-0001	PROM,990/12 AU,DECODE 1						
0104A					ED083						
0105	00001.000	EA		2262019-0005	PROM,990/12 AU,DECODE 2-A						
0105A					HD047						
0106	00001.000	EA		2262019-0003	PROM,990/12 AU,STATUS 1						
0106A					JF008						
0107	00001.000	EA		2262019-0004	PROM,990/12 AU,STATUS 2						
0107A					JF019						
0108	00001.000	EA		2262020-0004	PROM,990/12 AU,IR DECODE 4-3H						
0108A					FF127						
0109	00001.000	EA		2262020-0002	PROM,990/12 AU,DECODE 3						
0109A					JF039						
0114	00003.000	EA		0972946-0025	RES FIX 22.0 OHM 5 % .25 W.CARBON FILM	ROH - R-25					
0114A					CF081 DB081 BK081						
DRAFTSMAN DATE CKD. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
AUTO-INSERTED PARTS LIST FOR -0001											
APPRO. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV											
LM2309320-5001 8											

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PART NUMBER		REV	
				PAGE 2 of		LM2309320-5001		8			
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER					
0095	00001.000	EA		2261989-0008	PROM,990/12 AU,CROM 56	SEE TI- DRAWING					
0095A					BC125						
0096	00001.000	EA		2261989-0009	PROM,990/12 AU,IROM 5	SEE TI- DRAWING					
0096A					FK125						
0097	00001.000	EA		2261989-0010	PROM,990/12 AU,IROM 3	SEE TI- DRAWING					
0097A					GG125						
0098	00001.000	EA		2261989-0011	PROM,990/12 AU,IROM 1	SEE TI- DRAWING					
0098A					HD125						
0099	00001.000	EA		2261989-0012	PROM,990/12 AU,IROM 2	SEE TI- DRAWING					
0099A					JA125						
0100	00001.000	EA		2262021-0001	PROM,990/12 AU,PREFETCH INHIBIT						
0100A					AA114						
0101	00001.000	EA		2262022-0001	PROM,990/12,A DESTINATION 1						
0101A					DK072						
0102	00001.000	EA		2262022-0002	PROM,990/12,A DESTINATION 2						
0102A					GD072						
0103	00001.000	EA		2262022-0010	PROM,990/12 AU,IR DECODE 6-3H						
0103A					GH116						
DRAFTSMAN DATE CKD. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE											
AUTO-INSERTED PARTS LIST FOR -0001											
APPRO. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV											
LM2309320-5001 8											









TEXAS INSTRUMENTS	DATE: 4-11-80	DRAWING NO: D196214	SHEET NO: 2309322	REV: 3
-------------------	---------------	---------------------	-------------------	--------


2309322 4




TEXAS INSTRUMENTS  
 G. Valley 4-16-82  
 D 96214  
 2309322  
 REV 4





2309322























TEXAS INSTRUMENTS  
 4-21-82 D96214 2309322




TEXAS INSTRUMENTS  
 Dallas 4-2-82 D96214 2309322




















2309322 22



TEXAS INSTRUMENTS  
 D 96214 2309322  
 SHEET 22




















TEXAS INSTRUMENTS	42782	D 96214	2309322
-------------------	-------	---------	---------



- NOTES: UNLESS OTHERWISE SPECIFIED:
- 1 ITEM 28 IN THE -0001 LM CONSISTS OF COMPONENTS WHICH ARE AUTO-INSERTED AND CONTAINED IN THE -5001 LM
  - 2 REFERENCE DESIGNATORS JK016, AF096, AF098, AND BF081 ARE FOR SPARE COMPONENTS
  - 3 SQUARE PAD INDICATES PIN 1 OF P3, P4, AND P5
  4. REWORK PROCEDURE FOR REVISION A AND REVISION B PWB'S
    - A. CUT PIN 4 OF PACKAGE GB072.
    - B. ADD WIRE (30 AWG) FROM PIN 4 OF PACKAGE GB072 TO PIN 8 OF PACKAGE GB072.
    - C. ADD WIRE (30 AWG) FROM PIN 10 OF PACKAGE GB072 TO PIN 11 OF PACKAGE GB072.
    - D. ADD WIRE (30 AWG) FROM PIN 9 OF PACKAGE GB072 TO PIN 1 OF PACKAGE HH116.
    - E. ADD WIRE (30 AWG) FROM PIN 13 OF PACKAGE GB072 TO PIN 12 OF PACKAGE EF126.
    - F. ADD WIRE (30 AWG) FROM PIN 12 OF PACKAGE GB072 TO PIN 11 OF PACKAGE HH094.

CONVERSION CHART	
MILL	INCHES
0.25	.010
0.5	.02
2.36	.093
3.0	.12
12.7	.50

REVISION LEVEL	TEST PROC 2309328-9901	*	*	*	*
	LOGIC 2309327-9901	*	*	*	A
	PWB 2309326-0001	A	B	B	C
	ASSY 2309325-0001	*	A	B	C

2309325-5001 2309325-0001		AUTO-INSERTED PARTS LIST FOR -0001 990/12, LR SMI ASSEMBLY	
PART NUMBER	DESCRIPTION		

3	MARK	902-01	01	HGT 3.0, COLOR BLACK (CAT 16)
2	SLDR	127-01	00	
1	SLDR	124-02	00	

REV	QTY	QTY	QTY	ITEM NO	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	NOTES

REV 2309325			
REV	DESCRIPTION	DATE	APPROVED
A	CN497644(E) D.PARR (1)LM-0001, ITEM 4 WAS 2309329-9901 SPEC, 99012, LR SMI (2)UPDATED REV LEVEL BLOCK	1-10-83	E. DIAZ
B	CN481236(D) D.WHITE (1) ADDED SYSTEM TEST PROCEDURE, ITEM 126, TO -0001 LM (2) UPDATED REV LEVEL BLOCK	2-1-83	E. Diaz
C	CN498195(B) D.WHITE (1) ADDED NOTE 4 (2) UPDATED REV LEVEL BLOCK	2-1-83	E. Diaz

COMPUTER GENERATED DRAWING  
DO NOT REVISE MANUALLY

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 1 of		PART NUMBER LM2309325-0001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0002	REF	EA		2309327-9901	LOGIC DIAGRAM,990/12,LR SMI								
0003	REF	EA		2309328-9901	TEST PROC,990/12,LR SMI								
0004	REF	EA		2309324-9901	SPEC,990/12,LR AU								
0005	00001.000	EA		2210154-0007	HEADER,PLZD AND LATCH, 20 PDS	000779-SEE TI DWG							
0005A					P5								
0006	00002.000	EA		2210154-0015	HEADER,POLARIZED AND LATCHING, 50 PINS	000779-86476-7							
0006A					P3 P4								
0007	00002.000	EA		2308622-0001	EJECTOR,PWB,SELF-LOCKING								
0008	00001.000	EA		0972831-0003	RIVET,1/8X.235,TUBULAR,STEEL,BLIND	019738-1821-0408							
0009	00002.000	EA		0085936-0067	EYELET.089 BARREL OD X.375 LG FLANGE								
0010	00001.000	EA		2308640-0001	INSULATOR,SHIELD-STIFFENER,270.5MM								
0011	00001.000	EA		2308618-0001	SHIELD-STIFFENER,GRDUP TII,(CPU)								
0012	00003.000	EA		0085936-0017	EYELET .121 BARREL OD X.187 LG FLANGE	USH - #SE-46							
0013	00001.000	EA		2308655-0001	INSULATOR,PWB,346.96MM,EYELET MOUNT								
0014	00001.000	EA		2308653-0001	STIFFENER,PWB,346.96MM,EYELET MOUNT								
0015	00001.000	EA		0972713-0001	PLUG, JUMPER, I.C., 0.300 INCH								
0015A					BC086								
0016	00003.000	EA		0996864-0001	CONNECTOR,SOCKET PCB	022526-75060-007							
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	990/12,LR SMI ASSY					
APPRO. MFG		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	7110					
								PART NUMBER		REV		LM2309325-0001 C	

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 3 of		PART NUMBER LM2309325-0001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0025A					KG033 KG105								
0026	00001.000	EA		2308630-0006	LABEL,ID,990 EMI/RFI BD-990/SMI								
0027	00001.000	EA		2308652-0002	LABEL,LED,CPU,990 EMI/RFI-SYSTEM FAULT								
0028	00001.000	EA		2309325-5001	AUTO-INSERTED PARTS LIST FOR -0001								
0029	00001.000	EA		2309348-0001	ROM,990/12,LR,LOADER/SELF TEST,LSB								
0029A					CF012								
0030	00001.000	EA		2309348-0002	ROM,990/12,LR,LOADER/SELF TEST,MSB								
0030A					CF025								
0038	00001.000	EA		0972757-0009	CAP FIX CER 470PF 10% 50V								
0038A					AJ082								
0122	00001.000	EA		0539370-0597	RES FIX FILM 162 K OHM 1% .25 WATT	COR - NA55							
0122A					ALTERNATE PN 539370-0585								
0122B					THRU -0606								
0122C					HJ131								
0125	00001.000	EA		2308652-0001	LABEL,LED,CPU,990 EMI/RFI-BOARD FAULT								
0126	REF	EA		2262003-9901	TEST PROC, SYSTEM, 990/12 CPU W/MAPPING								
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	990/12,LR SMI ASSY					
APPRO. MFG		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	LM2309325-0001 C					

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 2 of		PART NUMBER LM2309325-0001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0016A					XBG086 XBD086 XBK086								
0017	00001.000	EA		2210188-0010	DIP SOCKET,8-PIN,LOW PROFILE	SEE TI- DRAWING							
0017A					XGF126								
0018	00001.000	EA		2210188-0017	SOCKET,DIP,28-PIN,LOW PROFILE	SEE T -I DRAWING							
0018A					XBJO88								
0019	00001.000	EA		0972927-0048	CAP FIX MICA 300V 750 PF 5 %	QPL -CM05F751JDC							
0019A					BC093								
0020	00001.000	EA		2210293-0005	DELAY MODULE, TAPPED, 40 4NS	019612-1213							
0020A					CB080								
0021	00001.000	EA		2210293-0002	DELAY MODULE,TAPPED,50 +/- 3NS	001961-21198							
0021A					CB072								
0022	00001.000	EA		0972188-0001	NETWORK,NE555V,MONOLITHIC TIMING,LINEAR	ST -NE555V							
0022A					GF126								
0023	00001.000	EA		0236081-0000	X-XST 2N2894	TI -2N2894							
0023A					AB081								
0024	00001.000	EA		0996896-0001	IC, CONTROLLER, SN58220N	001295-SN58220N							
0024A					BJ088								
0025	00002.000	EA		2220291-0001	LED,RED,5V=VF,15MA=IF,R. ANGLE,1-PDS.								
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	990/12,LR SMI ASSY					
APPRO. MFG		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	LM2309325-0001 C					

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 1 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0001	00001.000	EA		2309326-0001	PWB,990/12 SMI,LR								
0031	00002.000	EA		0972757-0033	CAP, FIX, CERAMIC, .047MF,50V,+/-10% TOL.								
0031A					HJ127 HJ129								
0032	00001.000	EA		0972757-0001	CAP,FIXED CERAMIC 100 PF 10% 50V	UC -C51C101K							
0032A					AF089								
0033	00007.000	EA		0972924-0006	CAP FIX TANT SOLID 39 UFD 10% 10 VOLT	QPL -M39003/1-2259							
0033A					HJ125 AH001 GE001 AH069								
0033B					HA069 AH137 HA137								
0034	00041.000	EA		0972763-0025	CAPACITOR,.10UF 50V FX,CERAMIC DIEL	COR CA-C03Z5U104Z05CA							
0034A					BG001 CJ001 EA001 FC001								
0034B					GD091 HH021 BD033 DD033								
0034C					GB033 HH033 CK056 EK056								
0034D					GH056 JD056 AB069 CC069								
0034E					DE069 EG069 FJ069 HK069								
0034F					CF089 EF089 AE103 BG103								
0034G					CJ103 EA103 FC103 GE103								
0034H					CF113 EK114 HB113 BH124								
0034I					ED124 GK124 BG137 CJ137								
DRAFTSMAN		DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	AUTO-INSERTED PARTS LIST FOR -0001					
APPRO. MFG		DATE	APPRO. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	LM2309325-5001 C					



TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST of MATERIAL		ORIGINAL COPY		PAGE 2 of		PART NUMBER LM2309325-5001		REV C				
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER										
0034J					EA137 FC137 GE137 JK014											
0034K					DD021											
0035	00040.000	EA		0972763-0013	CAP, FIXED .010UF 50 VOLTS	004222-MC105E103Z										
0035A					CC001 DE001 EG001 FJ001											
0035B					JD001 EK021 JD021 BK033											
0035C					EK033 GH033 JD033 DF056											
0035D					GB056 HH056 BG069 CJ069											
0035E					EA069 FC069 GE069 JF069											
0035F					JB081 DB089 FH091 BA103											
0035G					CC103 DE103 EG103 FJ103											
0035H					HA103 DB113 GD113 JB114											
0035I					DH124 FH124 CC137 DE137											
0035J					EG137 FJ137 JD137 JH127											
0036	00001.000	EA		0972763-0021	CAP., FIXED, AXIAL LEAD, .047 UF, +80%, -20%											
0036A					BB098											
0037	00003.000	EA		0972753-0012	CAP, FIXED 220PF 25 WVDC 2.0%	UC -C50D221G										
0037A					AF100 AK080 BB100											
0039	00001.000	EA		022222-7407	NETWORK-SN7407N	TI- -SN7407N										
DRAFTSMAN DATE Ckd. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE													AUTO-INSERTED PARTS LIST FOR -0001			
APPRO. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO.													PART NUMBER LM2309325-5001		REV C	

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST of MATERIAL		ORIGINAL COPY		PAGE 4 of		PART NUMBER LM2309325-5001		REV C				
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER										
0048A					AB023 CK105 EB105 FD126											
0048B					GB105											
0049	00004.000	EA		0972749-0001	NETWORK, SN74LS08N											
0049A					CB003 DH116 EF116 GB083											
0050	00002.000	EA		0972900-7410	NETWORK SN74LS10N											
0050A					CK116 FH116											
0051	00001.000	EA		0972900-7430	NETWORK SN74LS30N	TI -SN74LS30N										
0051A					DD091											
0052	00002.000	EA		0972900-7474	NETWORK SN74LS74N											
0052A					BD003 CF105											
0053	00004.000	EA		0972815-0001	NETWORK-SN74LS85N											
0053A					DD023 DD036 DD047 DD058											
0054	00001.000	EA		0972751-0001	NETWORK, SN74LS86N											
0054A					EK003											
0055	00001.000	EA		0972900-7112	NETWORK SN74LS112N	TI -SN74LS112N										
0055A					GK126											
0056	00002.000	EA		0972782-0001	NETWORK SN74LS132N	TI -SN74LS132N										
0056A					CF091 EF003											
DRAFTSMAN DATE Ckd. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE													AUTO-INSERTED PARTS LIST FOR -0001			
APPRO. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO.													PART NUMBER LM2309325-5001		REV C	

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST of MATERIAL		ORIGINAL COPY		PAGE 3 of		PART NUMBER LM2309325-5001		REV C				
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER										
0039A					CB105											
0040	00002.000	EA		022222-7125	NETWORK SN74125N											
0040A					DD081 EK116											
0041	00002.000	EA		022222-7148	NETWORK SN74148N											
0041A					BD047 BD058											
0042	00004.000	EA		0996017-0001	INTEGRATED CIRCUIT, QUAD J-K FLIP-FLOP	TI -SN74276N										
0042A					CK126 DH126 HH094 JB094											
0043	00002.000	EA		022222-7437	NETWORK SN7437N											
0043A					AB072 AF105											
0044	00003.000	EA		022222-7442	NETWORK-SN7442N											
0044A					AB012 AB094 AB116											
0045	00003.000	EA		0972900-7400	NETWORK SN74LS00N	TI -SN74LS00N										
0045A					CB126 FH105 GF083											
0046	00004.000	EA		0972900-7401	IC, SN74LS01N	TI -SN74LS01N										
0046A					AB046 AB059 AF060 CB116											
0047	00001.000	EA		0972900-7402	NETWORK, SN74LS02N											
0047A					DH003											
0048	00005.000	EA		0972900-7404	NETWORK SN74LS04N											
DRAFTSMAN DATE Ckd. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE													AUTO-INSERTED PARTS LIST FOR -0001			
APPRO. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO.													PART NUMBER LM2309325-5001		REV C	

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST of MATERIAL		ORIGINAL COPY		PAGE 5 of		PART NUMBER LM2309325-5001		REV C				
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER										
0057	00003.000	EA		0972900-7138	NETWORK SN74LS138N	TI -SN74LS138N										
0057A					AB036 CF116 CF126											
0058	00001.000	EA		0801383-0001	NETWORK SN74LS151N											
0058A					AB084											
0059	00001.000	EA		0972669-0001	NETWORK, SN74LS163N											
0059A					AK003											
0060	00004.000	EA		0972900-7175	NETWORK SN74LS175N											
0060A					AK105 BD105 BH105 CF003											
0061	00014.000	EA		0996089-0001	IC, SN74LS240N, LINE DRIVERS	001295-SN74LS240N										
0061A					AF027 AF072 AK023 BD012											
0061B					BD036 EF105 HD003 HD058											
0061C					HD072 HD083 JF094 GF003											
0061D					GF058 AF124											
0062	00002.000	EA		0996089-0002	IC, SN74LS241N, LINE DRIVERS	012955-N74LS241N										
0062A					GF072 HH083											
0063	00004.000	EA		0972668-0001	NETWORK SN74LS251N											
0063A					BD023 CF047 EB126 GB126											
0064	00006.000	EA		0996023-0001	IC, SN74LS259N	TI -SN74LS259N										
DRAFTSMAN DATE Ckd. DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE													AUTO-INSERTED PARTS LIST FOR -0001			
APPRO. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO.													PART NUMBER LM2309325-5001		REV C	

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 6 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0064A					CK058 DD127 DH058 FD116								
0064B					HD126 HH105								
0065	00001.000	EA		0972667-0001	NETWORK, SN74LS279N								
0065A					E8003								
0066	00015.000	EA		0972652-0001	NETWORK SN74LS283N								
0066A					FD012 FD036 FD047 GF014								
0066B					GF036 GF047 HH023 HH036								
0066C					HH047 JB023 JB036 JB047								
0066D					JF023 JF036 JF047								
0067	00001.000	EA		2262022-0009	PROM, 990/12, CLOCK CONTRL 1-B								
0067A					EF072								
0068	00001.000	EA		2262022-0008	PROM, 990/12, CLOCK CNTL 2-A								
0068A					EB072								
0069	00011.000	EA		0996425-0001	IC, SN74LS299N	001295-SN74LS299N							
0069A					AB105 AF005 AF016 AF038								
0069B					AF113 BD114 BD125 CF058								
0069C					DD116 FH023 FH047								
0070	00002.000	EA		0996420-0002	IC, SN74LS374N	001295-SN74LS374N							
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001													
APPD. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 8 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0076	00002.000	EA		0219402-7404	NETWORK SN74S04N								
0076A					BH058 FH093								
0077	00005.000	EA		0219402-7408	NETWORK SN74S08N	TI- -SN74S08N							
0077A					BH116 DD072 DH092 EB081								
0077B					EK091								
0078	00003.000	EA		0219402-7410	IC, SN74S10N								
0078A					BH126 CK038 GF105								
0079	00002.000	EA		0219402-7411	NETWORK SN74S11N								
0079A					EB116 JK026								
0080	00001.000	EA		0219402-7415	NETWORK, SN74S15N SN74S SERIES	001295- SN74S15N							
0080A					CF072								
0081	00003.000	EA		0219402-7420	NETWORK SN74S20N								
0081A					CF038 FH083 FH126								
0082	00002.000	EA		0219402-7430	NETWORK SN74S30N								
0082A					DD012 EF126								
0083	00002.000	EA		0219402-7432	NETWORK SN74S32N	TI- -SN74S32N							
0083A					CK072 CK091								
0084	00001.000	EA		0996851-0001	IC, QUAD POSITIVE-NAND, SN74S38N	-SN74S38N							
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001													
APPD. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 7 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0070A					AF049 AK058								
0071	00003.000	EA		0996769-0001	IC, SN74LS377N, OCTAL, D-TYPE FLIP-FLOP	001295-SN74LS377N							
0071A					FD072 GB003 GB058								
0072	00002.000	EA		0996765-0002	IC, SN74LS669AN, 4-BIT UP/DOWN COUNTERS	001295-SN74LS669AN							
0072A					BH003 GB093								
0073	00021.000	EA		0972654-0001	NETWORK, SN74LS670N								
0073A					EK012 EK023 EK036 EK047								
0073B					GB014 GB023 GB036 GB047								
0073C					GK014 GK023 GK036 GK047								
0073D					HH003 HH012 HH058 JB003								
0073E					JB058 JF003 JF012 JF058								
0073F					JB012								
0074	00010.000	EA		0219402-7400	NETWORK SN74S00N								
0074A					CK003 CK047 DD105 EK081								
0074B					FD094 GF116 GK116 HD094								
0074C					HD105 CF081								
0075	00002.000	EA		0219402-7402	NETWORK SN74S02N	TI -SN74S02N							
0075A					EF060 GK105								
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001													
APPD. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													


TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 9 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0084A					AK072								
0085	00003.000	EA		0219402-7451	NETWORK SN74S51N								
0085A					EF081 GB116 GK072								
0086	00002.000	EA		0219402-7464	NETWORK SN74S64N								
0086A					DH083 EK126								
0087	00002.000	EA		0219402-7465	NETWORK SN74S65N								
0087A					BD072 BH072								
0088	00006.000	EA		0219402-7474	NETWORK SN74S74N								
0088A					CB058 CK081 EF091 EK060								
0088B					HD116 FD105								
0089	00001.000	EA		0219402-7112	NETWORK SN74S112N	TI -SN74S112N							
0089A					DD003								
0090	00001.000	EA		0996849-0001	IC, POSITIVE-NAND GATE, SN74S134N	001295-SN74S134N							
0090A					EK105								
0091	00001.000	EA		0219402-7138	NETWORK SN74S138N								
0091A					GK058								
0092	00001.000	EA		0219402-7139	NETWORK SN74S139N								
0092A					AK115								
DRAFTSMAN DATE CED DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001													
APPD. MFG. DATE APPD. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 10 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0093	0001.000	EA		0219402-7158	NETWORK SN74S158N								
0093A					JB116								
0094	0001.000	EA		0219402-7175	NETWORK, SN74S175N								
0094A					GK083								
0095	00009.000	EA		0996795-0001	IC, SN74S189N 16 X 4-BIT STATIC RAM	012955-SN74S189N							
0095A					AK012 AK036 BH012 BH023								
0095B					BH036 BH047 CB023 CB047								
0095C					GK093								
0096	00006.000	EA		0996046-0001	IC, OCTAL BUFFER/DRIVER SN74S240	TI -SN74S240							
0096A					DH072 HD014 HD036 HM072								
0096B					JF083 FH072								
0097	00004.000	EA		0996063-0001	IC, SN74S241N, LINE DRIVERS	001295-SN74S241N							
0097A					EF023 EF047 HD025 HD047								
0098	00001.000	EA		0219402-7258	NETWORK SN74S258N								
0098A					GF093								
0099	00002.000	EA		0219402-7260	NETWORK SN74S260N								
0099A					AK125 GK003								
0100	00011.000	EA		0996848-0001	IC, SN74S283N 4-BIT FULL ADDER	001295-SN74S283							
DRAFTSMAN DATE CEO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001 APP'D. MFG. DATE APP'D. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 12 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0107A					JF116								
0108	00001.000	EA		0972141-0029	NETWORK, RES. 330 OHM 2 X 14 PIN DIP	BEC - 899-1-R330							
0108A					HM116								
0109	00002.000	EA		0972946-0025	RES FIX 22.0 OHM 5 X .25 W CARBON FILM	ROH - P-25							
0109A					HK067 JF067								
0110	00002.000	EA		0972946-0065	RES FIX 1.0K OHM 5X .25 W CARBON FILM	ROH - R-25							
0110A					BB095 BB096								
0111	00001.000	EA		2211400-0001	JUMPER, ZERO-OHM RESISTOR	SEE TI- DRAWING							
0111A					BF083								
0112	00001.000	EA		0972946-0045	RES FIX 150 OHM 5 X .25 W CARBON FILM	SEE TI- DRAWING							
0112A					HJ134								
0113	00001.000	EA		0972946-0081	RES FIX 4.7K OHM 5 X .25 W CARBON FILM	ROH - P-25							
0113A					HJ133								
0114	00001.000	EA		0539370-0334	RES FIX FILM 294 OHM 1X .25 WATT	COR - NA55							
0114A					AF095								
0115	00001.000	EA		0539370-0347	RES FIX FILM 402 OHM 1X .25 WATT	COR - NA55							
0115A					AF097								
0116	00001.000	EA		0539374-0414	RES FIX FILM 2.00K OHM 1X .25 WATT	COR - NC5							
DRAFTSMAN DATE CEO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001 APP'D. MFG. DATE APP'D. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													

TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 11 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0100A					DH012 DH023 DH036 DH047								
0100B					EK072 FD003 FD023 FD058								
0100C					FH003 FH058 GF023								
0101	00005.000	EA		0972637-0001	NETWORK, 74S299 SERIAL/PARALLEL CONVERTER								
0101A					EB012 EB023 EB036 EB047								
0101B					EB091								
0102	00002.000	EA		0996307-0001	IC, SN74S373, OCTAL D, FLIPFLOP	TI -SN74S373							
0102A					FD083 JB083								
0103	00008.000	EA		0996201-0001	IC, SN74S374N, EDGE-TRIGGERED FLIP-FLOPS	TI -SN74S374N							
0103A					CB012 CB036 DH105 EB058								
0103B					EF012 EF034 FH012 FH034								
0104	00002.000	EA		0972141-0041	NETWORK, RES. 1.0 K OHM 2 X 14 PIN DIP	BEC - 899-1-R1.0K							
0104A					AK047 JF106								
0105	00001.000	EA		2210162-0001	NETWORK, RES LINE TERMINATION 5X, 330/4700	073138-899-5-R330/470							
0105A					JB072								
0106	00002.000	EA		0972007-1470	NETWORK, RES., 14 PIN, 47 OHM, 2X, 7 ELEMENT								
0106A					JB105 JF072								
0107	00001.000	EA		0972037-2390	NETWORK, RES 390 OHM 2X 16PIN BELEMENT SEE TI- DRAWING								
DRAFTSMAN DATE CEO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001 APP'D. MFG. DATE APP'D. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													


TEXAS INSTRUMENTS INCORPORATED		DATE 01/26/83		LIST OF MATERIAL		ORIGINAL COPY		PAGE 13 of		PART NUMBER LM2309325-5001		REV C	
PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER							
0116A					AF093								
0117	00001.000	EA		0539374-0391	RESISTOR, FXD, FILM, 1.15 K OHMS, 1/4W, 1X	024546-							
0117A					BF080								
0118	00001.000	EA		0539370-0567	RES FIX FILM 78.7K OHM 1X .25 WATT	COR - NA55							
0118A					BF082								
0119	00001.000	EA		0972946-0019	RES FIX 12.0 OHM 5 X .25 W CARBON FILM	ROH - R-25							
0119A					AF085								
0120	00001.000	EA		0972946-0109	RES FIX 68 K OHM 5 X .25 W CARBON FILM	ROH - R-25							
0120A					HJ132								
0121	00002.000	EA		0972946-0054	RES FIX 360 OHM 5 X .25 W CARBON FILM	ROH - R-25							
0121A					AF084 AF086								
0123	00001.000	EA		0972932-0001	DIODE 1N914B	SEE TI- DRAWING							
0123A					AF087								
0124	00001.000	EA		0972655-0001	NETWORK, SN74S132N								
0124A					GB072								
DRAFTSMAN DATE CEO DRAFTSMAN DATE DESIGN ENGINEER DATE TITLE AUTO-INSERTED PARTS LIST FOR -0001 APP'D. MFG. DATE APP'D. PROJECT ENGINEER DATE RELEASED DATE PROJECT NO. PART NUMBER REV LM2309325-5001 C													






















2309327 7  
 D 96214 2309327  
 SHEET 7




TEXAS INSTRUMENTS	DATE: 5-7-82	DESIGN NO: D:96214	PROJECT NO: 2309327
			SHEET 8







TEXAS INSTRUMENTS	REV. 5-7-66	D 96214	2309327	REV.
			SHEET 10	



2309327 11  
 2309327 11  
 2309327 11




DESIGNED BY	DATE	REV	PROJ NO	SHEET
J. Volp	5-10-82		D96214	2309327
TAVES INSTRUMENTS		SHEET 12		




BASE SELECTION LOGIC

DATE	5-10-82	SIZE / PITCH NO.	D96214	DRAWING NO.	2309327	REV.	
DESIGNED BY		CHECKED BY		DATE		REV.	
TEXAS INSTRUMENTS				13			








TEXAS INSTRUMENTS	DATE: 5-10-82	NO. 96214	2309327	REV. 14
-------------------	---------------	-----------	---------	---------





TRANSFORMATIONS	REV. 15	DATE	2309327
DESIGNER	REV. 15	DATE	2309327
DRAWN	REV. 15	DATE	2309327
CHECKED	REV. 15	DATE	2309327
























TEXAS INSTRUMENTS	REV. 5-11-82	D 96214	2309327	SHEET 22
-------------------	--------------	---------	---------	----------














2309327  
 D96214  
 2309327




TEXAS INSTRUMENTS	REV. 10-62	D.96214	2309327
			SHEET 28









D:96214 2309327  
 SHEET 33




58-88 D96214 2309327



DESIGNED BY	DATE	REV	NO.	REV
TXAS INSTRUMENTS	3-12-82	D 96214	2309327	32
SHEET		32		



2309327 33  
 D06214 2309327  
 SCALE SHEET 23



SMT/IZ BLOCK DIAGRAM AND DATA FLOW

TEXAS INSTRUMENTS	PROJECT	D 96214	73093Z
	DATE		SHEET 24

# Alphabetical Index

## Introduction

---

### HOW TO USE INDEX

The index, table of contents, list of illustrations, and list of tables are used in conjunction to obtain the location of the desired subject. Once the subject or topic has been located in the index, use the appropriate paragraph number, figure number, or table number to obtain the corresponding page number from the table of contents, list of illustrations, or list of tables.

### INDEX ENTRIES

The following index lists key words and concepts from the subject material of the manual together with the area(s) in the manual that supply major coverage of the listed concept. The numbers along the right side of the listing reference the following manual areas:

- Sections — Reference to Sections of the manual appear as “Sections x” with the symbol x representing any numeric quantity.
- Appendixes — Reference to Appendixes of the manual appear as “Appendix y” with the symbol y representing any capital letter.
- Paragraphs — Reference to paragraphs of the manual appear as a series of alphanumeric or numeric characters punctuated with decimal points. Only the first character of the string may be a letter; all subsequent characters are numbers. The first character refers to the section or appendix of the manual in which the paragraph may be found.
- Tables — References to tables in the manual are represented by the capital letter T followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the table). The second character is followed by a dash (-) and a number.

Tx-yy

- Figures — References to figures in the manual are represented by the capital letter F followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the figure). The second character is followed by a dash (-) and a number.

Fx-yy

- Other entries in the Index — References to other entries in the index preceded by the word “See” followed by the referenced entry.

- A Bus ..... 1.3.3
  - Buffer ..... 1.3.3.6
  - Four-to-One Data Selector ..... 1.3.3.5
  - Register ..... 1.3.3.2
  - BTL Buffer ..... 1.3.3.7
  - Zero Right Byte Generator ..... 1.3.3.11
- Address:
  - Bus ..... 1.3.6
  - Development ..... 1.4.11.1
  - Multiplexer ..... 1.3.3.1
  - Transceivers ..... 1.3.5.2
- Applications:
  - CRU ..... 1.4.9.1
  - TILINE ..... 1.4.10.1
- Arithmetic Logic Unit (ALU) ..... 1.3.1
- Arithmetic Unit (AU) Board ..... F1-1
- Functional Block Diagram ..... F1-2
- Functional Description ..... 1.3
- AU Board to SMI Board
  - Interface Pins ..... T1-1
- B Bus ..... 1.3.4
- B Bus to C Bus Interconnect ..... 1.3.4.4
- Base Register Selection ..... 1.4.11.2
- Bit Select Bits, CRU ..... 1.4.8.1
- Block Diagram:
  - FVS ..... F2-2
  - Memory Mapping ..... F1-18
- Breakpoint System ..... F1-8, 1.4.2
- Buffered TILINE Bus ..... 1.3.7
- Byte Reverse and Sign
  - Extension Logic ..... 1.3.5.3
- C Bus ..... 1.3.5
  - Source, General Register File as a ..... 1.3.5.1
- Central Processor Troubleshooting
  - Procedures ..... 2.6
- Communications Register Unit
  - (CRU) Interface ..... 1.4.9
- CONSBITD and CONSCRUI, Serial
  - Data Lines ..... 1.4.8.4
- CONSCLK— Signal ..... 1.4.8.2
- CONSCRUI, Serial Data Lines
  - CONSBITD and ..... 1.4.8.4
- CONSEL— Signal ..... 1.4.8.3
- Counter K Data Selector and
  - Counter K ..... 1.3.3.4
- Counters I and J ..... 1.3.3.3
- CPU Checkout Procedures ..... 2.5
- CRU:
  - Applications ..... 1.4.9.1
  - Bit Assignments, System
    - Error Interrupt ..... T1-3
  - Bit Select Bits ..... 1.4.8.1
  - Interface Signals ..... 1.4.9.2, T1-5
- Diagnostic Overlay Guidance
  - System Software ..... 2.4
- Diagnostic Register ..... 1.4.7, F1-13
- Displacement Bits Generator ..... 1.3.3.10
- Displays and Indicators, FVS
  - Vacuum Chamber ..... T2-1
- Error Interrupt Trace Memory ..... F1-11, 1.4.5
- FAULTLED— Signal ..... 1.4.8.6
- Fields of the ROM Control Store or
  - WCS Microcode Word ..... F1-4
- Functional Block Diagram:
  - AU Board ..... F1-2
  - SMI Board ..... F1-6
- Functional Description:
  - AU Board ..... 1.3
  - SMI Board ..... 1.4
- Functional Diagram:
  - Error Interrupt Trace Memory ..... F1-11
  - Loader and Self-Test ROM,
    - Simplified ..... F1-7
  - SN74S481 ..... F1-3
  - System Error Interrupt Level 2 ..... F1-9
  - 12-Millisecond Test Clock
    - Interrupt ..... F1-12
- Functional Verification
  - System (FVS) ..... (See FVS)
- FVS:
  - Block Diagram ..... F2-2
  - Description ..... 2.2
  - Diagnostic Testing Procedures ..... 2.5.2
  - Initial Turn-On Procedures ..... 2.5.1
  - Operational Characteristics ..... 2.3
  - Vacuum Chamber Assembly
    - Controls and Test Points:
      - Left Side ..... T2-3, F2-5
      - Right Side ..... T2-2, F2-4
  - Vacuum Chamber Displays and
    - Indicators ..... T2-1, F2-3
  - 990/12 LR Operating System
    - Recovery ..... 2.5.3
- General Register File ..... 1.3.3.9
  - C Bus Source ..... 1.3.5.1
- Interface:
  - AU to SMI Board ..... 1.2
  - Communications Register
    - Unit (CRU) ..... 1.4.9
  - Programmer Panel ..... 1.4.8, F1-15
  - Signals:
    - CRU ..... 1.4.9.2, T1-5
    - Programmer Panel ..... F1-14
    - TILINE ..... 1.4.10.3, F1-16
- Interrupt Level Data ..... T1-4
- Interrupt Logic Description ..... 1.4.4
- Literal Latch ..... 1.3.3.13
- Loader and Self-Test ROM ..... 1.4.1, F1-7
- Map:
  - File Loading ..... 1.4.11.4

Selection .....	1.4.11.3
Mapped Address Development .....	F1-19
Mapping, TPCS .....	1.4.11.6
Masking .....	1.4.4.1
Master Devices Priority	
Interconnection, TILINE .....	F1-17
Master-Slave Concept .....	1.4.10.2
Memory:	
Data Output Latch .....	1.3.3.8
Format of Mapping Parameters .....	F1-20
Management and Protection .....	1.4.11.5
Mapping .....	F1-18, 1.4.11
Protect Decode of Limit Register	
Parameter Words .....	T1-8
Microcode Instructions .....	1.3.2
Parity Generator .....	1.3.3.12
Pins, AU Board to SMI	
Board Interface .....	T1-1
Pin Functions, SN74S481 .....	T1-2
Priority Interrupt Level	
Encoder .....	1.4.4.2, F1-10
Programmer Panel:	
Interface .....	1.4.8, F1-15
Interface Signals .....	F1-14
PWRLEDA— Signal .....	1.4.8.5
RESTART— Signal .....	1.4.8.8
RUNLED— Signal .....	1.4.8.7
Selection, Map .....	1.4.11.3
Self-Test ROM, Simplified Functional	
Diagram of Loader and .....	F1-7
Serial Data Lines CONSBITD	
and CONSCRUI .....	1.4.8.4
Signal:	
CONSCLK— .....	1.4.8.2
CONSEL— .....	1.4.8.3
FAULTLED— .....	1.4.8.6
PWRLEDA— .....	1.4.8.5
RESTART— .....	1.4.8.8
RUNLED— .....	1.4.8.7
Simplified Functional Diagram:	
Breakpoint System .....	F1-8
Loader and Self-Test ROM .....	F1-7
SMI Board:	
Functional Block Diagram .....	F1-6
Functional Description .....	1.4
SN74S481:	
Functional Diagram .....	F1-3
Pin Functions .....	T1-2
Status Multiplexer .....	1.3.4.1
Status or > 02 Constant to	
B Bus Selector .....	1.3.4.3
Status Register .....	1.3.4.2
System Error Interrupt CRU	
Bit Assignments .....	T1-3
System Error Interrupt Level 2 .....	1.4.3
Functional Diagram .....	F1-9
System Mapping Interface	
(SMI) Board .....	F1-5
Test Clock, 12-Millisecond .....	1.4.6
TILINE:	
Access Controller .....	1.4.10.4
Access Controller Signal	
Definitions .....	T1-7
Applications .....	1.4.10.1
Interface Signals .....	1.4.10.3, F1-16
Logic .....	1.4.10
Master Devices Priority	
Interconnection .....	F1-17
Signal Definitions .....	T1-6
TPCS Mapping .....	1.4.11.6
Transceivers, Address .....	1.3.5.2
Troubleshooting Procedures,	
Central Processor .....	2.6
Vacuum Chamber Assembly Controls	
and Test Points, FVS:	
Left Side .....	F2-5, T2-3
Right Side .....	F2-4, T2-2
Vacuum Chamber Assembly	
Displays and Indicators, FVS .....	T2-1, F2-3
Workspace Cache .....	1.3.3.14





FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES


**BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 7284 DALLAS, TX

POSTAGE WILL BE PAID BY ADDRESSEE

**TEXAS INSTRUMENTS INCORPORATED**  
DIGITAL SYSTEMS GROUP

ATTN: TECHNICAL PUBLICATIONS  
P.O. Box 2909 M/S 2146  
Austin, Texas 78769



FOLD