

# TEXAS INSTRUMENTS

*Improving Man's Effectiveness Through Electronics*

## Model 960 Computer Communications Register Unit Interval Timer Module User's Manual

MANUAL NO. 966374-9701  
ORIGINAL ISSUE 15 DECEMBER 1972  
REVISED AND REISSUED 15 APRIL 1977  
INCLUDES  
CHANGE 1 . . . . . 1 DECEMBER 1978

**Digital Systems Division**



The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein are the exclusive property of Texas Instruments Incorporated.

## LIST OF EFFECTIVE PAGES

INSERT LATEST CHANGED PAGES DESTROY SUPERSEDED PAGES

Note: The portion of the text affected by the changes is indicated by a vertical bar in the outer margins of the page.

Model 960 Computer Communications Register Unit Interval Timer Module User's Manual (966374-9701)

Original Issue . . . . .15 December 1972  
 Revised and Reissued . . . . .15 April 1977 (ECN 419756)  
 Change 1 . . . . .1 December 1978 (ECN 419619)

Total number of pages in this publication is 78 consisting of the following:

PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.
Cover					
Effective Pages					
iii - vi					
1-1 - 1-3.					
1-4					
1-5 - 1-6.					
2-1 - 2-6.					
3-1 - 3-2.					
4-1 - 4-10.					
5-1 - 5-2.					
6-1 - 6-2.					
6-3 - 6-22.					
7-1 - 7-2.					
8-1 - 8-14.					
Index-1 - Index-4.					
User's Response					
Business Reply					
Cover Blank					
Cover					



## PREFACE

This manual describes the installation, use, operation, and maintenance of the Interval Timer Module with Texas Instruments' Models 960A and 960B computers. Assembly language programmers, system designers and maintenance personnel will find the information in this manual useful.

The Interval Timer Module interfaces with the 960 series of computers through the Communications Register Unit (CRU). A basic knowledge of this interface is assumed and can be reviewed in the *Model 960 Computer Communications Register Unit Manual* (Manual Number 966313-9701) furnished with each system. Detailed descriptions of CRU input and output instructions are found in the *Model 960 Computer Assembly Language Programmer's Reference Manual* (Manual Number 942779-9701). That manual also describes assembly language programming and input/output techniques. Central Processing Unit (CPU) memory and bootstrap loader initialization are described in the *Model 960 Computer Installation Procedure* (Manual Number 942767-9701).

Information about the Model 960A and Model 960B computers can be found in the following manuals:

Manual Number	Title
226750-9707	<i>Model 960A Computer Maintenance Manual: Parts List and Assembly Drawings, Volume VII</i>
226750-9708	<i>Model 960A Computer Maintenance Manual: Electrical Drawings, Volume VIII</i>
942773-9704	<i>Model 960B Computer Maintenance Manual: Parts List and Assembly Drawings</i>
942773-9705	<i>Model 960B Computer Maintenance Manual: Electrical Drawings</i>
958953-9701	<i>Central Processing Unit Performance Assurance Tests for the Model 960 Computer</i>
942779-9701	<i>Model 960 Computer Assembly Language Programmer's Reference Manual</i>



## TABLE OF CONTENTS

Paragraph	Title	Page
<b>SECTION I. GENERAL DESCRIPTION AND INSTALLATION</b>		
1.1	General Description . . . . .	1-1
1.2	Installation . . . . .	1-2
1.2.1	Time Base Selection . . . . .	1-2
1.2.2	Slot Location . . . . .	1-2
1.2.3	Installation Procedure . . . . .	1-4
<b>SECTION II. OPERATING INSTRUCTIONS</b>		
2.1	General . . . . .	2-1
2.2	Programming Considerations . . . . .	2-1
2.2.1	Power-Up Considerations . . . . .	2-2
2.2.2	Interrupt Servicing . . . . .	2-2
<b>SECTION III. UNIT SPECIFICATION</b>		
<b>SECTION IV. INTERFACE AND MODULE SPECIFICATION</b>		
4.1	General . . . . .	4-1
4.2	CPU Interface . . . . .	4-1
4.2.1	Connector Pin Assignments . . . . .	4-2
4.2.2	Module and Line Addressing . . . . .	4-2
4.2.3	Control and Transfer of Data . . . . .	4-4
4.2.4	CRU Input/Output Instruction Format . . . . .	4-4
4.2.5	CRU Input Transfer of Data and Instructions . . . . .	4-4
4.2.6	CRU Output Transfer of Data and Instructions . . . . .	4-6
4.3	Theory of Operation . . . . .	4-7
4.3.1	Addressing . . . . .	4-7
4.3.2	Interrupts . . . . .	4-7
4.3.3	Time Interval Generation . . . . .	4-9
<b>SECTION V. MAINTENANCE</b>		
5.1	General . . . . .	5-1
5.2	Performance Demonstration Tests . . . . .	5-1
5.3	Fault Isolation . . . . .	5-1
5.3.1	Fault Isolation, Module Level . . . . .	5-1
5.3.2	Fault Isolation, Component Level . . . . .	5-1
<b>SECTION VI. DRAWINGS</b>		
6.1	General . . . . .	6-1
<b>SECTION VII. LOGIC IMPLEMENTATION LIST</b>		




---

**TABLE OF CONTENTS (Continued)**

Paragraph	Title	Page
<b>SECTION VIII. PERFORMANCE DEMONSTRATION TEST</b>		
8.1	General . . . . .	8-1
8.2	PDT Description . . . . .	8-1
8.2.1	Introduction . . . . .	8-1
8.2.2	Equipment Configuration . . . . .	8-1
8.2.3	Data Structure . . . . .	8-1
8.2.4	Program Structure . . . . .	8-1
8.2.5	Support Programs . . . . .	8-2
8.2.6	Input . . . . .	8-2
8.2.7	Output . . . . .	8-2
8.2.8	Restrictions . . . . .	8-2
8.2.9	Loading Procedures . . . . .	8-3
8.2.10	Control Features . . . . .	8-3

**LIST OF ILLUSTRATIONS**

Figure	Title	Page
1-1	Interval Timer Module . . . . .	1-1
1-2	Time Base Interval Adjustments . . . . .	1-4
1-3	CRU Mechanical Configurations . . . . .	1-5
2-1	Assembler Directives . . . . .	2-3
2-2	Timer Initialization Example . . . . .	2-4
2-3	Timer Update Example . . . . .	2-5
4-1	Interval Timer Block Diagram . . . . .	4-1
4-2	Module Connector Pin Arrangement . . . . .	4-4
4-3	Interrupt Storage Flip-Flop Logic . . . . .	4-8
4-4	Interval Timer Register Loading Logic . . . . .	4-8

**LIST OF TABLES**

Table	Title	Page
1-1	Interval Timer Module Configurations . . . . .	1-3
1-2	Interval Timer Module Specifications . . . . .	1-3
1-3	Time Interval Jumper Configurations . . . . .	1-3
2-1	CRU Bit Functions for the Interval Timer . . . . .	2-1
2-2	Relationships Between Real Time and the Counter Values . . . . .	2-6
4-1	CPU Interface Signals . . . . .	4-2
4-2	Interval Timer Module Connector Pin Assignments . . . . .	4-3
5-1	Required Test Equipment . . . . .	5-2



## SECTION I

## GENERAL DESCRIPTION AND INSTALLATION

## 1.1 GENERAL DESCRIPTION

The Interval Timer Module (figure 1-1) supplies real-time information to the operating system software. A 1, 2, 4, or 8 millisecond (ms) time base can be selected by the user. The module contains a 14-bit program-loadable counter (16,384 maximum counts) that decrements at a rate specified by the time base. An interrupt is issued when the counter reaches zero; however, the counter continues to decrement past zero to prevent the loss of counts.




Figure 1-1. Interval Timer Module



There are four configurations of the module available and their differences (the time base) are shown in table 1-1.

Normally, one interval timer per system is adequate. However, additional Interval Timer Modules can be added if additional time bases are required. The modules can be inserted in any CRU port.

The count-down logic of the base module clock supplies free-running clock signals to the top-edge connector of the module. The basic interval timer has a 4.096 MHz clock that is divided down to provide the user selected time base. The top-edge connector clock signals represent the binary multiples of 8 ms divided by 8192 (0.997 microseconds). For example, the limits and several signals from the range of outputs are:

8/8192, 8/4096, 8/2048, . . . , 1, 2, 4, and 8 ms (upper limit)

These clock outputs are available for module test; however, they can also be used by other elements of the system.

The module characteristics are summarized in table 1-2.

## 1.2 INSTALLATION

Installation of the Interval Timer Module involves time base selection, slot selection, and, possibly, attaching a cable between the top-edge connector of the module and a system component. The following paragraphs provide the detailed information for time base and slot selection. Table 4-1 describes the pin assignments for the top-edge connector and should be referenced when specifying the cable connections for routing the interval timer clock output to an external system device. These considerations are summarized in the installation procedure.

**1.2.1 TIME BASE SELECTION.** Time base increments of 1, 2, 4, and 8 ms are available. These time increments are selectable by jumpers as listed in table 1-3.

Jumpers are connected between staked terminals using a 20- to 30-watt soldering iron and 22 to 26 gauge, single conductor, insulated wire. Figure 1-2 shows an Interval Timer Module jumpered for a 1 ms time base. The PAM and PAM/D monitors usually use a timer jumpered for a 1 millisecond time base.

**1.2.2 SLOT LOCATION.** The Interval Timer Module can be installed in any CRU location. These locations are:

- Standard Internal Ports (computer chassis locations EF0, EF1, EF2 and EF3)
- Internal Expansion Ports (computer chassis locations EF4 through EFF)
- External Expansion Ports (expansion chassis locations)

Figure 1-3 illustrates the connections required to generate the module in any of these locations.

The location of the module within the computer chassis or within an expansion chassis determines the CRU base address that the module recognizes. Therefore, before selecting a chassis location for the module, determine the address that the software handling routine expects the module to recognize. PAM and PAM/D systems generally expect the Interval Timer Module to be located in slot marked EF3 on the escutcheon (usually referred to as slot '0F30').

**Table 1-1. Interval Timer Module Configurations**

Part Number	Description
214114-0001	Interval timer 1 ms time base
214114-0002	Interval timer 2 ms time base
214114-0003	Interval timer 4 ms time base
214114-0004	Interval timer 8 ms time base

**Table 1-2. Interval Timer Module Specifications**


Characteristic	Specification
Resolution:	1, 2, 4, or 8 milliseconds (selected by wire jumper)
Maximum Count:	16,384 time increments
Interrupt:	At count = 0 timer causes interrupt, but continues to count negative to prevent any loss of real-time due to interrupt servicing by the computer.
Maximum Time Interval Measured:	Unlimited. Software can load the timer at periodic intervals to keep time indefinitely.
Power Requirements:	+5.0 Vdc @ 0.5A

**Table 1-3. Time Interval Jumper Configurations**

Time	Jumper*
1 ms	E3-E5
2 ms	E4-E5
4 ms	E2-E5
8 ms	E1-E5

\*E1, E2, E3, E4, and E5 are terminals staked to the module.





132093 (960-1274-6-4)

Figure 1-2. Time Base Interval Adjustments

**1.2.3 INSTALLATION PROCEDURE.** After determining the modules location and installing the proper jumper for the selected time base, perform the following steps for installation:

1. Set the ON/OFF (CPU power) switch, on the power supply, to the OFF position.
2. Plug the module into the selected chassis location with the component side of the board facing the front of the computer chassis or facing the buffer board in an expansion chassis.


#### NOTE

Custom cables can be assembled for special application by ordering cable connector and cover (TI part no. 217081-0001) for cables 9.5 mm (3/8-inch) or less; for cables 12.7 mm (1/2-inch) or less, TI part no. 217081-0002 is available. These connectors mate with the 72-pin edge connector on the top edge of the module.

3. If required, connect the custom cable between the interval timer and the system component to receive free-running clocks.
4. Set the ON/OFF (CPU power) switch, on the power supply, to the ON position.
5. Perform the Performance Demonstration Test (PDT) for the Interval Timer Module (described in Section VIII).
6. Installation is complete after successful completion of the PDT. Refer to the maintenance section if the test fails to execute properly.



9663749701



(A)130726A

Figure 1-3. CRU Mechanical Configurations

1-5/1-6

Digital Systems Division



## SECTION II

### OPERATING INSTRUCTIONS

#### 2.1 GENERAL

Operation of the Interval Timer Module consists entirely of the programming required to initialize, control, and read the timer counter. The CRU instructions such as SETB, BBNE, XBNE, TSBX, LDCR, and STCR are used to implement software routines to handle the Interval Timer Module. CRU instruction formats are included in Section IV.

The interface between the computer and the Interval Timer Module consists of 16 input lines and 16 output lines. Individual bits (lines) or fields of 2 to 16 bits are addressed using CRU instructions. The significance of each input and output line is summarized in table 2-1.

#### 2.2 PROGRAMMING CONSIDERATIONS

The Interval Timer Module is loaded with a count through program control. This count is decremented at a rate determined by the time base (selected by jumpers on the module). When the count reaches zero, an interrupt request is issued. For example, if an interrupt is needed every 100 milliseconds (ms) and the time base decrements the counter every 1 ms, the counter is initially loaded with a count of 100. This interrupt, that occurs every 100 ms, could be used to increment a memory location specifying time in milliseconds. Then other instructions could test this location for updating second, hour; day, month, and year information.

Table 2-1. CRU Bit Functions for the Interval Timer

CRU Output Bit Address*	Function	CRU Input Bit Address*	Function
0	0=Clear Interrupt 1=Set Interrupt	0	Timer Interrupt Status: 1=Interrupt
1	} 14-Bit Counter Initialization Value from CPU – Bit 1 is LSB	1	} 14-Bit Dynamic Count – Bit 1 is LSB
.		.	
.		.	
.		.	
14		14 MSB	
15	1/0 Start/Stop Control	15	Not Used – Always=0

\*Add the CRU port address for actual program address.



If the interrupt request is not processed and the timer is not either reloaded or stopped, the counter continues to decrement at the specified rate past zero. After passing zero the value would appear to be negative if read using the STCR instruction to read bits 1-74. The most significant bit read (bit 14) determines the sign assigned to the counter value.

The programming considerations for loading and reading the Interval Timer counter are described and illustrated in the following paragraphs. The programming examples require the assembler directive statements shown in figure 2-1.

**2.2.1 POWER-UP CONSIDERATIONS.** For the undefined condition of the Interval Timer counter following a power-up sequence, the timer should be stopped and reset to a non-zero value  $N$ . The number  $N$  multiplied by the selected timer interval is the interval to be measured. Clear the Interval Timer interrupt request because an interrupt may be pending due to power transients during power up. The counter must be non-zero before resetting the timer interrupt request, or otherwise, the interrupt request will not be reset. Start the Interval Timer to measure the specified interval. The sequence of instructions to accomplish this initialization function is shown in figure 2-2.

**2.2.2 INTERRUPT SERVICING.** Timer servicing is required when the counter has been decremented to (or past) zero and has issued an interrupt request. In this case the timer generally is not stopped. The dynamic value in the counter is read until two consecutive values are identical. This is necessary because the timer counter and the CPU have asynchronous clocks. The value  $N$ , that defines the specified interval, is added to the present counter value; the sum  $S$  is then tested to confirm a positive value (not zero or negative). If the value is not positive, then an interval longer than the interval being measured has elapsed since the interval timer interrupt request occurred. A long interval can result, for example, because of CRU interrupt requests being masked for an extended period of time.  $N$  is added to the sum  $S$ , consecutively, until the value is finally positive. If a memory location is being used to record the number of  $N$  duration intervals, then the program would increment this location each time the value  $N$  was added to the sum. The final positive sum  $S$  ( $0 < \text{sum} \leq N$ ) is now loaded into the Interval Timer counter. The Interval Timer interrupt request is then cleared and CRU interrupt requests are enabled. The coding of a typical Interrupt Timer read and update routine is shown in figure 2-3.

An error is possible using this technique. One basic timing interval (jumper selected) is lost if the counter changes between the read of the counter and the program load of a new timer count. Thus, if the timer is jumpered for a basic interval of 1 ms and the program selects an interval of 100 ms, the worst case error is 1 percent. This is a low probability event, since the timer handler routine usually requires less than 100 microseconds to execute.

Table 2-2 indicates the relationship between elapsed time and counter values. Note in particular the problem caused by a long-term duration between the interrupt and the read of the counter (last column in the table). In this latter case the counter has decremented more than  $2063_{16}$  counts. When the basic program count of  $64_{16}$  is added, the result is positive and consequently only 100 (decimal) is added to the millisecond counter. The actual elapsed time was 8.393 seconds.



966374-9701

TI 960/980 ASSEMBLY CODING FORM

LABEL		OPER	OPERAND				COMMENTS																																																																																																																																																																																																																																								
1	6	8	11	13	17	21	25	26	30	35	40	45	50	55	60																																																																																																																																																																																																																																
M	A	S	K	E	D	E	Q	U	X	'	0	1	C	0	'																																																																																																																																																																																																																																
C	R	U	D	A	T	E	Q	U	4							C	R	U	D	A	B	A	S	E	R	E	G	I	S	T	E	R																																																																																																																																																																																																															
C	R	U	A	D	R	E	Q	U	7							C	R	U	A	D	D	R	E	S	S	B	A	S	E	R	E	G	I	S	T	E	R																																																																																																																																																																																																										
S	L	O	T	E	Q	U	X	'	0	F	3	0	'							C	R	U	T	I	M	E	R	L	O	C	A	T	I	O	N	-	S	L	O	T	E	F	3																																																																																																																																																																																																				
P	R	B	A	S	E	E	Q	U	5							P	R	O	C	E	D	U	R	E	B	A	S	E	R	E	G	I	S	T	E	R																																																																																																																																																																																																											
T	E	M	P	E	Q	U	1							T	E	M	P	O	R	A	R	Y	S	T	O	R	A	G	E	R	E	G	L	O	C	8	1																																																																																																																																																																																																										
T	E	M	P	1	E	Q	U	X	'	8	1	'							T	E	M	P	O	R	A	R	Y	S	T	O	R	A	G	E	R	E	G	L	O	C	8	1																																																																																																																																																																																																					
T	E	M	P	2	E	Q	U	X	'	8	2	'							T	E	M	P	O	R	A	R	Y	S	T	O	R	A	G	E	R	E	G	L	O	C	8	2																																																																																																																																																																																																					
E	Q	U	A	L	E	Q	U	1	1																																																																																																																																																																																																																																						
S	Y	S	C	L	K	E	Q	U	1	0	0							V	A	L	U	E	U	S	E	D	T	O	S	P	E	C	I	F	Y	I	N	T	E	R	V	A	L																																																																																																																																																																																																				
															B															I															T															S															E															G															M															E															N															T															I															O															N															S																													
S	S	C	O	N	C	O	N	1	5							C	R	U	B	I	T	1	5	,	S	T	A	R	T	/	S	T	O	P	C	O	N	T	R	O	L																																																																																																																																																																																																						
C	O	U	N	T	C	O	N	1	,	1	4							C	O	U	N	T	E	R	C	R	U	L	O	C	A	T	I	O	N	I	N	/	O	U	T																																																																																																																																																																																																						
I	N	T	R	P	T	C	O	N	0							C	R	U	B	I	T	0	,	I	N	T	E	R	R	U	P	T	S	E	T	/	C	L	E	A	R																																																																																																																																																																																																						
PROGRAM															PROGRAMMED BY															CHARGE															PAGE															OF																																																																																																																																																																																			

(A)132094

Figure 2-1. Assembler Directives



966374-9701

TI 960/980 ASSEMBLY CODING FORM

LABEL		OPER	OPERAND				COMMENTS								
1	6	8	11	13	17	21	25	26	30	35	40	45	50	55	60
TIMER		LDS		PCVST							MASK	INTERRUPTS			
*															
START		LA		CRUDAT		SYSCLK					SET	UP	BASE	REGISTERS	- DATA
		LA		CRUADR		SLOT									- ADDRESS
		LA		PRBASE		TIMER									- PROGRAM
*															
		SETB		SSCON		0					STOP	COUNTER			
		LDCR		COUNT		SYSCLK					INITIALIZE	INTERVAL	COUNTER		
		SETB		INTRPT		0					RESET	A	PENDING	INTERRUPT	
		LA		TEMP		0					GET	ZERO	VALUE	TO	STORE
		ST		TEMP		MILSEC					MILLISECOND	SECOND	MINUTE		
		ST		TEMP		SEC					HOUR	DAY	AND	YEAR	COUNTER
		ST		TEMP		MINUTE					LOCATIONS				
		SETB		SSCON		1					START	COUNTER			
PCVST		DATA		START		MASKED					START	VECTOR			
MILSEC		DATA		0							LOCATIONS	>	MILLESECONDS		
SEC		DATA		0							CONTAINING	>	SECONDS		
MINUTE		DATA		0							ELAPSED	>	MINUTES		
PROGRAM				PROGRAMMED BY				CHARGE				PAGE		OF	

(A)132095A

Figure 2-2. Timer Initialization Example



966374-9701

TI 960/980 ASSEMBLY CODING FORM

LABEL		OPER		OPERAND				COMMENTS											
1	6	8	11	13	17	21	25	26	30	35	40	45	50	55	60				
		LA		CRUDAT	,	0					SET	DATE	BASE	TO	ZERO	FOR			
*											REFERENCING	REGISTER	FILE						
READ		STCR		COUNT	,	TEMP1					READ	INTERVAL	TIMER	COUNTER					
		STCR		COUNT	,	TEMP2							TWICE						
		CRL		TEMP	,	TEMP2					COMPARE	READS							
		BC		EQUAL	,	\$+4					IF	EQUAL	,	THEN	COUNT	VALID			
		B		READ							READ	AGAIN	,	COUNTER	CHANGED				
*											DURING	READ	OPERATION						
INCR		AA		TEMP	,	SYSCLK					ADD	BASIC	TIME	OUT	PERIOD	TO			
*											VALUE	READ							
		CMI		(TEMP1	,	CRUDAT)	,	0			IS	THE	REGISTER	VALUE	POSITIVE				
		B		\$+4							NO	,	GO	INCR	MILLISEC	COUNT			
		B		LOAD							YES	,	GO	TO	END	SEQUENCE			
		AMI		MILSEC	,	SYSCLK					NO	,	INCREMENT	MILLEC	COUNT				
		B		INCR							NOW	REPEAT-	INCR	&	TEST				
LOAD		LDCR		COUNT	,	TEMP1					LOAD	INTERVAL	TMR	COUNTER					
		SETB		INTRPT	,	0					RESET	INTERRUPT							
		AMI		MILSEC	,	SYSCLK					INCREMENT	MILLISECOND	TIMER						
		CMI		MILSEC	,	1000					IS	VALUE	GREATER	OR	EQUAL	1000			
		B		FINIS							NO								
		NOP									YES								
		B		UPDATE							GO	UPDATE	SEC	,	MIN	,	HOUR	,	ETC
UPDATE		...									ROUTINE	FOR	TIME	OF	DAY				
FINIS		...									RETURN	TO	MAINLINE						
PROGRAM				PROGRAMMED BY				CHARGE				PAGE		OF					

(A)132096

Figure 2-3. Timer Update Example



Table 2-2. Relationships Between Real Time and the Counter Values

	IMMEDIATE READ FOLLOWING INTERRUPT	READ AFTER ONE ADDITIONAL COUNT	DELAYED READ-DELAY INTERVAL GREATER THAN MEASURED INTERVAL	DELAYED READ- ERROR CONDITION
INTERVAL TIME COUNTER VALUE (HEX) WHEN READ	0000	3FFF	3F3C	1F37
VALUE STORED IN MEMORY BY CPU (HEX)	0000	FFFF	FF3C	1F37
CPU VALUE (SUM S) AFTER ADDING $100_{10}$ ( $64_{16}$ ) UNTIL POSITIVE	0064	0063	0004	1FAB
AMOUNT PROGRAM ADDS TO ELAPSED MILLISECOND COUNT (DECIMAL)	100	100	200	100
AMOUNT RETURNED TO INTERVAL TIMER COUNTER (HEX)	0064	0063	0004	1FAB





**SECTION III**  
**UNIT SPECIFICATION**

This section is not applicable to this manual.



## SECTION IV

### INTERFACE AND MODULE SPECIFICATION

#### 4.1 GENERAL

This section discusses the computer and Interval Timer Module interfaces, the signatures, and pin assignments for these signals, and the functioning of the signal generation circuitry. It also describes control of data transfer and presents the formats of software instructions used for CRU bit and field manipulation. The electrical and physical characteristics of the data module are specified. The jumper schedules for the various options are shown in table 1-1. Figure 4-1 is a block diagram of the Interval Timer.

#### 4.2 CPU INTERFACE

The following paragraphs discuss the interface between the Interval Timer Module and the CPU. They include discussions of connector pin assignments, addressing of individual modules, control signals and data transfer, and CRU input and output instruction formats.




Figure 4-1. Interval Timer Block Diagram



**4.2.1 CONNECTOR PIN ASSIGNMENTS.** The Interval Timer Module interfaces with the CPU through the Communications Register Unit (CRU). This interface is completed through the bottom-edge, 80-pin connector of the module. Table 4-1 lists the interface signal signatures, pin numbers, and descriptions of signals. The logic voltage levels of these signals are TTL-compatible. Signals that are true when the voltage level is low (zero) have signatures that end with a hyphen (-). An example of such a signal signature is CRUSELO-. This table includes all inputs, outputs, and grounds. All grounds are common and are connected to the CPU digital ground bus. Connection to the module is normally made with 72-pin connector (TI part no. 217081-0001).

The Interval Timer module supplies free-running clock signals to the top-edge connector. Pin assignments for the top-edge connector are specified in table 4-2. The correlation between pin labels and physical position is illustrated in figure 4-2. The free-running clocks are supplied primarily for test purposes; however, external system components can use the clock outputs. Ground pins are adjacent to clock signal pins to facilitate use of twisted-pair wire for signal lines.

**4.2.2 MODULE AND LINE ADDRESSING.** Module selection is accomplished in the CRU interface or Expansion Module by decoding the CRU address rack and module fields (bits 4 through 11) of the CRU base address register. The CRU base address register contains the effective CRU base address. The effective CRU address is calculated by adding the register file

**Table 4-1. CPU Interface Signals**

Signature	Pin Number	Description
GROUND	1, 2, 79, 80	System ground
CPUDATAOUT	16	Serial data from CPU to module
STORECLOCK-	22	CPU output data strobe
CRUBIT15	34	CRU bit address select line
CRUBIT14	38	CRU bit address select line
CRUBIT13	40	CRU bit address select line
CRUBIT12	42	CRU bit address select line
CRUSELO-	48	Module select line from CRU rack and slot decode
CRUDATAIN	60	Serial data from module to CPU
CRUMR-	76	Power up/reset
VCC	77, 78	Power, +5 Vdc
CRUINT-	66	Interrupt to CRU

Note: pins 66 and 76 are inputs to CRU all others are output.



Table 4-2. Interval Timer Module Connector Pin Assignments

Pin	Signature/Description	Pin	Signature/Description
1		A	
2		B	
3	GND	C	GND
4	ZERO-	D	T/64
5	INCR	E	
6		F	
7	GND	H	GND
8	T/8192	J	T/32
9	INCR	K	
10		L	
11	GND	M	GND
12	T/4096	N	T/16
13	INCR	P	
14		R	
15	GND	S	GND
16	T/2048	T	1 ms
17	INCR	U	
18		V	
19	GND	W	GND
20	T/1024	X	2 ms
21		Y	
22		Z	
23	GND	a	GND
24	T/512	b	4 ms
25		c	
26		d	
27	GND	e	GND
28	T/256	f	8 ms
29		h	
30		j	
31	GND	k	
32	T/128	l	
33		m	
34		n	
35		p	
36		r	





Figure 4-2. Module Connector Pin Arrangement

CRU base address (supervisor mode location  $87_{16}$  or worker mode location  $8F_{16}$ ) and the CRU address field of the instruction being executed. The fields of this address are:



Within the specified chassis (rack) the module select field is decoded to one of sixteen slots. The slot receiving the active select signal, CRUSELO-, is enabled. The Interval Timer Module is selected by CRUSELO-. The CRU line address field (bits 12 through 15) determines the specific line or bit to be input or output.

**4.2.3 CONTROL AND TRANSFER OF DATA.** Data is transferred serially between the Interval Timer Module and the CPU by direct program control. CRU instruction execution selects the module in the port addressed by the effective CRU base address register (contents of memory location  $87_{16}$  or  $8F_{16}$  plus the CRU base register modifier). The port of the Interval Timer Module is selected when the CRUSELO- signal goes true causing the input to be enabled.

**4.2.4 CRU INPUT/OUTPUT INSTRUCTION FORMAT.** Each instruction is identified by a unique operation code. In these instructions, the operation code is specified in bit positions 0 through 5 in the instruction word. Other fields included in the formats of the instructions are:


- M and N address fields
- V1 field - immediate value bit, used to specify one of two possible actions or to perform a bit comparison
- AM field - bit that specifies whether alternate mode registers are used; base registers for the inactive mode can be used when the other mode is the execution mode.

Base register relative addressing and alternate mode registers are explained in the *Model 960 Computer Assembly Language Programmer's Reference Manual*.

**4.2.5 CRU INPUT TRANSFER OF DATA AND INSTRUCTIONS.** When the input is enabled, the module decodes the CRU line address and outputs the data (as the serial signal DATAIN) to the CPU. The data is not latched except for the instantaneous value written into memory during an STCR instruction. The four CRU input instructions are described and illustrated in the following paragraphs. Only one of these instructions, the STCR, transfers bits or fields from the Interval Timer module. The other three instructions branch conditionally on the value of a sensed bit.




**4.2.5.1 STCR Instruction.** The format for the Store Communications Register (STCR) instruction is:



The address fields, M and N, contain the CRU base address modifier and the data base register address modifier. Sequential CRU input lines are read and stored as a right-justified bit field in the memory location specified by N plus the contents of the data base register. The CRU input line specified by the contents of the CRU-base register plus M is stored as the least significant bit of the field. The B field contains the number of bits to be read and stored in memory. In this field, 0 indicates 16 bits. The bit in the AM field is 0, if execution mode base registers are used and a 1, if alternate mode base registers are used.


**4.2.5.2 BBNE Instruction.** The format for the Branch on Bit Not Equal (BBNE) instruction is:



The M field is the CRU base register address modifier, and the N field is the procedure base register address modifier. The addressed CRU input line, specified by the modifier in the M field plus the CRU base register, is compared to the bit in the V1 field. If the comparison fails, the Program Counter (PC) or Event Counter (EC) is loaded with the memory address specified by the modifier in the N field plus the contents of the procedure base register.

If the AM bit is 0, the execution mode base registers are used. If the AM bit is 1, the alternate mode CRU base register is used to calculate the CRU address. The branch address is calculated using the active mode procedure base register and the modifier in the N field.

**4.2.5.3 TSBX Instruction.** The format for the Test Input Bit and Switch Mode or Set Output Bit (TSBX) instruction is:




The addressed CRU input line, specified by the address modifier in the M field plus the contents of the CRU base register, is compared to the bit in the V1 field. If the test fails, the mode is changed. If the test is successful, the value of the OB bit is output to the CRU output line specified by the address modifier in the N field plus the contents of the CRU base register.

If the AM bit is 0, the execution mode CRU base register is used. If the AM bit is a 1, the alternate mode CRU base register is used and mode switching is inhibited.



4.2.5.4 **XBNE Instruction.** The format for the Switch Mode On Bit Not Equal (XBNE) instruction is:




The address CRU input line, specified by the address modifier in the M field plus the contents of the CRU base register, is compared to the bit in the V1 field. If the test fails, the mode is changed.

If the AM bit is a 0, the execution mode CRU base register is used. If the AM bit is a 1, the alternate mode CRU base register is used.


4.2.6 **CRU OUTPUT TRANSFER OF DATA AND INSTRUCTIONS.** Data is transferred serially between the CPU and the Interval Timer Module on the CPUDATAOUT signal line. The STORECLOCK- control signal indicates that the CPU output data, CPUDATAOUT, is active and stable. The data is latched by the module at the CRU bit location specified by the line address, CRUBIT12-15, on the trailing edge (low-to-high transition) of STORECLOCK-. The formats for the CRU output instructions are described and illustrated in the following paragraphs. These instructions transfer bits or fields to the Interval Timer module.

4.2.6.1 **LDCR Instruction.** The format for the Load Communications Register (LDCR) instruction is:



The address fields, M and N, contain the CRU base register address modifier and the data base register address modifier. The B field contains the number of bits to be read from memory and output to the interface. In this field, a 0 indicates 16 bits. The bit in the AM field is a 0 if execution mode base registers are being used, and a 1 if alternate mode base registers are being used. The values in the modifier fields are added to the contents of the corresponding base registers to determine the effective address.

4.2.6.2 **SETB Instruction.** The format for the Set CRU Output Bit (SETB) instruction is:





The M field is the CRU base register modifier or displacement. The bit in the V1 field is used to set the addressed CRU output bit. The V1 bit is a 0 if the addressed bit is false, and a 1 if the addressed bit is true. The bit in the AM field is a 0 if the execution mode base register is used, and a 1 if the alternate mode base register is used. The value in the modifier field is added to the contents of the corresponding base register to determine the effective address.

**4.2.6.3 TSBX Instruction.** The description of this instruction appears in paragraph 4.2.5.3.

### 4.3 THEORY OF OPERATION

The following discussion references the Interval Timer Module schematic (TI drawing no. 214115) and assumes that the reader has a basic knowledge of the Communications Register Unit (CRU) presented in the CRU manual provided with each system (TI part no. 966313-9701).

**4.3.1 ADDRESSING.** The CRU line address (CA12-15) is labelled CRUBIT12-15 on the schematic and is a True address. The select signal, CRUSELO-, is at a low level (True) when the slot in which the module is located is specified by the rack and module fields of the CRU Base Address register (CA04-11). The CRU line address bits CRUBIT12-15 are routed to the input multiplexer Z23 and address decoder Z5 along with the signal CRUSELO-, which acts as an enable line. As long as CRUSELO- remains False (high), the module ignores the line address, and the decoder and multiplexer outputs remain high. When CRUSELO- is True, Z23 selects one of the 16 signals to be CRUDATAIN. Input 0 is the interrupt line and is high when the interrupt flip-flop is set. Inputs 1 through 14 are the contents of the counter. Input 15 is always False (0 when read into memory).

The CRU line address decoder outputs are ADR0- through ADR15-. Only one of these signals is True (low) at any given time. Output ADR0-, used to address the interrupt storage flip-flop, is illustrated in figure 4-3. It is inverted and ANDed with STORECLOCK to provide a single clock edge for the interrupt storage flip-flop. On that edge, D0 (buffered CPUDATAOUT) is gated to the output. Therefore, an instruction can either set or clear (ONE or ZERO) an interrupt. However, if the contents of the counter are zero, then the signal ZEROPRE forces the interrupt storage flip-flop to the high level and prevents a reset of the latch. To reset the interrupt, the counter must be nonzero. ADR1- through ADR14- are used to load the counter flip-flop as illustrated in figure 4-4. CLOCK- is gated with the address lines to sequentially load each flip-flop through the preset and clear inputs from CPUDATAOUT. The D-inputs and clocks are used to form a 14-bit ripple down-counter. The ADR15- signal is inverted and used to clock the COUNT flip-flop (Z34). If D0 is high, COUNT becomes True to enable signals ZEROPRE, TIMECLOCK-, and COUNTPULSE-. (See figure 4-4.)

**4.3.2 INTERRUPTS.** The state of the ZERO flip-flop determines whether or not a CRUINT is True (low). As illustrated in figure 4-2, this is a D-type flip-flop that is preset by ZEROPRE, which is True (low) when the counter contains all zeroes, the COUNT is true, and the 4096 kHz clock is high. Therefore, an interrupt can be cleared only if COUNT is False or the counter is non-zero.

The ZERO- signal is available at the top edge of the module.






Figure 4-3. Interrupt Storage Flip-Flop Logic




Figure 4-4. Interval Timer Register Loading Logic



**4.3.3 TIME INTERVAL GENERATION.** The basic clock is a 4096 kHz square wave that is produced by sections of Z35 and Z27 in a crystal-stablized multi-vibrator. The clock signal is enabled by COUNT in a section of Z35, inverted to become TIMCLOCK, and divided by 4 in Z33. This signal is further divided by Z30, Z32, and Z34 so that the last four signals that are generated have periods of 1, 2, 4, and 8 ms. One of these clocks is normally routed by a jumper to E5, the input to inverter Z25 which in turn is the clock of flip-flop Z26. The output of Z26 is OUTPUTPULSE. This signal is forced to be a short pulse (16 microseconds) by using an output of Z31 to clear the OUTPUTPULSE every 16 microseconds.



## SECTION V

### MAINTENANCE

#### 5.1 GENERAL

This section references software tests that check the operation of the Interval Timer Module interface. The tests provide an outline for fault isolation during troubleshooting. Preventive maintenance is not required other than ensuring that cooling air is not impeded by excessive dust and dirt.

#### 5.2 PERFORMANCE DEMONSTRATION TESTS

The Performance Demonstration Test (PDT) certifies proper installation and equipment integrity; as well as providing a systematic approach to fault isolation. The PDT for the Interval Timer Module is described in Section VIII of this manual including the listing, and an operating procedure.

#### 5.3 FAULT ISOLATION

The following paragraphs give the module level and component level fault isolation procedures.

**5.3.1 FAULT ISOLATION, MODULE LEVEL.** It is generally necessary to locate computer system faults to the module level. A defective module can be located using methodical troubleshooting techniques and replacing a known good module for a suspected bad one. The repaired system is then tested to verify satisfactory operation and the defective module is returned to the manufacturer for repair.

The Central Processor Unit (CPU) and the Communications Register Unit (CRU) must function properly before the Interval Timer Module can be tested. Perform the Arithmetic Unit (AU) Performance Assurance Tests (PAT's). Correct performance of the PAT's confirms the integrity of the CPU and capability to input and output information through the Communications Register Unit (CRU) interface.

Perform the Interval Timer Module PDT to confirm satisfactory operation in the selected CRU port. If the PDT fails to complete properly, the probable causes are defective Interval Timer Module or Communications Register Unit modules. When substituting known good modules, mark the various modules so that the ones used as standards and the suspected defective modules do not get mixed. When testing the Interval Timer Module all other interrupt generating CRU devices must be disabled to prevent unexpected interrupts.

**5.3.2 FAULT ISOLATION, COMPONENT LEVEL.** Isolation of a failure to the defective component requires the electrical drawings (supplied in Section VI), the test equipment listed in table 5-1, and the PDT listing (supplied in Section VIII). The approach described for the module level fault isolation is used to determine a defective module. The procedure that follows permits the defective component on a module to be identified.

The following procedure can be used to isolate defective components using the Interval Timer Module PDT as a troubleshooting tool.

**Table 5-1. Required Test Equipment**

<b>Test Equipment</b>	<b>Manufacturer and Type</b>
Multimeter	VOM
Oscilloscope	Tektronix Model 453 or equivalent
Module extender board	TI part no. 226851-0001

Place the defective module in an extender board and the combination in slot EF3. Remove all other modules that might generate interrupts from the CRU.

**NOTE**

Follow the considerations mentioned in the installation instructions concerning module installation and removal.

Execute the PDT. The PDT is structured as five independent tests to fabricate program looping on an error. When an error occurs, the program will halt (the program counter will not be changing). If an error has occurred, the program will be executing a branch to the present program counter address. Inspection of the instruction register B (IB) will indicate the relative program address of the Halt instruction. This Halt instruction should be located in the listing. This instruction may be altered to cause a branch to the first instruction of the failing section. Program execution can be restarted and the program will continue to loop the failing routine to permit the use of an oscilloscope. This presumes the failure is not intermittent. The description of the failed test in the listing will indicate the area in the logic needing investigation.

Use the logic diagram to locate suspected defective signals. The labels on a logic gate symbol designate the position of a network or connector pin. The components and networks can then be located using the assembly drawing. The labelling of the top-edge connector is described in the theory of operation section.

**SECTION VI****DRAWINGS****6.1 GENERAL**


The electrical drawings, assembly drawings, and parts lists that are required to properly service and maintain the Interval Timer Module are included in this section.

Parts lists, assembly drawings, and electrical drawings for the computers are contained in the following manuals:

<b>Title</b>	<b>TI Manual Number</b>
<i>Model 960A Maintenance Manual Parts List and Assembly Drawings</i>	226750-9707
<i>Model 960A Maintenance Manual Electrical Drawings</i>	226750-9708
<i>Model 960B Maintenance Manual Parts List and Assembly Drawings</i>	942773-9704
<i>Model 960B Maintenance Manual Electrical Drawings</i>	942773-9705

An index of drawings and parts lists appears below. This index lists the electrical drawing, assembly drawing, and parts list (LM).

<b>Description</b>	<b>Drawing</b>	<b>Page</b>
Schematic	214115	6-3
Assembly and Parts List (LM)	214114	6-5




REV	DESCRIPTION	DATE	APPROV
A	SN390081(2) D.D. (1)	2/7/64	[Signature]
	ZONE D1 DELETED, C22, Z34, Z35		
	ADD. E1, D5 TO R1 (2) ADDED		
	PROJECT NO 48100, D. 214114		
B	SN417345 (C) R.P.L.	6/29/64	[Signature]

RESISTOR	VALUE	CAPACITOR	VALUE
C20, C4, C6, C8, C10, C12, C14, C16, C18	10V	C1, C3, C5, C7, C9, C11, C13, C15, C17, C19	0.1

- NOTES: (UNLESS OTHERWISE SPECIFIED)
- 1) ALL RESISTORS ARE 1/4W, ±5%
  - 2) RESISTANCE VALUES ARE IN OHMS
  - 3) CAPACITANCE VALUES ARE IN MICROFARADS
  - 4) NETWORKS ARE AS FOLLOWS:  
 A. Z1, Z3, Z10, Z14 ARE SN7402N  
 B. Z2, Z3, Z4, Z6, Z7, Z8, Z20, Z27, Z29, Z35 ARE SN7400N  
 C. Z5 IS A SN74154  
 D. Z11, Z12, Z13, Z15, Z16, Z17, Z21, Z26, Z33, Z34 ARE SN7474N  
 E. Z18 IS A SN7401N  
 F. Z23 IS A SN74150N  
 G. Z25 & Z36 ARE SN7404N  
 H. Z30, Z31 & Z32 ARE SN7493N  
 J. Z19, Z28 ARE SN7440  
 K. Z22, Z24 ARE SN7430  
 5) MODULE LEAVES FACTORY WITH NO JUMPER TO BE ESTABLISHED AT INSTALLATION  
 6) JUMPER SCHEDULE
- | TIME INTERVAL | CONNECT ONLY |
|---------------|--------------|
| 1 MS.         | E3-E5        |
| 2 MS.         | E4-E5        |
| 4 MS.         | E2-E5        |
| 8 MS.         | E1-E5        |

QTY REQD	DESCRIPTION	PART NUMBER	VENDOR PART NUMBER
	PROCESSOR	NONE	
	LIST OF MATERIALS		
	DECIMAL XX - 02 XXX - 010		
	FRACTIONAL 1/64 ANGULAR : 1		
	CONCENTRICITY MACHINED DIAMETERS .004 TIR		
	ALL DIMENSIONS TO BE MET BEFORE PLATING		
	REMOVE ALL BURS AND SHARP EDGES		
	DO NOT SCALE THIS DRAWING		
	ALL DIMENSIONS IN INCHES		
	SURFACES MARKED ✓ TO HAVE		
	DILLED HOLE TOLERANCES		
	.013 TO .136 - .001		
	.136 TO .250 - .002		
	.250 AND ABOVE - .003		



NOTES: CONTINUED  
 4. MAXIMUM COMPONENT HEIGHT FROM COMPONENT SIDE OF CARD IS .31  
 5. MAXIMUM LEAD LENGTH FROM CONDUCTOR SIDE OF CARD IS .075

NOTES:  
 I. PUT PLASTIC SLEEVING (ITEM 22) OVER CRYSTAL AND ATTACH TO PWB USING HOT MOLT OR EQUIVALENT PROCESS.  
 J. JUMPER SCHEDULE (JUMPERS TO BE INSTALLED PRIOR TO UNIT TEST LEAVING ONE END LOOSE. LOOSE END WILL BE SOLDERED AFTER UNIT TEST)  
 214114-0001 CONNECT ONLY E3 TO E5 1MS  
 214114-0002 CONNECT ONLY E4 TO E5 2MS  
 214114-0004 CONNECT ONLY E2 TO E5 4MS  
 214114-0008 CONNECT ONLY E1 TO E5 8MS

REVISIONS CONT'D SH. 2

REV	DESCRIPTION	DATE	APPD
A	387126 (C) 8-11-70 CHG. L/M. ITEM 20 WAS 217166-0901, TEST PROCEDURE	8/11/70	[Signature]
B	187107 (C) 8-2-70 ADD: IT 22; DELETED IT 21 FROM BD; DELETED NOTE 2 FROM DWG. NOTE 1 WAS TIE CRYSTAL TO BD WITH LACING CORD IT 18 ADDED REV LEVEL BLOCK	8/2/70	[Signature]
C	366850 (C) 3-27-72 CHG: ITEM 21 WAS P/N 236525-0005. ADDED: 1) -0002, -0004, -0008; 2) TO JUMPER SCHED (NOTE 3) -0001, -0002, -0004 & -0008. CHG: REV LEVEL BLOCK SCHEM NO. WAS 217118	3-27-72	[Signature]
D	313599 (E) 9/26/72 1) ADDED ITEMS 23 & 24 2) ADDED PROCESS 2 3) ADDED TO NEXT ASSY B100   A   226700	9/26/72	[Signature]
E	380982 (U) 3-3-73 1) ADDED 1M - 0000 PART NO SCHEDULE 2) ADDED TO NOTE 2 (JUMPER TO BE - - - -)	3-3-73	[Signature]
F	380923 (C) 10-11-72 1) P/N IN P/N SCHEDULE WAS 214960	10-11-72	[Signature]
G	390075 (C) 11/17/74 1) L/M - 1-2-4 & 8 ITEM 5 QTY WAS 2, ITEM 5A DELETED C22 (2) ZC4 ADDED NOTES 4 & 5 (3) Z A 2 DELETED C22 OUTLINES REF DES ABOVE C19 (4) REVISED REV LEVEL BLOCK	11/17/74	[Signature]
H	388339 (E) 11/18/74 1) L/M - 1-2-4 & 8 ITEM 5 QTY WAS 2, ITEM 5A DELETED C22 (2) ZC4 ADDED NOTES 4 & 5 (3) Z A 2 DELETED C22 OUTLINES REF DES ABOVE C19 (4) REVISED REV LEVEL BLOCK	11/18/74	[Signature]
I	394030 (B) 11/18/74 1) ITEM 5 QTY WAS 1; (2) ADDED C22 TO ITEM 5A; (3) ITEM 3 QTY WAS 18; (4) ITEM 3A WAS C3-C20; (5) ITEM 6 QTY WAS 1; (6) ADDED C19 TO ITEM 6A; (7) ADDED C22 TO FID, A2	11/18/74	[Signature]
K	392202 (C) 11/18/74 1) NOTE 3 WAS JUMPER... (JUMPERS... INSTALLED AFTER... (2) UPDATED REV LVL BLK	11/18/74	[Signature]
L	393089 (C) 11/18/74 1) NOTE 3 WAS (... PRIOR TO SYSTEM TEST) (2) ADDED PROCESS 3; (3) UPDATED REV LEVEL BLOCK	11/18/74	[Signature]
M	393089 (C) 11/18/74 1) UPDATED REV LEVEL BLOCK	11/18/74	[Signature]
N	393089 (C) 11/18/74 1) L/M - 960 DELETED ITEM 2; (2) UPDATED REV LEVEL BLOCK	11/18/74	[Signature]
P	393089 (C) 11/18/74 1) L/M - 960 DELETED ITEM 2; (2) UPDATED REV LEVEL BLOCK	11/18/74	[Signature]
R	393089 (C) 11/18/74 1) L/M - 960 DELETED ITEM 2; (2) UPDATED REV LEVEL BLOCK	11/18/74	[Signature]

MARK APPROPRIATE REV LETTER APPROX WHERE SHOWN (FAR SIDE) PROCESS 1

REV 010  
 112

DESCRIPTION	PART NO.
CARD ASSY INTERVAL TIMER MODULE - DOCUMENTATION	214114 -0960
-8MS	214114 -000B
-4MS	214114 -0004
-2MS	214114 -000E
CARD ASSY, INTERVAL TIMER MODULE - E3 TO E5	214114 -0001

REV LEVEL	TEST PROC	217118	A	B	C	D	E	F	G	H	I	J	K	L	M	N	P	R	T	U
PWB	214113-1		*	*	*	*	*	*	G	B	G	G	H	H	J	J	K			
DIAGRAM, LOGIC	214115		*	*	*	*	*	*	A	A	A	A	A	A	A	B	B			
ASSY			*	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	

REV	DATE	DESCRIPTION	BY	CHKD
0960	A	214101	[Signature]	[Signature]
8100	A	226700	[Signature]	[Signature]
1502		226700	[Signature]	[Signature]


REV	DATE	DESCRIPTION	BY	CHKD
0960	A	214101	[Signature]	[Signature]
8100	A	226700	[Signature]	[Signature]
1502		226700	[Signature]	[Signature]

REV	DATE	DESCRIPTION	BY	CHKD
0960	A	214101	[Signature]	[Signature]
8100	A	226700	[Signature]	[Signature]
1502		226700	[Signature]	[Signature]



966374-9701





**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 09/23/77

**LIST OF MATERIAL**

PAGE 1 of

LM 0214114-0001 REV 11

QTY	UNIT	DWG.	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
PER ASSEMBLY	OF ISSUE	SIZE			
0001	FA		0214113-0001	PRINTED WIRING BD, INTERVAL TIMER	
0002	FA		0972946-0057	RES FIX 470 OHM 5 % .25 W CARBON FILM	RCH - 3-25
0002A				R1,R2	
0003	EA		0534348-0001	CAP FIX CERAMIC .10 MF 20/80 % 10V	CRL - J10-104
0003A				C3 THRU C18,C20	
0004	EA		0230841-0001	CAP 50.00 MF 16V	SPR -TE-1160
0004A				C1	
0005	FA		0972926-0015	CAP FIX MICA 500V 33.0 PF 5 %	DPL -C471E330J00
0005A				C21,C22	
0006	FA		0532736-0002	CAP FIX CERAMIC .02 MF 20/80% 25 VOLT	CRL - 200J60F2032AC
0006A				C2,C19	
0007	FA		0222222-7402	NETWORK SN7402N	TI- -SN7402N
0007A				Z1,Z9,Z10,Z14	
0008	FA		0222222-7400	NETWORK SN7400N	-SN7400N
0008A				Z2 Z3 Z4 Z6 Z7 Z8 Z20 Z27	
0008B				Z29 Z35	
0009	FA		0222222-7154	NETWORK SN74154N	-SN74154N
0009A				Z5	
0010	FA		0222222-7474	NETWORK SN7474N	-SN7474N
0010A				Z11,Z12,Z13,Z15,Z16,Z17,Z21	

DRAFTSMAN	DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
		<i>L. Kelly</i>	9-29-77			CARD ASSY-INTERVAL TIMER MODULE, E3 TO E5
APPR. MFG	DATE	APPR. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						8940
						LM 0214114-0001
						U





**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 09/23/77

**LIST OF MATERIAL**

PAGE 2 of

PART NUMBER  
**LM0214114-0001** REV  
U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0010B					Z26,Z33,Z34		
0011	00001.000	EA		0222222-7401	NETWORK SN7401N		
0011A					Z18		
0012	00001.000	EA		0222222-7150	NETWORK SN74150N		
0012A					Z23		
0013	00002.000	EA		0222222-7404	NETWORK SN7404N		
0013A					Z25,Z36		
0014	00003.000	FA		0222222-7493	NETWORK-SN7493N		
0014A					Z30,Z31,Z32		
0015	00007.000	FA		0222222-7440	NETWORK SN7440N	-SN7440N	
0015A					Z19,Z28		
0016	00002.000	EA		0222222-7430	NETWORK SN7430N	-SN7430N	
0016A					Z22,Z24		
0017	00001.000	FA		0231642-3025	CRYSTAL 4096.KC + DR - 0.0058 W/WIRE LOS	MIL -C356/J-HC18/U	
0017A					V1		
0018	AR	RL		0231579-0000	CORR LACE .090X.0125-500V	-#18 BLK.	
0019	REF	FA		0214115-9901	LOGIC DIAGRAM DETAILED, INTERVAL TIMER		
0020	REF	FA		0217118-9901	TEST PROCEDURE-INTERVAL TIMER		
0021	AR	FT		0538347-3999	WIRE HOOKUP B-22 AWG 19 STR WHITE	JUD - 440115	
0022	AR	FT		0236277-0000	TUBING 3/8 CLEAR PLASTIC		
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
APPD-MFG.		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
						CARD ASSY-INTERVAL TIMER MODULE, E3 TO E5	
						PART NUMBER	REV
						<b>LM0214114-0001</b>	U

T.I. 13849



966374-9701

Change 1

6-11

Digital Systems Division



TEXAS INSTRUMENTS  
INCORPORATED

DATE 09/23/77

LIST OF MATERIAL

PAGE 3 of

PART NUMBER REV  
LM0214114-0001 U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0023	00001.000	EA		0533887-0001	EJECTOR, PCB, NON-LOCKING, WHITE	SCA -S-232 WHITE
0024	00001.000	EA		0533887-0009	EJECTOR, PCB, NON-LOCKING, GREEN	SCA -S-232 GREEN
0025	00005.000	FA		0083694-0003	TERMINAL TURRET TYPE	USE - 23108
0025A					E1 E2 F3 E4 E5	

DRAFTSMAN	DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
APPD-MFG	DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						CARD ASSY-INTERVAL TIMER MODULE, E3 TO E5
						PART NUMBER REV LM0214114-0001 U

T.I. 13849



966374-9701

Change 1

6-12

Digital Systems Division



TEXAS INSTRUMENTS  
INCORPORATED

DATE 09/23/77

LIST OF MATERIAL

PAGE 1 of

PART NUMBER  
LM0214114-3302 REV U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER		
0001	00001.000	FA		0214113-0001	PRINTED WIRING BD, INTERVAL TIMER			
0002	00002.000	FA		0972946-0057	RES FIX 470 OHM 5 % .25 W CARBON FILM	RQH - R-25		
0002A					R1 R2			
0003	00017.000	FA		0534348-0001	CAP FIX CERAMIC .10 MF 20/80 X 10V	CRL - JK13-104		
0003A					C3 THRU C18,C20			
0004	00001.000	FA		0230841-0001	CAP 50.00 MF 16V	SPR -TE-1160		
0004A					C1			
0005	00002.000	EA		0972926-0015	CAP FIX MICA 500V 33.0 PF 5 %	OPL -C436F330J00		
0005A					C21,C22			
0006	00002.000	FA		0532736-0002	CAP FIX CERAMIC .02 MF 20/80X 25 VOLT	CRL - 200J50E203ZAC		
0006A					C2,C19			
0007	00004.000	EA		0222222-7402	NETWORK SN7402N	TI- -SN7402N		
0007A					Z1 Z9 Z10 Z14			
0008	00010.000	EA		0222222-7400	NETWORK SN7400N	-SN7400N		
0008A					Z2 Z3 Z4 Z6 Z7 Z8 Z20 Z27			
0008B					Z29 Z35			
0009	00001.000	FA		0222222-7154	NETWORK SN74154N	-SN74154N		
0009A					Z5			
0010	00010.000	EA		0222222-7474	NETWORK SN7474N	-SN7474N		
0010A					Z11 Z12 Z13 Z15 Z16 Z17 Z21			
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	
CARD ASSY, INTERVAL TIMER MODULE-245							PART NUMBER LM0214114-3302	REV U

TI 13849



9663749701



**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 09/23/77

**LIST OF MATERIAL**

PAGE 2 of

PART NUMBER	REV
LM0214114-0002	U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0010R					Z26 Z33 Z34		
0011	00001.000	EA		022222-7401	NETWORK SN7401N		
0011A					Z18		
0012	00001.000	EA		022222-7150	NETWORK SN74150N		
0012A					Z23		
0013	00002.000	EA		022222-7404	NETWORK SN7404N		
0013A					Z25, Z36		
0014	00003.000	EA		022222-7493	NETWORK-SN7493N		
0014A					Z30 Z31 Z32		
0015	00002.000	EA		022222-7440	NETWORK SN7440N	-SN7440N	
0015A					Z19 Z28		
0016	00002.000	EA		022222-7430	NETWORK SN7430N	-SN7430N	
0016A					Z22 Z24		
0017	00001.000	EA		0231642-3025	CRYSTAL 4096.KC + DR - 0.0058 W/WIRE LDR	MIL -CR567J-HC18/U	
0017A					Y1		
0018	AR	RL		0231579-0000	CORD LACE .090X.0125-500V	-#19 BLK.	
0019	REF	EA		0214115-9901	LOGIC DIAGRAM DETAILED, INTERVAL TIMER		
0020	REF	EA		0217118-9901	TEST PROCEDURE-INTERVAL TIMER		
0021	AR	FT		0534347-3999	WIRE HOOKUP B-22 AWG 19 STR WHITE	JUD - 443115	
0022	AR	FT		0236277-0000	TUBING 3/8 CLEAR PLASTIC		
DRAFTSMAN		DATE	CHKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						CARD ASSY, INTERVAL TIMER MODULE-2MS	
						PART NUMBER	REV
						LM0214114-0002	U





966374-9701



TEXAS INSTRUMENTS  
INCORPORATED

DATE 09/23/77

LIST OF MATERIAL

PAGE 3 of

PART NUMBER  
**LM0214114-0002** REV  
U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0023	00001.000	EA		0533887-0001	EJECTOR, PCB, NON-LOCKING, WHITE	SCA -S-232 WHITE	
0074	00001.000	FA		0533887-0009	EJECTOR, PCB, NON-LOCKING, GREEN	SCA -S-232 GREEN	
0075	00005.000	FA		0093694-0003	TERMINAL TURRET TYPE	USE - 23109	
0025A					E1 E2 E3 E4 E5		
DRAFTSMAN		DATE	CRD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
APPD. MFG.		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
CARD ASSY, INTERVAL TIMER MODULE-245							PART NUMBER
							<b>LM0214114-0002</b>
							REV 11

TI 13849

Change 1

6-14

Digital Systems Division



TEXAS INSTRUMENTS  
INCORPORATED

DATE 09/23/77

LIST OF MATERIAL

PAGE 1 of

PART NUMBER REV  
LM214114-3004 J

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0001	00001.000	FA		0214113-0001	PRINTED WIRING BD, INTERVAL TIMER		
0002	00002.000	FA		0972966-0057	RFS FIX 470 OHM 5 % .25 W CARBON FILM	RQH - R-25	
0002A					R1 R2		
0003	00017.000	FA		0534348-0001	CAP FIX CFRAMIC .10 MF 20/80 % 10V	CRL - J(1)-104	
0003A					C3 THRU C18,C20		
0004	00001.000	EA		0230841-0001	CAP 50.00 MF 16V	SPR -TE-1150	
0004A					C1		
0005	00002.000	FA		0972926-0015	CAP FIX MICA 500V 33.0 PF 5 %	QPL -C436E330J00	
0005A					C21 C22		
0006	00002.000	FA		0532736-0002	CAP FIX CERAMIC .02 MF 20/80% 25 VOLT	CRL - 200J50F2032AC	
0006A					C2 C19		
0007	00004.000	EA		0222222-7402	NETWORK SN7402N	TI- -SN7402N	
0007A					Z1 Z9 Z10 Z14		
0008	00010.000	EA		0222222-7400	NETWORK SN7400N	-SN7400N	
0008A					Z2 Z3 Z4 Z6 Z7 Z8 Z20 Z27		
0008B					Z29 Z35		
0009	00001.000	FA		0222222-7154	NETWORK SN74154N	-SN74154N	
0009A					Z5		
0010	00010.000	FA		0222222-7474	NETWORK SN7474N	-SN7474N	
0010A					Z11 Z12 Z13 Z15 Z16 Z17 Z21		
DRAFTSMAN		DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
APPD. MFG		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						CARD ASSY, INTERVAL TIMER MODULF-645	
						PART NUMBER	REV
						LM214114-3004	J

TI 13849



9663749701



**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 09/23/77

**LIST OF MATERIAL**

PAGE 2 of

PART NUMBER  
**LM0214114-0004** REV  
11

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER		
0010R					Z26 Z33 Z34			
0011	00001.000	FA		0222222-7401	NETWORK SN7401N			
0011A					Z18			
0012	00001.000	FA		0222222-7150	NETWORK SN74150N			
0012A					Z23			
0013	00002.000	FA		0222222-7404	NETWORK SN7404N			
0013A					Z25 Z36			
0014	00003.000	FA		0222222-7493	NETWORK-SN7493N			
0014A					Z30 Z31 Z32			
0015	00002.000	FA		0222222-7440	NETWORK SN7440N	-SN7440N		
0015A					Z19 Z28			
0016	00002.000	FA		0222222-7430	NETWORK SN7430N	-SN7430N		
0016A					Z27 Z24			
0017	00001.000	FA		0231642-3025	CRYSTAL 4096.KC + DR - 0.0058 W/WIRE LDR	MIL -CR35/J-HC18/11		
0017A					Y1			
0018	AR	RL		0231579-0000	CJRD LACF .090X.0125-500Y	-018 SLK.		
0019	REF	EA		0214115-9901	LOGIC DIAGRAM DETAILED, INTERVAL TIMER			
0020	REF	FA		0217118-9901	TEST PROCEDURE-INTERVAL TIMER			
0021	AR	FT		0538347-3999	WIRE HOOKUP B-22 AWG 19 STR WHITE	JUD - 440115		
0022	AR	FT		0236277-0000	TUBING 3/8 CLEAR PLASTIC			
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	
APPD. MFG		DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.	
CARD ASSY, INTERVAL TIMER MODULE-445							PART NUMBER <b>LM0214114-0004</b>	REV <b>U</b>

TI 13849



966374-9701





**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 09/23/77

**LIST OF MATERIAL**

PAGE 3 of

PART NUMBER	REV
LM0214114-3004	U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0023	00001.000	FA		0533887-0001	EJECTOR,PCB,NON-LOCKING,WHITE	SCA -S-232 WHITE
0024	00001.000	EA		0533887-0009	EJECTOR,PCB,NON-LOCKING,GREEN	SCA -S-232 GREEN
0025	00005.000	FA		0083694-0003	TERMINAL TURRET TYPE	USE - 2010A
0025A					E1 E2 E3 E4 E5	

DRAFTSMAN	DATE	CKD. DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						CARD ASSY, INTERVAL TIMER MODULE-4MS
APPD. MFG	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.

PART NUMBER	REV
LM0214114-3004	U



9663749701



**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 09/27/77

**LIST OF MATERIAL**

PAGE 1 of

PART NUMBER	REV
LM0214114-0008	U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0001	00001.000	EA		0214113-0001	PRINTED WIRING RD, INTERVAL TIMER		
0002	00002.000	FA		0972946-0057	RES FIX 470 OHM 5 % .25 W CARBON FILM	R0H - R-25	
0007A					R1 R2		
0003	00017.000	EA		0534348-0001	CAP FIX CERAMIC .10 MF 20/80 % 10V	CRL - JK10-104	
0003A					C3 THRU C18,C20		
0004	00001.000	FA		0230841-0001	CAP 50.00 MF 16V	SPR -TF-1160	
0004A					C1		
0005	00002.000	EA		0972926-0015	CAP FIX MICA 500V 33.0 PF 5 %	3PL -C406E330J00	
0005A					C21,C22		
0006	00002.000	EA		0532736-0002	CAP FIX CERAMIC .02 MF 20/80% 25 VOLT	CRL - 200J60E203ZAC	
0006A					C2,C19		
0007	00004.000	FA		0222222-7402	NETWORK SN7402N	TI- -SN7402N	
0007A					Z1 Z9 Z10 Z14		
0008	00010.000	EA		0222222-7400	NETWORK SN7400N	-SN7400N	
0008A					Z2 Z3 Z4 Z6 Z7 Z8 Z20 Z27		
0008B					Z29 Z35		
0009	00001.000	EA		0222222-7154	NETWORK SN74154N	-SN74154N	
0009A					Z5		
0010	00010.000	FA		0222222-7474	NETWORK SN7474N	-SN7474N	
0010A					Z11 Z12 Z13 Z15 Z16 Z17 Z21		
DRAFTSMAN		DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							CARD ASSY, INTERVAL TIMER MODULE-845
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.
						PART NUMBER	REV
						LM0214114-0008	U

TI 1384P



966374-9701



**TEXAS INSTRUMENTS**  
INCORPORATED

DATE 09/27/77

**LIST OF MATERIAL**

PAGE 2 of

PART NUMBER	REV
LM0214114-0008	U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
0010B					Z26 Z33 Z34		
0011	00001.000	FA		0222277-7401	NETWORK SN7401N		
0011A					Z18		
0012	00001.000	FA		0222222-7150	NETWORK SN74150N		
0012A					Z23		
0013	00002.000	EA		0222222-7404	NETWORK SN7404N		
0013A					Z25 Z36		
0014	00003.000	EA		0222222-7493	NETWORK-SN7493N		
0014A					Z30 Z31 Z32		
0015	00002.000	EA		0222222-7440	NETWORK SN7440N	-SN7440N	
0015A					Z19 Z28		
0016	00002.000	EA		0222222-7430	NETWORK SN7430N	-SN7430N	
0016A					Z22 Z24		
0017	00001.000	EA		0231642-3025	CRYSTAL 4096.KC + DR - 0.0058 W/WIRE LOS MIL	-CR64/J-HC18/U	
0017A					V1		
0018	AR	RL		0231579-0000	CORD LACE .090X.0125-500V	-#18 9LK.	
0019	REF	EA		0214115-9901	LOGIC DIAGRAM DETAILED, INTERVAL TIMER		
0020	REF	FA		0217118-9901	TEST PROCEDURE-INTERVAL TIMER		
0021	AR	FT		0538347-3999	WIRE HOOKUP B-22 AWG 19 STR WHITE	JUD - HW2115	
0022	AR	FT		0236277-0000	TURING 3/8 CLEAR PLASTIC		
DRAFTSMAN		DATE	CHKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
APPD MFG		DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
						CARD ASSY, INTERVAL TIMER MODULE-RMS	
						PART NUMBER	REV
						LM0214114-0008	U



966374-9701

Change 1

6-20

Digital Systems Division



TEXAS INSTRUMENTS  
INCORPORATED

DATE 09/27/77

LIST OF MATERIAL

PAGE 3 of

PART NUMBER  
LM0214114-2008 REV U

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0023	00001.000	EA		0533887-0001	EJECTOR, PCB, NON-LOCKING, WHITE	SCA -S-237 WHITE
0024	00001.000	EA		0533887-0009	EJECTOR, PCB, NON-LOCKING, GREEN	SCA -S-237 GREEN
0025	00005.000	EA		0083694-0003	TERMINAL TURRET TYPE	USE - 2010B
0025A					E1 E2 E3 E4 E5	

DRAFTSMAN	DATE	CKD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						CARD ASSY, INTERVAL TIMR MODULE-RMS
APPD. MFG	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.

	PART NUMBER	REV
	LM0214114-2008	U

11 1384P



966374-9701

Change 1

6-21/6-22

Digital Systems Division



TEXAS INSTRUMENTS  
INCORPORATED

DATE 09/23/77

LIST OF MATERIAL

PAGE 1 of

PART NUMBER	REV
LM0214114-0960	11

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG. SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	FA		0966374-9701	MANUAL, CRU INTERVAL TIMER MODULE 960A	
0003	00001.000	EA		0942715-9901	PD, ITM960, INTERVAL TIMER-PDT960	
0004	00001.000	FA		0942715-9902	AL., ITM960, INTERVAL TIMER-PDT960	

DRAFTSMAN	DATE	CRD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						CARD ASSY, INTERVAL TIMER MODULE-300
APPD-MFG.	DATE	APPD. PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO.

PART NUMBER	REV
LM0214114-0960	11

T.I. 13849



966374-9701



**SECTION VII**  
**LOGIC IMPLEMENTATION LIST**

**This section is not applicable to this manual.**



## SECTION VIII

### PERFORMANCE DEMONSTRATION TEST

#### 8.1 GENERAL

The Performance Demonstration Test (PDT) tests the Interval Timer Module to determine if all functions are working properly. Table 8-1 lists the equipment required to run the PDT for the Interval Timer Module. There are two forms for the object program of the PDT. One, the PTO (TI part no. 942715-1101) is for the paper-tape reader and the other, CDO (TI part no. 942715-1201) is for the card reader.

#### 8.2 PDT DESCRIPTION

The following paragraphs contain a description of the PDT for the Interval Timer Module.

**8.2.1 INTRODUCTION.** The Interval Timer Module PDT is called ITM960 and is contained at the end of this section. This test is used to verify the accuracy of the decrementing clock counter and valid occurrence of an interrupt using the appropriate counter from the module when properly installed in the CRU.

**8.2.2 EQUIPMENT CONFIGURATION.** The CRU Interval Timer Module is installed in the CRU at location EF3<sub>16</sub>. No other interrupt producing CRU modules should be installed while this test is in progress. 4K of memory and a loading device such as a paper tape reader, card reader or an ASR733 terminal are required.

**8.2.3 DATA STRUCTURE.** Data blocks are an integral part of the loaded program and do not require reinitialization during execution. Repeated executions from initial loading can also be accomplished without further action on data blocks.

**8.2.4 PROGRAM STRUCTURE.** The ITM960 program logic is shown in the flowchart and the assembly language listing. ITM960 consists of a single procedure segment. Normal execution accomplishes the following functions:

1. **INITIALIZATION.** Loading followed by execution results in initial status register load for pre-indexing, supervisor mode execution, masking of all interrupts (X'01C0'), and transfer to label START. Base registers 4-5-6-7 are loaded. The CRU interrupt location (memory addresses X'0094' and X'0095') is loaded with a store status and branch instruction (SSB) to trap at the label TRAP. TRAP consists of a nine-word data block to process and save information from the CRU interrupts. Any illegal interrupt causes a program stop at label HALT (X'72D2',HALT) and the program relative halt address is displayable in INSTRUCTION REGISTER B. The module CRU lines are zeroed and a check is made to ensure that the module is plugged into the proper CRU slot. The interrupt line is cleared and the status register is reset to enable CRU interrupts.



2. **ZERO INPUT INTERRUPT.** The interrupt trap base address is altered to permit control by this function. The counter is loaded with a value of zero and a check is made for an interrupt. The interrupt is reset and the interrupt trap is set to the label TWO12 address. The counter is stopped and a check is made for no interrupt. A third alter interrupt trap base is used with a loop to continue the count until the value becomes - 1. A check for no interrupt is also made to end test two.
3. **DECREMENT CHECK.** The interrupt trap base address is altered to permit control by this function. The counter is loaded with a value of two and a loop is used to permit the counter to decrement one count. A check is made for no interrupt and then another loop for one count decrement. A check is made for an interrupt on this zero count. One more delay loop is used to check for no interrupt and negative count value.
4. **CLOCK CALIBRATION.** The interrupt trap base address is altered to permit control by this function. A one-count calibration uses the counter loaded with a value of one and the counter is started. A software execution loop using the 4 MHz instruction clock is used for the appropriate time delay. Then a check is made for an interrupt and the counter is stopped. The interrupt is cleared and the interrupt trap base address is reset for full counter calibration. For the counter to go from full value (X'3FFF') to zero using the 8 ms increment requires 131 seconds for an accuracy of 2.5 percent. The method used for one-count calibration is used here. Successful completion of the test is indicated by a delay visible on the console as an incrementing INSTRUCTION REGISTER B value.
5. **RETURN TO LOADER.** Normal test completion.

**8.2.5 SUPPORT PROGRAMS.** The Bootstrap Loader is required to load the object program. Refer to the CPU PAT's manual for loader program description and loading procedure.

**8.2.6 INPUT.** The ITM960 object program is entered by the loader if the program does not reside in memory. Further input is not necessary to begin execution if the module is plugged into the CRU at address EF3 (X'0F30'). Otherwise the program location specifying the CRU base address must be changed.

**8.2.7 OUTPUT.** Test output is in the form of visual displays from the console only. An error halt is indicated by execution of a branch relative instruction with 72D2<sub>16</sub> displayable in INSTRUCTION REGISTER A and the program relative halt address displayable in INSTRUCTION REGISTER B. Normal test execution results in continued repeat of step 4 in paragraph 8.2.4, Clock Calibration.

**8.2.8 RESTRICTIONS.** The following restrictions must be observed.

- CRU location of the Interval Timer Module is assumed to be EF3<sub>16</sub> in the CRU. A different CRU base address requires the value at label CRULOC to be altered after loading and before execution.
- All time delay loops assume that one memory cycle of 750 nanoseconds is used every 30 microseconds to refresh semiconductor memory.





**8.2.9 LOADING PROCEDURES.** The following procedures should be followed in order to load ITM960 into the CPU.

1. Set the PC to the ITM960 first word address (assembly listing).
2. Select the appropriate option switch for the interval timer being tested. The options are as follows:

Switch 12	8 ms board
Switch 13	4 ms board
Switch 14	2 ms board
Switch 15	1 ms board

If no switch is set, the program assumes a 1 ms board.

3. Select RUN and START. Execution begins immediately. Successful checkout results in a return to the loader.
4. SIE MODE permits observation of individual instruction executions and easy access to status and register contents as well as PC alternating. Note that part of the counter check function tests are based on clock times and execution under control of this mode may generate invalid results.
5. Any function test may be repeated or the program may be halted by altering the branch unconditional instruction (B \$+2) at the end of each function. The complete program may be repeated or put into a continuous execution loop by altering the branch unconditional instruction (END4 B \$+2) to return to the program first instruction.
6. A test failure is indicated by a program halt from execution of a branch relative halt (B @\$,5) with the program relative half address displayable in INSTRUCTION REGISTER B. The failure location can be determined by comparison of this address with the location counter (LC) in the assembly listing.

**8.2.10 CONTROL FEATURES.** The following are control features of the ITM960 PDT.

1. NORMAL STOP. Upon completion of the test, control is returned to the loader. If an error occurs, a "B @\$,5" is executed.
2. ERROR STOP. Any error halt results in a branch relative instruction (B @\$,5) displayable in INSTRUCTION REGISTER A and the program relative halt address displayable in INSTRUCTION REGISTER B. Location of the error can be found by locating the halt address in the assembly listing.
3. RECOVERY PROCEDURE. The program may be stopped and restarted from any function execution or error by a CPU HALT and resetting the PC to the value of any one of the five function label addresses (labelled ONE through FIVE). Each function is independent.



SAL96M VALD ITH060, INTERVAL TIMER MODULE TEST - PDT960A  
 00141136 SEPT04, 1975

PAGE 0004

```

0001          TITL ITH060, INTERVAL TIMER MODULE TEST - PDT960A
0002          * TITL=ITH060 - INTERVAL TIMER MODULE TEST - PDT960A
0003          * REVISION=FCNM3P7951 MAY, 1974
0004          * * REVISE ALL 'RTT=10' CRU BIT INSTRUCTIONS
0005          * * CHANGE TIME DELAY LOOPS TO ACCOUNT FOR A REFRESH
0006          * * CYCLE OF 750 NANoseconds EVERY 30 MICROSECONDS.
0007          * * INCLUDE SWITCH OPTIONS TO DETERMINE THE COUNTING
0008          * * INCREMENT SIZE.
0009          * COMPUTER=9600A,SAL
0010          * ABSTRACT=THIS PROGRAM IS AN INDEPENDENT, STAND-ALONE
0011          * * RELOCATABLE 9600A PROGRAM DESIGNED TO VERIFY THE
0012          * * ACCURACY OF THE DECREMENTING CLOCK COUNTER AND THE
0013          * * VALID OCCURRENCE OF AN INTERRUPT FROM THE 9600A CRU
0014          * * INTERVAL TIMER MODULE INSTALLED IN THE CRU EXPANDER
0015          * * RACK. THE FORMAT OF THIS SOFTWARE ROUTINE IS
0016          * * SIMILAR TO OTHER PAT960 PROGRAMS NOW IN USE.
0017          * * THE CRU LOCATION OF THE INTERVAL TIMER MODULE IS
0018          * * ASSUMED TO BE X'0F30'. A DIFFERENT CRU BASE ADDRESS
0019          * * REQUIRES THE VALUE AT LABEL 'CRULOC' TO BE ALTERED
0020          * * AFTER LOADING AND BEFORE EXECUTION.
0021          * *THE COUNTING INCREMENT SIZE IS DETERMINED BY THE OPTION
0022          * *SWITCHES. ('U' POSITION CAUSES THE DESCRIBED TIME)
0023          * *8 MILLISECONDS SWITCH 12
0024          * *4 MILLISECONDS SWITCH 13
0025          * *2 MILLISECONDS SWITCH 14
0026          * *1 MILLISECOND SWITCH 15
0027          * *IF NO SWITCH IS SET, THE PROGRAM WILL DEFAULT TO ONE
0028          * *MILLISECOND.
0029          * *NOTE: ALL DELAY LOOPS ASSUME THAT ONE MEMORY CYCLE OF
0030          * *750 NANoseconds IS USED EVERY 30 MICROSECONDS TO
0031          * *REFRESH SEMICONDUCTOR MEMORY.
0032          * *NO EXTERNAL CONNECTIONS ARE USED.
0033          * * REFERENCE SPECIFICATION INTERVAL TIMER MODULE -
0034          * * 217331.
0035          * * FUNCTIONS:
0036          * * 1. INITIALIZATION - LOADING FOLLOWED BY EXECUTION
0037          * * RESULTS IN INITIAL STATUS REGISTER LOAD FOR PRE-
0038          * * INDEXING, SUPERVISOR MODE EXECUTION, MASKING OF
0039          * * ALL INTERRUPTS (X'0100') AND TRANSFER TO LABEL
0040          * * 'START'. BASE REGISTERS 4-5-6-7 ARE LOADED, X'94'
0041          * * AND X'95' ARE LOADED WITH A STORE STATUS AND BRANCH
0042          * * INSTRUCTION (SBB) TO TRAP AT LABEL 'TRAP'. TRAP
0043          * * CONSISTS OF A 9-WORD DATA BLOCK TO PROCESS AND SAVE
0044          * * INFORMATION FROM THE CRU INTERRUPTS. ANY ILLEGAL
0045          * * INTERRUPT CAUSES A PROGRAM STOP AT LABEL 'HALT'
0046          * * (X'7202'), @HALT) AND THE PROGRAM RELATIVE HALT
0047          * * ADDRESS DISPLAYED IN INSTRUCTION REGISTER R. THE
0048          * * MODULE CRU LINES ARE ZEROED AND A CHECK IS MADE TO
0049          * * INSURE THE MODULE IS PLUGGED INTO THE PROPER CRU
0050          * * SLOT. THE INTERRUPT LINE IS CLEARED AND THE STATUS

```



0051 \* \* REGISTER IS RESET TO ENABLE CRU INTERRUPTS.  
0052 \* \* 2. ZERO INPUT INTERRUPT - THE INTERRUPT TRAP BASE  
0053 \* \* ADDRESS IS ALTERED TO PERMIT CONTROL BY THIS  
0054 \* \* FUNCTION. THE COUNTER IS LOADED WITH A VALUE OF  
0055 \* \* ZERO AND A CHECK IS MADE FOR AN INTERRUPT. THE  
0056 \* \* INTERRUPT IS RESET AND INTERRUPT TRAP SET TO LABEL  
0057 \* \* 'ITW012' ADDRESS. THE COUNTER IS STOPPED AND A  
0058 \* \* CHECK IS MADE FOR NO INTERRUPT. A THIRD ALTER  
0059 \* \* INTERRUPT TRAP BASE IS USED WITH A LOOP TO  
0060 \* \* CONTINUE THE COUNT UNTIL THE VALUE BECOMES -1. A  
0061 \* \* CHECK FOR NO INTERRUPT IS ALSO MADE TO END TEST 2.  
0062 \* \* 3. DECREMENT CHECK - THE INTERRUPT TRAP BASE ADDRESS  
0063 \* \* IS ALTERED TO PERMIT CONTROL BY THIS FUNCTION. THE  
0064 \* \* COUNTER IS LOADED WITH A VALUE OF TWO AND A LOOP IS  
0065 \* \* USED TO PERMIT THE COUNTER TO DECREMENT ONE COUNT  
0066 \* \* A CHECK IS MADE FOR NO INTERRUPT AND THEN ANOTHER  
0067 \* \* LOOP FOR ONE COUNT DECREMENT. A CHECK IS MADE FOR  
0068 \* \* AN INTERRUPT ON THIS ZERO COUNT. ONE MORE DELAY  
0069 \* \* LOOP IS USED TO CHECK FOR NO INTERRUPT AND A  
0070 \* \* NEGATIVE COUNT VALUE.  
0071 \* \* 4. CLOCK CALIBRATION - THE INTERRUPT TRAP BASE ADDRESS  
0072 \* \* IS ALTERED TO PERMIT CONTROL BY THIS FUNCTION. A  
0073 \* \* ONE COUNT CALIBRATION USES THE COUNTER LOADED WITH  
0074 \* \* A VALUE OF ONE AND START COUNTER. A SOFTWARE  
0075 \* \* EXECUTION LOOP USING THE 4 MEGAHZ INSTRUCTION CLOCK  
0076 \* \* IS USED FOR THE APPROPRIATE MILLISECOND DELAY.  
0077 \* \* THEN A CHECK IS MADE FOR AN INTERRUPT AND THE  
0078 \* \* COUNTER IS STOPPED. THE INTERRUPT IS CLEARED AND  
0079 \* \* THE INTERRUPT TRAP BASE ADDRESS RESET FOR FULL  
0080 \* \* COUNTER CALIBRATION. FOR THE COUNTER TO GO FROM  
0081 \* \* FULL VALUE (X'FFFF') TO ZERO USING THE 8 MSEC  
0082 \* \* INCREMENT REQUIRES 131 SECONDS FOR ACCURACY OF  
0083 \* \* 2.5 PERCENT. METHOD USED FOR ONE COUNT CALIBRATION  
0084 \* \* IS USED HERE. SUCCESSFUL COMPLETION OF TEST IS  
0085 \* \* INDICATED BY A DELAY VISIBLE ON THE CONSOLE AS AN  
0086 \* \* INCREMENTING INSTRUCTION REGISTER R VALUE.  
0087 \* \* 5. RETURN TO LOADER - NORMAL TEST COMPLETION AND A  
0088 \* \* RETURN TO LOADER CONTROL  
0089 \* \*  
PAGE



```

0090 0000          ITM960 PSFG          INTERVAL TIMER MODULE TEST
0091 0000          ITMCHK EQU  ITM960
0092 0000          DEF  BITMCH          ITMCHK RETURN POINT
0093              *
0094 0000          LOADER EQU  0          ROOTSTRAP LOADER ENTRY POINT
0095              *
0096              *   1. INITIALIZATION
0097              *
0098 0000 7C000002  ONE   IOS  STATUS          LOAD STATUS REGISTER BITS 7-8-9
0099 0002 0035          STATUS DATA CONTIN,X'01C0',0 SET STATUS BITS 7-8-9
0003 01C0
0004 0000

0100              *
0101              *   DATA STORAGE
0102              *
0103 0005 0F30          CRULOC DATA X'0F30'          MODULE CRU BASE ADDRESS LOCN
0104              *
0105 0006 0170          WAIT  DATA FOUR14+4,X'01C0'
0007 01C0
0106 0008 0020          ENABLE DATA 0,X'0100'          STATUS ENABLE CRU INTERRUPTS
0009 0180

0107              *
0108 000A 7882          SSB   DATA X'7882',TRAP          CRU INTERRUPT LOCN INSTRUCTION
000B 000C

0109              *
0110 000C 0000          TRAP  DATA 0,0,TRAPSS          CRU INTERRUPT TRAP = (SSB TRAP
000D 0000
000E 000F

0111 000F 7886          TRAPSS DATA X'7886',SSTAT          TRAP STORE STATUS = (SS SSTAT)
0010 0013

0112 0011 7202          HALT  DATA X'7202',0HALT          TRAP BRANCH = (008,5)
0012 0011

0113 0013 0000          SSTAT DATA 0,0          TRAP SS STORAGE
0014 0000

0114              *
0115 0015 01AB          RETURN DATA BITMCH,X'01C0'          SET STATUS FOR RETURN
0016 01C0

0116              *
0117 0017 0000          ZERO  DATA 0          ZERO
0118              *
0119 0018 0001          COUNT1 DATA 1          COUNT VALUE = ONE
0120              *
0121 0019 0002          COUNT2 DATA 2          COUNT VALUE = TWO
0122              *
0123 001A 3FFF          FULL  DATA X'3FFF'          FULL COUNT VALUE = 14 BITS
0124              *
0125 001B FFFF          ONES  DATA X'FFFF'          ALL ONES
0126              *
0127 001C 08AE          TIMTAB DATA 2222          8 MILLISECOND TABLE
001D 0070
0128              *

```



0129	001F	0459	DATA	1113	
0130	001F	0718	DATA	1816	
0131	0020	0408	DATA	1244	
0132	0021	05F2	DATA	1506	
0133	0022	0455	DATA	1109	4 MILLISECOND TABLE
0134	0023	0037	DATA	55	
0135	0024	022C	DATA	556	
0136	0025	43A9	DATA	172A9	
0137	0026	026C	DATA	620	
0138	0027	05F2	DATA	1506	
0139	0028	022A	DATA	552	2 MILLISECOND TABLE
0140	0029	0018	DATA	27	
0141	002A	0116	DATA	278	
0142	002B	21C2	DATA	8642	
0143	002C	0136	DATA	310	
0144	002D	05F2	DATA	1506	
0145	002E	0112	DATA	274	1 MILLISECOND TABLE
0146	002F	0000	DATA	13	
0147	0030	0008	DATA	130	
0148	0031	1108	DATA	4450	
0149	0032	0008	DATA	155	
0150	0033	05F2	DATA	1506	
0151					
0152	0034		OPTTON	RES	1
0153				PAGE	



0154	0035	44840000	CONTIN	LA	4,0	SET DATA BASE REGISTER
0155	0037	44850000		LA	5,ITMCHK	SET PROCEDURE BASE REGISTER
0156	0039	44860000		LA	6,OPTION	POINT TO OPTION SWITCHES
0157	003F	44880000		STPS	OPTION	SAVE OPTION SWITCHES
0158	003D	44890000		RFNE	(0,12),1,FOURMS	IS 4MSEC FLAG SET?
0159	003F	44890010		LA	0,TIMTAR	YES, POINT TO APPROPRIATE TABLE
0160	0041	70820000		R	STRST	BRANCH TO CHANGE CODE
0161	0043	44890000	FOURMS	RFNE	(0,13),1,TWOMS	IS 4MSEC FLAG SET?
0162	0045	44890000		LA	0,TIMTAR+8	YES, POINT TO APPROPRIATE TABLE
0163	0047	70820000		R	STRST	BRANCH TO CHANGE CODE
0164	0049	44890000	TWOMS	RFNE	(0,14),1,ONEMS	IS 2MSEC FLAG SET?
0165	004B	44890000		LA	0,TIMTAR+12	YES, POINT TO APPROPRIATE TABLE
0166	004D	70820000		R	STRST	
0167	004F	44890000	ONEMS	LA	0,TIMTAR+16	1MSEC FLAG SET
0168	0051	46030000	STRST	L	3,0,0	PICK UP FIRST VALUE IN TABLE
0169	0053	48830100		ST	3,SNIP+1	PUT IT IN THE CODE
0170	0055	46030000		L	3,1,0	PICK UP SEC VALUE IN TABLE
0171	0057	48830100		ST	3,FOUR1+1	PUT IT IN THE CODE
0172	0059	46030000		L	3,2,0	PICK UP THIRD VALUE IN TABLE
0173	005B	48830100		ST	3,LOAD41-1	PUT IT IN THE CODE
0174	005D	46030000		L	3,3,0	PICK UP FOURTH VALUE IN TABLE
0175	005F	48830100		ST	3,R*LP+1	PUT IT IN THE CODE
0176	0061	46030000		L	3,4,0	PICK UP FIFTH VALUE IN TABLE
0177	0063	48830100		ST	3,FOUR3+1	PUT IT IN THE CODE
0178	0065	46030000		L	3,5,0	PICK UP SIXTH VALUE IN TABLE
0179	0067	48830100		ST	3,FOUR3+3	PUT IT IN THE CODE
0180	0069	44860010		LA	6,SSSTAT+1	SET FLAG REGISTER TO STATUS LOC
0181	006B	44070000		L	7,CRU LOC	SET CRU BASE REGISTER
0182	006D	340F0000		SETB	15,0	INITIAL STOP COUNTER
0183	006F	340F0000		SETB	0,0	INITIAL CLEAR INTERRUPT
0184			*			
0185	0071	44890011		LA	0,HALT	LOAD TRAP BRANCH HALT ADDRESS
0186	0073	48890012		ST	0,HALT+1	RESTORE HALT TRAP BRANCH ADDR
0187			*			
0188	0075	14080004		MOV	SSB,(Y1941,4)	LOAD CRU INTERRUPT LOCATION
0189	0077	14080005		MOV	SSB+1,(Y1951,4)	LOAD SSB TRAP ADDRESS
0190			*			
0191	0079	44890017		L	0,ZERO	LOAD REGISTER WITH COUNT
0192	007B	68000080		LDOR	(0,0),X1801	CLEAR ALL MODULE LINES
0193			*			
0194	007D	2C000080		STOR	(0,0),X1801	INTERROGATE MODULE LINES
0195			*			
0196	007F	10809410		CM	(X1801,4),ONES	CONTINUITY CHECK
0197	0081	72020081		B	05,5	ERROR = INTERRUPT LINE NOT SET
0198	0083	70820087		B	CLEAR	OK = MODULE INTERRUPT
0199	0085	72020085		B	05,5	MODULE NOT PLUGGED IN
0200			*			
0201	0087	340F0000	CLEAR	SETB	0,0	CLEAR INTERRUPT
0202	0089	4481008F		LA	1,END1	LOAD LDS TRANSFER ADDRESS
0203	008B	48810088		ST	1,ENABLE	ALTER LDS TRANSFER ADDRESS



```

0204 0000 70000000      LDS  ENABLE          ENABLE CRU INTERRUPTS
0205 *
0206 000F 70020001  END1  R    S+2          TEST 1, COMPLETE
0207 *
0208 *      2. ZERO INPUT INTERRUPT
0209 *
0210 0001 340F0000  TWO  SETB  15,0          STOP COUNTER
0211 0003 34000000          SETB  0,0          CLEAR INTERRUPT
0212 0005 44010001          LA    1,0TWO11     LOAD TRAP BRANCH ADDRESS
0213 0007 48010012          ST   1,HALT+1     ALTER TRAP BRANCH ADDRESS
0214 0009 44000017          L    0,ZERO       LOAD REGISTER WITH COUNT
0215 000B 0801F000          LDCR (1,14),X'00' ZERO 14 BITS COUNTER
0216 000D 340F0000          SETB  15,1       START COUNTER
0217 *
0218 000F 7202000F          R    05,5        ERROR = SHOULD CONTINUE AT S+2
0219 *
0220 00A1 30000015  TWO11  RBNE  0,0,S+4     CHECK FOR INTERRUPT
0221 00A3 72020013          R    05,5        ERROR = NO INTERRUPT
0222 *
0223 00A5 34000000          SETB  0,0        CLEAR INTERRUPT
0224 00A7 44010010          LA    1,TWO1     LOAD LDS TRANSFER ADDRESS
0225 00A9 48010008          ST   1,ENABLE    ALTER LDS TRANSFER ADDRESS
0226 00AB 70000000          LDS  ENABLE      CLEAR STATUS REGISTER
0227 00AD 4401000F  TWO1  LA    1,0TWO12     LOAD TRAP BRANCH ADDRESS
0228 00AF 48010012          ST   1,HALT+1     ALTER TRAP BRANCH ADDRESS
0229 00B1 340F0000          SETB  15,0       STOP COUNTER
0230 00B3 2C01F000          STCR (1,14),X'00' RETRIEVE COUNT VALUE
0231 00B5 10000410          CM   (X'00',4),ONES CHECK FOR NEGATIVE VALUE
0232 00B7 72020007          R    05,5        ERROR = ILLEGAL VALUE
0233 00B9 70070000          NOP             VALUE MAY BE ZERO
0234 00BB 70070000          NOP             CONTINUE
0235 *
0236 00BD 300000C1          RBNE  0,1,S+4     CHECK FOR INTERRUPT
0237 00BF 7202000F  TWO12  R    05,5        ERROR = INTERRUPT
0238 *
0239 00C1 34000000          SETB  0,0        CLEAR INTERRUPT
0240 00C3 44010005          LA    1,0TWO13     LOAD TRAP BRANCH ADDRESS
0241 00C5 48010012          ST   1,HALT+1     ALTER TRAP BRANCH ADDRESS
0242 00C7 340F0000          SETB  15,1       START COUNTER
0243 00C9 2C01F000  LOOP2  STCR (1,14),X'00' RETRIEVE COUNT VALUE
0244 00CB 10000410          CM   (X'00',4),ONES CHECK FOR -1 VALUE
0245 00CD 7202000D          B    05,5        ERROR = ILLEGAL VALUE
0246 00CF 70020009          B    LOOP2       LOOP UNTIL COUNTER CHANGES
0247 00D1 70070000          NOP             CONTINUE
0248 *
0249 00D3 300000C7          RBNE  0,1,END2     CHECK FOR INTERRUPT
0250 00D5 72020005  TWO13  R    05,5        ERROR = INTERRUPT
0251 *
0252 00D7 70020009  END2   R    S+2          TEST 2, COMPLETE
0253 *

```



```

0254          * 3. DECREMENT CHECK
0255          *
0256 0000 340F0000 THREE  SETB 15,0      STOP COUNTER
0257 0000 340F0000          SETB 0,0      CLEAR INTERRUPT
0258 0010 448100FF          LA 1,THREEI    LOAD TRAP BRANCH ADDRESS
0259 000F 48810012          ST 1,HALT+1  ALTER TRAP BRANCH ADDRESS
0260 00E1 44000019          L 0,COUNT2   LOAD REGISTER WITH COUNT
0261 00E3 9801F000          LOCR (1,14),X'10'  LOAD COUNT VALUE = TWO
0262          *
0263 00E5 340F0000          SETB 15,1    START COUNTER
0264 00E7 2C01F000 LOOP31  STCR (1,14),X'10'  RETRIEVE COUNT VALUE
0265 00E9 1C800001          CM  (X'10',4),1   CHECK FOR VALUE OF 1
0266 00EB 720200FB          B 05,5        ERROR = ILLEGAL VALUE
0267 00ED 700200F7          B LOOP31      LOOP UNTIL COUNTER CHANGES
0268 00EF 70070000          NOP          CONTINUE
0269          *
0270 00F1 300000F5          RBNE 0,1,LOOP32  CHECK FOR INTERRUPT
0271 00F3 720200F3          B 05,5        ERROR = INTERRUPT
0272          *
0273 00F5 2C01F000 LOOP32  STCR (1,14),X'10'  RETRIEVE COUNT VALUE
0274 00F7 10000417          CM  (X'10',4),ZERO  CHECK FOR ZERO COUNT
0275 00F9 720200F9          B 05,5        ERROR = ILLEGAL VALUE
0276 00FB 700200F5          B LOOP32      LOOP UNTIL COUNTER CHANGES
0277 00FD 720200FD          B 05,5        ERROR = SHOULD INTERRUPT
0278          *
0279 00FF 300000FF THREEI  RBNE 0,1,THREEI  CHECK FOR INTERRUPT
0280 0101 340F0000          SETB 0,0      CLEAR INTERRUPT
0281 0103 44830109          LA 3,LOOP33   LOAD LDS TRANSFER ADDRESS
0282 0105 48830008          ST 3,ENABLE   ALTER LDS TRANSFER ADDRESS
0283 0107 7C000008          LDS ENABLE   CLEAR STATUS REGISTER
0284          *
0285 0109 2C01E000 LOOP33  STCR (1,14),X'10'  RETRIEVE COUNT VALUE
0286 010B 1000041B          CM  (X'10',4),ONE  CHECK FOR =1 COUNT
0287 010D 7202010D          B 05,5        ERROR = ILLEGAL VALUE
0288 010F 70020109          B LOOP33      LOOP UNTIL COUNTER CHANGES
0289 0111 70070000          NOP          CONTINUE
0290          *
0291 0113 30000097          RBNE 0,1,3+4  CHECK FOR INTERRUPT
0292 0115 72020115          B 05,5        ERROR = INTERRUPT
0293          *
0294 0117 340F0000          SETB 15,0    STOP COUNTER
0295 0119 34000000          SETB 0,0    CLEAR INTERRUPT
0296          *
0297 011B 7002011D ENDS   B 3+2      TEST 3. COMPLETE
0298          *
0299          * 4. CLOCK CALIBRATION
0300          * INSTRUCTION EXECUTION TIMES FOR TIME DELAY FOLLOW.
0301          * COUNT BEGINS AFTER EXECUTION OF THE START COUNTER
0302          * (SETH) INSTRUCTION AND ENDS ON ZERO COUNT.
0303          * LA 2,503 MICROSECONDS

```





```

0304 * ST 3.583 MICROSECONDS
0305 * B 3.117 MICROSECONDS
0306 * ARR 3.416 MICROSECONDS (NO SIGN CHANGES)
0307 * ARR 3.167 MICROSECONDS (IF SIGN CHANGES)
0308 * BRNF 3.083 MICROSECONDS
0309 *
0310 *4MSEC ONE CLOCK CALIBRATION REQUIRES DELAY OF 8000
0311 * +/- 200 MICROSECONDS. INTERRUPT WINDOW IS 7800 TO
0312 * 8200 MICROSECONDS.
0313 *4MSEC ONE CLOCK CALIBRATION REQUIRES DELAY OF 4000
0314 * +/- 100 MICROSECONDS. INTERRUPT WINDOW IS 3900 TO
0315 * 4100 MICROSECONDS.
0316 *2MSEC ONE CLOCK CALIBRATION REQUIRES DELAY OF 2000
0317 * +/- 50 MICROSECONDS. INTERRUPT WINDOW IS 1950 TO
0318 * 2050 MICROSECONDS.
0319 *1MSEC ONE CLOCK CALIBRATION REQUIRES DELAY OF 1000
0320 * +/- 25 MICROSECONDS. INTERRUPT WINDOW IS 975 TO
0321 * 1025 MICROSECONDS.
0322 *
0323 0110 340F0000 FOUR SETB 15,0 STOP COUNTER
0324 011F 34000000 SETB 0,0 CLEAR INTERRUPT
0325 0121 44010135 LA 1,0FOUR1 LOAD TRAP BRANCH ADDRESS
0326 0123 48010012 ST 1,HALT+1 ALTER TRAP BRANCH ADDRESS
0327 0125 44000018 L 0,COUNT1 LOAD REGISTER WITH COUNT
0328 0127 0001F080 LDCR (1,14),XTR01 LOAD COUNT VALUE = ONE
0329 *
0330 0120 340F0000 SETB 15,1 START COUNTER
0331 0128 44010000 SNGLP LA 1,3=3 SINGLE LOOP
0332 0120 0C1F0120 ARR -1,3,1 DELAY
0333 012F 44020138 LA 2,0FOUR2 LOAD TRAP BRANCH ADDRESS 2.583
0334 0131 48020012 ST 2,HALT+1 ALTER TRAP BRANCH ADDRESS3.583
0335 0133 70020137 R FOUR1 INTERRUPT MUST NOT OCCUR 3.117
0336 *
0337 0135 72020135 FOUR1 R 03,5 ERROR = INTERRUPT
0338 *
0339 0137 44020000 FOUR1 LA 2,3=3 WINDOW
0340 0139 0C2F0139 ARR -1,3,2 DELAY
0341 *
0342 013P 3000013F FOUR12 BRNF 0,0,3+4 CHECK FOR INTERRUPT
0343 013C 7202013D R 03,5 ERROR = NO INTERRUPT
0344 *
0345 013F 34000000 SETB 0,0 CLEAR INTERRUPT
0346 0141 44030147 LA 3,FOUR1F LOAD LDS TRANSFER ADDRESS
0347 0143 48030008 ST 3,ENABLE ALTER LDS TRANSFER ADDRESS
0348 0145 7C000008 LDS ENABLE CLEAR STATUS INTERRUPT
0349 *
0350 0147 70020149 FOUR1E R 3+2 ONE COUNT CALIBRATION OK
0351 *
0352 * FULL COUNT CALIBRATION (16383 COUNTS)
0353 *4MSEC REQUIRES DELAY LOOP OF 131064 +/- 3276 MILLISECONDS

```



```

0354 * INTERRUPT WINDOW IS 127700 TO 134340 MILLISECONDS
0355 *4MSEC REQUIRES DELAY LOOP OF 65532 +/- 1630 MILLISECONDS
0356 * INTERRUPT WINDOW IS 63094 TO 67170 MILLISECONDS
0357 *2MSEC REQUIRES DELAY LOOP OF 32766 +/- 819 MILLISECONDS
0358 * INTERRUPT WINDOW IS 31047 TO 33505 MILLISECONDS
0359 *1MSEC REQUIRES DELAY LOOP OF 16383 +/- 409 MILLISECONDS
0360 * INTERRUPT WINDOW IS 15974 TO 16702 MILLISECONDS.
0361 *NOTE: ALL DELAY LOOPS ASSUME THAT ONE MEMORY CYCLE OF 750
0362 * NANOSECONDS IS USED EVERY 30 MICROSECONDS TO REFRESH
0363 * SEMICONDUCTOR MEMORY.
0364 *THE INTERVAL TIMER IS CHECKED TO AN ACCURACY OF 2.5 PERCENT
0365 *
0366 0140 340F0000 FOUR2 SETB 15,0 STOP COUNTER
0367 0140 34000000 SETB 0,0 CLEAR INTERRUPT
0368 0140 44010100 LA 1,0FOUR23 LOAD TRAP BRANCH ADDRESS
0369 014F 48010012 ST 1,HALT+1 ALTER TRAP BRANCH ADDRESS
0370 0151 4400001A L 0,FULL LOAD REGISTER WITH COUNT
0371 0153 00010000 LDCR (1,14),Y1001 LOAD FULL COUNT VALUE = 16383
0372 *
0373 0155 340F0000 SETB 15,1 START COUNTER
0374 0157 44010000 LA 1,3=3 OUTER LOOP
0375 0150 44027FFF LOOP41 LA 2,X17FFF1 INNER LOOP = 32,767 TIMES
0376 0150 0C2F0150 ARR =1,3,2 INNER LOOP
0377 0150 0C1F0150 ARR =1,LOOP41,1 OUTER LOOP
0378 015F 44030000 RMLP IA 3,3=3 REMAINDER LOOP 2.503
0379 0161 0C3F0161 ARR =1,3,3
0380 0163 30000163 BRNE 0,0,3 ERROR IF BOARD IS REMOVED
0381 0165 44020175 LA 2,0FOUR14 LOAD TRAP BRANCH ADDRESS
0382 0167 48020012 ST 2,HALT+1 ALTER TRAP BRANCH ADDRESS
0383 0160 70020100 R FOUR3
0384 *
0385 0160 72020100 FOUR13 R 00,5
0386 *
0387 0160 44030000 FOUR3 LA 3,3=3 LOAD TOLERANCE LOOP
0388 016F 44020000 LA 2,3=3 INNER TOLERANCE LOOP
0389 0171 0C2F0171 ARR =1,3,2 INNER LOOP
0390 0173 0C3F016F ARR =1,3=4,3 OUTER LOOP
0391 *
0392 0175 30000170 FOUR14 BRNE 0,0,FOUR4 CHECK INTERRUPT
0393 0177 7C000000 LDS WAIT
0394 0170 72020170 R 00,5 ERROR NO INTERRUPT
0395 *
0396 0170 70020170 FOUR4 R 3+2 FULL COUNT CALIBRATION OK
0397 *
0398 0170 340F0000 SETB 15,0 STOP COUNTER
0399 017F 34000000 SETB 0,0 CLEAR INTERRUPT
0400 0181 44030107 LA 3,DELAY1 LOAD LDS TRANSFER ADDRESS
0401 0183 48030000 ST 3,ENABLE ALTER LDS TRANSFER ADDRESS
0402 0185 7C000000 LDS ENABLE CLEAR STATUS INTERRUPT
0403 *

```



```

0404          *          DELAY FOR POSSIBLE HALT
0405          *
0406 01A7 4883018A DELAY1 ST  3,S+3          STORE SR3 IN LOWER NOP
0407 01A9 70070000          NOP          TEMPORARY REGISTER STORAGE
0408 01AA 0C310187          ARR  +1,DELAY1,3  DELAY FOR POSSIBLE HALT
0409 01AD 48830100 DELAY2 ST  3,S+3          STORE SR3 IN LOWER NOP
0410 01AF 70070000          NOP          TEMPORARY REGISTER STORAGE
0411 0191 0C310180          ARR  +1,DELAY2,3  DELAY FOR POSSIBLE HALT
0412 0193 48830196 DELAY3 ST  3,S+3          STORE SR3 IN LOWER NOP
0413 0195 70070000          NOP          TEMPORARY REGISTER STORAGE
0414 0197 0C310193          ARR  +1,DELAY3,3  DELAY FOR POSSIBLE HALT
0415 0199 4883019C DELAY4 ST  3,S+3          STORE SR3 IN LOWER NOP
0416 019B 70070000          NOP          TEMPORARY REGISTER STORAGE
0417 019D 0C310199          ARR  +1,DELAY4,3  DELAY FOR POSSIBLE HALT
0418 019F 488301A2 DELAY5 ST  3,S+3          STORE SR3 IN LOWER NOP
0419 01A1 70070000          NOP          TEMPORARY REGISTER STORAGE
0420 01A3 0C31019F          ARR  +1,DELAY5,3  DELAY FOR POSSIBLE HALT
0421          *
0422 01A5 700201A7 END4  P  S+2          TEST 4. COMPLETE
0423          *
0424          * 5. RETURN TO LOADER
0425          *
0426 01A7 34000000 FIVE  SETB 0,0          CLEAR INTERRUPT
0427 01A9 7C000015          LDS RETURN      LOAD STATUS TO MASK INTERRUPTS
0428          *
0429 01AB 70020000 RITMCH P  LOADER          RETURN TO LOADER CONTROL
0430 01AD          FND  STATUS

```



## ALPHABETICAL INDEX

### INTRODUCTION

The following index lists key words and concepts from the subject material of the manual together with the area(s) in the manual that supply major coverage of the listed concept. The numbers along the right side of the listing reference the following manual areas:

- Sections - References to Sections of the manual appear as "Section x" with the symbol x representing any numeric quantity.
- Appendixes - References to Appendixes of the manual appear as "Appendix y" with the symbol y representing any capital letter.
- Paragraphs - References to paragraphs of the manual appear as a series of alphanumeric or numeric characters punctuated with decimal points. Only the first character of the string may be a letter; all subsequent characters are numbers. The first character refers to the section or appendix of the manual in which the paragraph is found.
- Tables - References to tables in the manual are represented by the capital letter T followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the table). The second character is followed by a dash (-) and a number:

Tx-yy

- Figures - References to figures in the manual are represented by the capital letter F followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the figure). The second character is followed by a dash (-) and a number:

Fx-yy

- Other entries in the Index - References to other entries in the index are preceded by the word "See" followed by the referenced entry.



Address:		Data:	
CRU Input Bit . . . . .	.T2-1	Control and Transfer of	4.2.3
CRU Output Bit . . . . .	.T2-1	Structure . . . . .	8.2.3
Interrupt Trap Base . . . . .	8.2.4	Decrement Check . . . . .	8.2.4
Addressing . . . . .	4.3.1	Description and Installation,	
Module and Line . . . . .	4.2.2	General . . . . .	Section I
Adjustments, Time Base Interval . . . . .	.F1-2	Diagram, Interval Timer Block . . . . .	.F4-1
AM Field . . . . .	4.2.4	Directives, Assembler . . . . .	.F2-1
Assembler Directives . . . . .	.F2-1	Documents, Related . . . . .	Preface
Assembly Drawings . . . . .	6.1	Drawings . . . . .	Section VI
Assignments:		Drawings and Parts Lists, Index of . . . . .	6.1
Connector Pin . . . . .	4.2.1	Drawings:	
Interval Timer Module Connector Pin . . . . .	.T4-2	Assembly . . . . .	6.1
Module Connector Pin . . . . .	.F4-2	Electrical . . . . .	6.1
BBNE Instruction . . . . .	2.1, 4.2.5.2	Electrical Drawings . . . . .	6.1
Bit:		Equipment Configuration . . . . .	8.2.2
Address:		Event Counter . . . . .	4.2.5.2
CRU Input . . . . .	.T2-1	Expansion Ports:	
CRU Output . . . . .	.T2-1	External . . . . .	1.2.2
Functions, CRU . . . . .	.T2-1	Internal . . . . .	1.2.2
Block Diagram, Interval Timer . . . . .	.F4-1	External Expansion Ports . . . . .	1.2.2
Cables, Custom . . . . .	1.2.3	Fault Isolation . . . . .	5.3
Calibration, Clock . . . . .	8.2.4	Component Level . . . . .	5.3.2
Check, Decrement . . . . .	8.2.4	Module Level . . . . .	5.3.1
Clock:		Features, Performance Demonstration	
Calibration . . . . .	8.2.4	Test Control . . . . .	8.2.10
Interval Timer . . . . .	1.1	Field:	
Signals . . . . .	1.1	AM . . . . .	4.2.4
Component Level, Fault Isolation . . . . .	5.3.2	M and N . . . . .	4.2.4
Configuration, Equipment . . . . .	8.2.2	V1 . . . . .	4.2.4
Configurations:		Format, CRU Input/Output Instruction . . . . .	4.2.4
CRU Mechanical . . . . .	.F1-3	Functions, CRU Bit . . . . .	.T2-1
Interval Timer Module . . . . .	.T1-1	General Description and Installation . . . . .	Section I
Time Interval Jumper . . . . .	.T1-3	Generation, Time Interval . . . . .	4.3.3
Connector Pin Assignments . . . . .	4.2.1	Implementation, List, Logic . . . . .	Section VII
Interval Timer Module . . . . .	.T4-2	Increments, Time Base . . . . .	1.2.1
Module . . . . .	.F4-2	Index of Drawings and Parts Lists . . . . .	6.1
Considerations, Power-Up . . . . .	2.2.1	Initialization . . . . .	8.2.4
Control and Transfer of Data . . . . .	4.2.3	Initialization Example, Timer . . . . .	.F2-2
Control Features, Performance		Input, Performance Demonstration Test . . . . .	8.2.6
Demonstration Test . . . . .	8.2.10	Input/Output Instruction Format, CRU . . . . .	4.2.4
Counter:		Installation . . . . .	1.2
Event . . . . .	4.2.5.2	Procedure . . . . .	1.2.3
Program . . . . .	4.2.5.2	Instruction:	
CPU Interface . . . . .	4.2	BBNE . . . . .	2.1, 4.2.5.2
CPU Interface Signals . . . . .	.T4-1	LDCR . . . . .	2.1, 4.2.6.1
CRU Bit Functions . . . . .	.T2-1	Instruction Sequence, Sample . . . . .	.F2-3
CRU Input Bit Address . . . . .	.T2-1	Instruction:	
CRU Input Transfer of Data and		SETB . . . . .	2.1, 4.2.6.2
Instructions . . . . .	4.2.5	STCR . . . . .	2.1, 4.2.5.1
CRU:		TSBX . . . . .	2.1, 4.2.5.3, 4.2.6.3
Input/Output Instruction Format . . . . .	4.2.4	XBNE . . . . .	2.1, 4.2.5.4
Mechanical Configurations . . . . .	.F1-3	Instructions:	
Output Bit Address . . . . .	.T2-1	CRU Output Transfer of Data and . . . . .	4.2.6
Output Transfer of Data and		Operating . . . . .	Section III
Instructions . . . . .	4.2.6	Interface and Module Specification . . . . .	Section IV
Custom Cables . . . . .	1.2.3	Interface, CPU . . . . .	4.2
Data and Instructions, CRU Input			
Transfer of . . . . .	4.2.5, 4.2.6		



Internal:			
Expansion Ports	1.2.2		
Ports, Standard	1.2.2		
Interrupt:			
Request	2.2		
Servicing	2.2.2		
Storage Flip-Flop Logic	F4-3		
Interrupt Trap Base Address	8.2.4		
Interrupt, Zero Input	8.2.4		
Interrupts	4.3.2		
Interval Adjustments, Time Base	F1-2		
Interval Module Specifications	T1-2		
Interval Timer:			
Block Diagram	F4-1		
Clock	1.1		
Module:			
Configurations	T1-1		
Connector Pin Assignments	T4-2		
Operation	2.1		
Register Loading Logic	F4-4		
Isolation, Fault	5.3		
ITM960	8.2.1		
Jumper Configurations, Time Interval	T1-3		
LDCR Instruction	2.1, 4.2.6.1		
Level:			
Fault Isolation:			
Component	5.3.2		
Module	5.3.1		
List, Logic Implementation	Section VII		
Lists:			
Index of Drawings and Parts	6.1		
Parts	6.1		
Loading Logic, Interval Timer Register	F4-4		
Loading Procedures, Performance			
Demonstration Test	8.2.9		
Location, Slot	1.2.2		
Logic Implementation List	Section VII		
M and N Field	4.2.4		
Maintenance	Section 5		
Mechanical Configurations, CRU	F1-3		
Module and Line Addressing	4.2.2		
Module:			
Configurations, Interval Timer	T1-1		
Connector Pin:			
Assignments	F4-2		
Assignments, Interval Timer	T4-2		
Level, Fault Isolation	5.3.1		
Operation, Interval Timer	2.1		
Operating Instructions	Section III		
Operation:			
Interval Timer Module	2.1		
Theory of	4.3		
Output, Performance Demonstration Test	8.2.7		
Parts Lists	6.1		
Performance Demonstration			
Test	Section VIII, 5.2		
Control Features	8.2.10		
Description	8.2		
Input	8.2.6		
Loading Procedures	8.2.9		
Output	8.2.7		
Restrictions	8.2.8		
Ports:			
External Expansion	1.2.2		
Internal Expansion	1.2.2		
Standard Internal	1.2.2		
Power-Up Considerations	2.2.1		
Procedure, Installation	1.2.3		
Procedures, Performance Demonstration			
Test Loading	8.2.9		
Program:			
Counter	4.2.5.2		
Structure	8.2.4		
Programming Considerations	2.2		
Programs, Support	8.2.5		
Register Loading Logic, Interval Timer	F4-4		
Related Documents	Preface		
Relationship Between Real Time and			
the Counter Values	T2-1		
Request, Interrupt	2.2		
Required Test Equipment	T5-1		
Restrictions, Performance Demonstration			
Test	8.2.8		
Sample Instruction Sequence	F2-3		
Schematic	6.1		
Selection, Time Base	1.2.1		
Servicing, Interrupt	2.2.2		
SETB Instruction	2.1, 4.2.6.2		
Signals:			
Clock	1.1		
CPU Interface	T4-1		
Slot Location	1.2.2		
Slot Selection	1.2.2		
Specification, Interface and			
Module	Section IV		
Specifications, Interval Module	T1-2		
Standard Internal Ports	1.2.2		
STCR Instruction	2.1, 2.2, 4.2.5.1		
Storage Flip-Flop Logic, Interrupt	F4-3		
Structure:			
Data	8.2.3		
Program	8.2.4		
Support Programs	8.2.5		
Test Control Features, Performance			
Demonstration	8.2.10		
Test Description, Performance			
Demonstration Test	5.2, 8.2		
Test:			
Input, Performance Demonstration	8.2.6		
Loading Procedures, Performance			
Demonstration	8.2.9		
Output, Performance Demonstration	8.2.7		
Performance Demonstration	Section VIII		
Restrictions, Performance			
Demonstration	8.2.8		
Theory of Operation	4.3		



Time Base:		Unit Specification . . . . .	Section III
Increments . . . . .	1.2.1	Update Example, Timer . . . . .	F2-3
Interval Adjustments . . . . .	F1-2		
Selection . . . . .	1.2.1	Values, Relationship Between Real Time	
Time Interval:		and the Counter . . . . .	T2-1
Generation . . . . .	4.3.3	V1 Field . . . . .	4.2.4
Jumper Configurations . . . . .	T1-3		
Timer:		XBNE Instruction . . . . .	2.1, 4.2.5.4
Initialization Example . . . . .	F2-2	Zero Input Interrupt . . . . .	8.2.4
Update Example . . . . .	F2-3		
TSBX Instruction . . . . .	2.1, 4.2.5.3, 4.2.6.3		

# USER'S RESPONSE SHEET

**Manual Title:** Model 960 Computer Communications Register Unit  
Interval Timer Module User's Manual (966374-9701)

**Manual Date:** 1 December 1978 **Date of This Letter:** \_\_\_\_\_

**User's Name:** \_\_\_\_\_ **Telephone:** \_\_\_\_\_

**Company:** \_\_\_\_\_ **Office/Department:** \_\_\_\_\_

**Street Address:** \_\_\_\_\_

**City/State/Zip Code:** \_\_\_\_\_

Please list any discrepancy found in this manual by page, paragraph, figure, or table number in the following space. If there are any other suggestions that you wish to make, feel free to include them. Thank you.

CUT ALONG LINE

Location in Manual	Comment/Suggestion
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____
_____	_____

NO POSTAGE NECESSARY IF MAILED IN U.S.A.  
FOLD ON TWO LINES (LOCATED ON REVERSE SIDE), TAPE AND MAIL



FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES

**BUSINESS REPLY MAIL**

FIRST CLASS PERMIT NO. 7284 DALLAS, TX


POSTAGE WILL BE PAID BY ADDRESSEE

**TEXAS INSTRUMENTS INCORPORATED**  
DIGITAL SYSTEMS GROUP

ATTN: TECHNICAL PUBLICATIONS  
P.O. Box 2909 M/S 2146  
Austin, Texas 78769



FOLD



**TEXAS INSTRUMENTS**  
**INCORPORATED**

DIGITAL SYSTEMS DIVISION  
POST OFFICE BOX 2909 AUSTIN, TEXAS 78769