# 32/75 System Architecture Course No. 340 Student Workbook

July 1981

Publication Order Number: 359-000361-000



32/75 SYSTEM ARCHITECTURE Course No. 340/2 Weeks

PREREQUISITES: A knowledge of electronic fundamentals, number systems, digital logic, and data processing techniques. Two years of maintaining software programmable equipment is required.

DESCRIPTION: Course No. 340 provides the student with the knowledge needed to efficiently operate, test, adjust, and troubleshoot the SYSTEMS 32/75 to the board level. The course familiarizes the student with the physical and functional features of all the units in the SYSTEMS 32/75. Topics discussed include: Computer organization and characteristics, system integration, physical layout and packaging, instruction set, diagnostics, and block diagram analysis of each system and function level module. During laboratory sessions, the student develops his troubleshooting skills by diagnosing simulated malfunctions placed in the equipment by the instructor.

#### STUDENT INFORMATION

Welcome to the SYSTEMS Training Center. We hope your stay with us is both rewarding and pleasant.

#### STUDENT LOUNGE

We have provided a Student Lounge for your use. You may make your choice of coffee, tea or hot chocolate, and donuts will be furnished each morning. There is no charge for any of these; however, if we are to have a constant supply of coffee, please make a new pot-full when you empty one. Please insure that only Brim is made in the pot marked Brim.

#### CLASS HOURS

Our class hours are normally 8:30 A.M. to 4:30 P.M. with an hour for lunch, but in some cases classes will be required to meet in the evenings. Also, your instructor may slightly modify this schedule from time to time to allow proper flow of the course material. Break times will be at the instructor's discretion.

#### KEEPING THE FACILITY CLEAN

We solicit your cooperation for helping us keep our area clean. This will not be a problem, even though we have a large number of people here, if each of you gives us a hand by tidying your work area when you leave it. Please do not take coffee into the lab.

#### ASSISTANCE WITH PROBLEMS

If you run into a problem that your instructor cannot solve for you, please do not hesitate to seek the assistance of the administrative staff or the Training Manager.

#### TELEPHONE CALLS AND CORRESPONDENCE

Your incoming telephone calls may be placed to 1-305-587-2900 X3042. The receptionist will take a message (if you are in class) and post it on the bulletin board in the student lounge. If you have a genuine emergency call, incoming or outgoing, we will handle it immediately. For outgoing emergency calls, contact the Training Manager or the administrative staff.

Any incoming mail may be addressed to:

SYSTEMS ENGINEERING LABORATORIES, INC. 6901 W. Sunrise Blvd. Ft. Lauderdale, Fl. 33313 Attn: (Your Name) c/o Training Department

#### STUDENT BADGES

While you are with us, you are asked to wear a student badge. We appreciate your cooperation. Your access is to the Training area only. Please do not forget to return the badge to your instructor before you leave.

#### SYSTEMS TRAINING PHILOSOPHY


Finally a word about our training philosophy. Our courses are very laboratory intensive. If you expect to gain maximum benefit from the course, you must do the lab exercises. The instructor will be available to assist you in lab (but will not do the project for you). We like to conduct our classroom sessions to interact with the instructor and your classmates. This makes the sessions more interesting, and more learning effective.

Enjoy your stay!!

Gany D. McCoy Training Manager

GDM: lab

## STERIS facilities tour map



#### SYSTEMS TRAINING DEPARTMENT

### END OF COURSE CRITIQUE

STUD	ENT_	COURSE
COMPANY		DATE
INST	RUCT	OR(S)
1. 1	How	much experience do you have in the computer industry?
1	B. C.	0-1 Year 1-3 Years 3-5 Years Over 5 Years
2.	How	appropriate was the length of this course?
!	B. C. D.	Much too long, I could have easily learned the subject in 25% less time A little too long, I could have learned the subject in 10% less time Just right A little too short, I could have used about 10% more time Much too short, I could have used about 25% more time
1	A. B. C. D.	Could have used much less lab time (20% less) Could have used less lab time (10% less) Lab time was sufficient Would have liked more lab time (10% more) Would have liked much more lab time (20% more)
1	A. B. C. D.	objectives for a unit of study were presented in such a way that:  I always knew what I was expected to learn I usually knew what I was expected to learn I occasionally had an idea of what should be learned I seldom knew what I was expected to learn I never had an idea of what should be learned

- 5. The content of the course was presented in a sequence that was:
  - A. Well organized and very easy to follow throughout
  - B. Usually well organized and easy to follow
  - C. Fairly organized; at times difficult to follow
  - D. Disorganized and difficult to follow
  - E. Disorganized and very difficult to follow
- 6. How would you rate the visual aids (such as illustrations in the student materials, slides, transparencies, etc.) in terms of helping you to learn the materials?
  - A. Good quality and sufficient numbers of visual aids
  - B. Fair quality and adequate numbers of visual aids
  - C. Good quality but not enough visual aids
  - D. Poor quality but sufficient numbers of visual aids
  - E. Poor quality and not enough visual aids
- 7. How would you evaluate your ability to use the documentation (manuals, listings, etc.) in your work as a result of this course?

#### Comments

- A. Excellent
- B. Good
- C. Fair
- D. Poor
- E. Not applicable
- 8. In regard to assistance you received during conference or lab, mark one of the following.
  - A. I did not require assistance
  - B. The assistance I received was excellent
  - C. I could have used assistance about one to three times more each day
  - D. I could have used assistance about four to six times more each day
  - E. The quality of assistance I received was inadequate
- 9. When going into lab, I felt that the conference sessions had prepared me:
  - A. Excellently
  - B. Very well
  - C. Marginally
  - D. Poorly
  - E. No lab in this course

- 10. The directions for lab projects were:
  - A. Always clear and easy to understand
  - B. Usually clear and easy to understand
  - Often unclear
  - Very unclear and required additional instructions to understand
  - No lab in this course
- 11. How well would you evaluate the subject matter expertise of the instructor?

#### Comments

- A. Excellent
- Good
- Fair С.
- Poor D.
- 12. How would you rate the instructor's ability to present the material?

#### Comments

- A. Excellent
- B. Good
- C. Fair
- D. Poor
- 13. How would you rate the instructor's ability to relate to the students?
  - A. Very helpful, very cooperative, very responsive

  - B. Cooperative, responsiveC. Cooperative but sometimes abrupt
  - D. Antagonistic and degrading to the student
- 14. What is your overall opinion of the training department, the staff and its facilities?

#### Comments

- A. Excellent
- B. Good
- C. Fair
- D. Poor

Please use the reverse side for any comment you wish to make. Some topics you may wish to address are: publications, instructor ability, additional courses, weak or strong points in this course, technical level of course, etc.

#### Section II - Documentation

1.	What is your opinion of SYSTEMS standard publications?
2.	Do you like the format?
3.	Are the manuals reasonably free of typographical errors?
4.	Are they technically accurate (please be specific)?
5.	What changes in the documentation would you suggest?

#### Section III - Product Evaluation

1.	What is your opinion of the products studied in this course?
2.	What is your application of these products?
3.	What would make these products more attractive to your application?
4.	Do you think you are getting good product support from SYSTEMS (please be specific)?
5.	Would you recommend that your company continue to use SYSTEMS products?

COURSE SCHEDULE

П	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
	INTRO TO COURSE	INSTRUCTION SET	I/O W/O INTERRUPTS	I/O WITH INTERRUPTS	SCRATCHPAD
L	1. CPU BLOCK DIAGRAM	1. OPERATING MODES	1. INTRODUCTION TO I/O (CLASS 0,1, 2,3,D,E,F)	1. I/O INTERRUPT PHILOSOPHY	1. INTRO TO SCRATCHPAD
2	2. SYSTEM BLOCK DIAGRAM	2. INTRODUCTION TO INSTRUCTION SET	2. I/O INSTRUCTIONS A) CLASS 3	2. I/O PROGRAMMING WITH INTERRUPTS	2. PSD INT/TRAP PROCESSING
3	3. SYSTEM CON- FIGURATION	3. INSTRUCTION GROUPS	B) CLASS 0,1,2 C) CLASS E	(CLASS 0,1,2,E)	
4	4. POWER DISTRIBUTION AND CLOCK DISTRIBUTION				·
5	1. LAB FAMILIARIZATION	1. INSTRUCTION SET THUMB-INS	1. I/O PROGRAMMING THUMB-INS	1. I/O PROGRAMMING THUMB-INS WITH INTERRUPTS	1. ICL LOADING AND SCRATCHPAD CHECKOUT
6	2. MODULE IDENTIFICATION			2. MODIFIED I/O PROGRAMS TO	2. INT/TRAP THUMB-INS
7	3. CONTROL PANEL FAMILIARIZATION			CHECK STATUS	
8	LAB	LAB	LAB	LAB	LAB

COURSE 340
W/55K 1 of 2

PREPARED BY

M. Courville & Hal Levitt

DATE

7/31/81

COURSE SCHEDULE

П	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
$\prod_{i=1}^{n}$	RTOM	СРИ	MEMORY	1/0	LARGE SYS.
Ш	1. INTRO TO RTOM	1. INTRO TO CPU	1. INTRO TO MBC	1. INTRO TO IOM	1. INTRO TO CLASS 'F'
2	A. PHY DESC B. INSTALLATION C. CHECKOUT	A. PHY DESC B. INSTALLA- TION C. CHECKOUT	2. MOS & CORE MEM	2. IOM INSTALLA- TION AND CHECKOUT	
3	2. CONNECT EXTERNAL INTERRUPT	· · ·	3. MEMORY INSTALL AND CHECKOUT	3. NON-STANDARD IOM INSTALLA- TION AND CHECKOUT	
4	INTERROIT	2. SEL BUS THEORY	4. INTRO TO MAPPING	· · · · ·	
5	1. INSTALLATION AND CHECKOUT	1. CPU INSTALLA- TION AND CHECKOUT	1. MEMORY INSTALLATION AND CHECKOUT	1. IOM INSTALLATION AND CHECKOUT	REVIEW TEST AND
6	2. CONNECT EXT INTERRUPT AND CHECKOUT	•	2. MAPPING CHECKOUT		CRITIQUE
7	3. TROUBLESHOOT	2. TROUBLESHOOT	3. TROUBLESHOOT	2. TROUBLESHOOT	
8					
	LAB	LAB	LAB	LAB	

340 COURSE 2 of 2 WEEK

M. Courville & Hal Levitt PREPARED BY DATE

7/31/81

#### SYSTEMS 32/75 ARCHITECTURE (2 Weeks)

#### COURSE #340

#### COURSE OUTLINE

#### DAY 1 1. CPU BLOCK DIAGRAM

- BASIC CPU ELEMENTS Α.
- BASIC MICROPROGRAM FLOW В.
- C. MAJOR COMPUTER ELEMENTS
- 2. SYSTEM BLOCK DIAGRAM
  - SELBUS Α.
  - В. SYSTEM CONTROL PANEL
  - MEMORY (MBC'S, MEMORY BUS, MEMORY MODULES)
  - D. RTOM
  - E. I/0

#### 3. SYSTEM CONFIGURATION

- SYSTEM LAYOUT DRAWINGS
  - 1) IDENTIFY HARDWARE MODULES (MODEL #'S)
  - 2) IDENTIFY CABINET DRAWINGS(104'S) SYSTEM KIT DRAWINGS (118'S)
- - 1) IDENTIFY CPU KIT
  - 2) SELBUS TERMINATOR KIT
  - 3) MEMORY BUS TERMINATOR KIT
  - 4) TLC CONTROLLER
  - 5) OTHER I/O KITS

#### 4. POWER SUPPLIES AND A/C DISTRIBUTION

- A/C POWER DISTRIBUTION BLOCK DIAGRAM
- POWER FAIL DETECT SYSTEMS
- CLOCK DISTRIBUTION
- D/C POWER DISTRIBUTION
  - 1) POWER SUPPLY IDENTIFICATION
  - 2) POWER SUPPLY ADJUSTMENTS

#### 5. SYSTEM CONTROL PANEL FAMILIARIZATION

#### DAY 2 1. OPERATING MODES

- A. PSW/PSD
- B. PRIVILEGED/NONPRIVILEGED

#### 2. ADDRESSING MODES

- A. 512 KB
- B. 512 KB EXTENDED
- C. 512 KB MAPPED
- D. MAPPED EXTENDED

#### 3. INTRODUCTION TO THE INSTRUCTION SET

- A. GENERAL PURPOSE REGISTERS
- B. INFORMATION BOUNDARIES IN MEMORY
- C. DATA BOUNDARIES
- D. INDEXING
- E. INDIRECT ADDRESSING
- F. PSW FORMAT
- G. PSD FORMAT

#### 4. INSTRUCTION GROUPS

- A. MEMORY REFERENCE
- B. COMPARE
- C. BRANCH
- D. BIT MANIPULATION
- E. CONTROL
- F. ARITHMETIC

#### 5. INSTRUCTION SET WORKSESSION

#### DAY 3 1. I/O CLASSES

- A. DATA TRANSFER TYPES
- B. RECORD LENGTH CAPABILITIES
- C. ADDRESSING CAPABILITIES AND LIMITATIONS
- D. DEVICE TYPES

#### 2. I/O PROGRAMMING WITHOUT INTERRUPTS

- A. I/O INSTRUCTIONS
  1) COMMAND DEVICE
  - 2) TEST DEVICE
- B. TCW FORMATS
  - 1) DEDICATED MEMORY LOCATIONS
- C. SAMPLE PROGRAMS WITHOUT INTERRUPTS
- D. I/O PROGRAMMING WORKSESSION

#### DAY 4 1. I/O INTERRUPT PHILOSOPHY

- A. DEDICATED INTERRUPT LEVELS FOR I/O CONTROLLERS
- B. INTERRUPT INSTRUCTIONS AND STATES
- C. IVL DEDICATED LOCATIONS
- D. ICB FORMATS
  1) CLASS 0, 1, 2, AND E
  2) CLASS F

#### 2. INTERRUPT FLOW

- A. SUBROUTINE ENTRY AND EXIT PROCEDURES
- B. SUBROUTINE CONTENT
- 3. INTERRUPT AND I/O PROGRAMMING
  - A. INTERPRETING ASSEMBLY LISTINGS
  - B. I/O PROGRAMS WITH INTERRUPTS1) CLASS 0, 1, 2
    - 2) CLASS E

#### 4. MODIFY I/O PROGRAMS

- A. EXERCISE OTHER PERIPHERAL DEVICES
- B. CHECK STATUS OF DEVICE IN SUBROUTINE
- 5. I/O PROGRAMMING WORKSESSION

#### 07/31/81-CO-MC/HL-05

#### 1. INTRODUCTION TO SCRATCHPAD DAY 5

- FUNCTION AND LOCATION
- ICL DECK
  - 1) DEVICE ENTRY FORMAT
- A) DEVICE ENTRY FORMAT
  A) DEVICE INTERRUPT ENTRY FORMAT
  2) INTERRUPT ENTRY FORMAT
  C. LOADING SCRATCHPAD
  D. DEVICE AND DEVICE INTERRUPT ENTRY LOCATION
- TRAPS/INTERRUPT ENTRY LOCATIONS SCRATCHPAD ROLLOUT AREA SCRATCHPAD INSTRUCTIONS

#### 2. INTERRUPT AND TRAP PROCESSING

- CPU TRAPS RTOM INTERRUPTS IVL DEDICATED LOCATIONS ICB FORMATS
- - 1) TRAP
    2) INTERRUPT
- D. AUTOMATIC TRAP HALT IMPLEMENTATION E. OPERATING SEQUENCE
- SCRATCHPAD WORKSESSION
- 4. TRAP/INTERRUPT WORKSESSSION

#### DAY 6 1. INTRODUCTION TO THE RTOM

- A. PHYSICAL DESCRIPTION/MODEL #'S
- B. FUNCTIONAL DESCRIPTION
  - 1) EXTERNAL INTERRUPTS
  - 2) INTERVAL TIMER
  - 3) REAL TIME CLOCK
- C. RTOM BLOCK DIAGRAM
- D. OPERATING SEQUENCE
  - 1) LOAD RAM
  - 2) SOFTWARE REQUEST INTERRUPT
  - 3) HARDWARE EXTERNAL REQUEST INTERRUPT
  - 4) INTERRUPT POLLING
- E. BOARD JUMPERING
- F. CONNECT EXTERNAL INTERRUPT
  - 1) PHYSICAL CONNECTIONS
  - 2) SCRATCHPAD MODIFICATION
  - 3) PROGRAM CHECKOUT
- G. INTERRUPT DIAGNOSTIC DESCRIPTION
- H. RTOM WORKSESSION

- DAY 7 1. INTRODUCTION TO THE CPU
  - A. PHYSICAL DESCRIPTION/MODEL #'S
  - B. BLOCK DIAGRAM DESCRIPTION (FUNCTIONAL)
  - C. BOARD JUMPERING
  - D. CABLING
  - E. CHECKOUT (DIAGNOSTICS)
  - 2. SELBUS THEORY
    - A. DESCRIPTION OF LINES
    - B. SELBUS TRANSFERS
    - C. CD EMULATION SEQUENCE
  - 3. CPU WORKSESSION
  - 4. SELBUS WORKSESSION

#### DAY 8 1. MEMORY SUBSYSTEM

- A. PHYSICAL DESCRIPTION/MODEL #'S
- B. BLOCK DIAGRAM DESCRIPTION (FUNCTIONAL)
  - 1) WRITE OPERATION
  - 2) READ OPERATION
  - 3) OVERLAPPED OPERATION
  - 4) INTERLEAVING
- C. BOARD JUMPERING
- D. CABLING
- E. CHECKOUT (DIAGNOSTICS)

#### 2. MAPPING

- A. MAP REGISTER DESCRIPTION
- B. FUNCTIONAL DESCRIPTION
- C. MAPPING MANAGEMENT INSTRUCTIONS
- E. DIAGNOSTICS
- 3. MEMORY/MAPPING WORKSESSION

#### DAY 9 1. INTRODUCTION TO THE IOM

- PHYSICAL DESCRIPTION/MODEL #'S
  - 1) TLC 2) MHD

  - 3) MTC
- FUNCTIONAL DESCRIPTION
- BLOCK DIAGRAM DESCRIPTION (STANDARD IOM)
- DEVICE TYPES
- JUMPERING E.
- F. CABLING
- CHECKOUT (DIAGNOSTICS) G.
- NON-STANDARD IOM CONFIGURATION H.
  - 1) INSTALLATION
  - 2) CHECKOUT (THUMB-IN)

#### 2. IOM WORKSESSION

- 1. INTRODUCTION TO CLASS 'F' DAY 10

  - A. DEDICATED MEMORY
    B. INTERRUPT CONTEXT BLOCK

  - C. COMMAND FORMATS
    D. CLASS 'F" SIO SEQUENCE
  - 2. REVIEW/EXAM

CRITIQUE/GRADUATION

#### SYSTEMS 32/75 ARCHITECTURE COURSE OBJECTIVES

#### THE STUDENT WILL BE ABLE TO:

- 1. IDENTIFY AND LOCATE MAJOR COMPONENTS AND CABLING OF THE SEL COMPUTER.
- 2. OPERATE THE CONTROL PANEL WHILE ENTERING SHORT PROGRAMS INTO MEMORY AND EXECUTING THEM.
- 3. PERFORM PREVENTIVE MAINTENANCE ON THE SEL COMPUTER.
- 4. DECODE HEXADECIMAL INSTRUCTIONS ON PAPER IN ORDER TO

  DETERMINE WHAT THE MACHINE WILL BE DOING WHILE PERFORMING THAT INSTRUCTION.
- 5. LOAD AND EXECUTE DIAGNOSTIC PROGRAMS.
- 6. INTERPRET ERROR PRINTOUT MESSAGES FROM THE DIAGNOSTICS.
- 7. ANALYZE PROGRAM LISTINGS.
- 8. WRITE SHORT PROGRAMS FOR TROUBLESHOOTING PURPOSES.
- 9. RECOGNIZE NORMAL COMPUTER OPERATION.
- 10. ISOLATE A SYSTEM PROBLEM TO THE BOARD LEVEL.

#### TABLE OF CONTENTS

		PAGE
SECTION 1	SYSTEM CHARACTERISTICS	
	CPU BLOCK DIAGRAM MODEL NUMBER CHART SYSTEM CONFIGURATION BLOCK DIAGRAMS	1-1
	SEL BUS CHASSIS LAYOUT CPU	1-9 1-10 1-12
	CONTROL PANELS MEMORY SUBSYSTEM REAL TIME OPTION MODULE	1-15 1-17 1-19
	IOM'S INTEGRATED SYSTEM CABINET LAYOUT A/C DISTRIBUTION	1-21 1-26 1-28 1-29
	POWER FAIL/RTC DISTRIBUTION POWER FAIL ADJUSTMENT CENTRAL CLOCK DISTRIBUTION POWER SUPPLIES	1-30 1-32 1-33 1-35
	CONTROL PANEL FAMILIARIZATION WORKSESSION PARALLEL PANEL ERROR/FAULT INDICATIONS SERIAL PANEL ERROR/FAULT INDICATIONS SYSTEM CHARACTERISTICS WORKSESSION SYSTEM CONFIGURATION WORKSESSION	1-40 1-47 1-50 1-54 1-56
SECTION 2	INSTRUCTION SET	
	OPERATING MODES ADDRESSING MODES CPU GENERAL PURPOSE REGISTERS INFORMATION BOUNDARIES IN MEMORY MEMORY REFERENCE INSTRUCTION FORMAT PSW FORMAT PSD FORMAT MEMORY REFERENCE CODING SHEETS PRIVILEGED INSTRUCTIONS FLOW CHARTS INSTRUCTION SET WORKSESSION	2-1 2-2 2-6 2-7 2-8 2-12 2-13 2-14 2-19 2-20

			PAG'
SECTION	3	I/O WITHOUT INTERRUPTS	
		I/O CLASSES I/O ADDRESSING SCHEME COMMAND DEVICE INSTRUCTION FORMAT I/O INSTRUCTION CODING SHEETS INTERVAL TIMER CD FORMAT TCW FORMATS LEVELS OF TD TEST DEVICE INSTRUCTION FORMATS TD INSTRUCTION CODING SHEETS I/O FLOW CHARTS I/O PROGRAMMING WORKSESSION	3-1 3-5 3-6 3-7 3-11 3-12 3-13 3-14 3-15 3-19 3-26
SECTION	4	I/O WITH INTERRUPTS	
		I/O INTERRUPT CHART INTERRUPT STATES I/O INTERRUPT PROCESSING I/O WITH INTERRUPTS FLOW CHARTS I/O INTERRUPTS WORKSESSION	4-1 4-2 4-3 4-6 4-9
SECTION	5	SCRATCHPAD, TRAPS AND INTERRUPTS	
		SCRATCHPAD LAYOUT SCRATCHPAD DUMP ICL DEVICE ENTRY FORMAT ICL INTERRUPT ENTRY FORMAT EXAMPLE ICL DECK SCRATCHPAD INSTRUCTIONS PSD TRAP AND INTERRUPT IVL'S PSW TRAP AND INTERRUPT IVL'S INTERRUPT PROGRAMMING FLOW CHARTS 32/75 INSTRUCTION SET WORKSESSION SCRATCHPAD AND INT/TRAP WORKSESSION	5-2 5-3 5-5 5-8 5-12 5-14 5-15 5-16 5-20 5-22 5-25
SECTION	6	RTOM	
		LOAD RAM SEQUENCE BLOCK DIAGRAM SOFTWARE REQUEST INTERRUPT FLOW BLOCK DIAGRAM EXTERNAL INTERRUPT FLOW BLOCK DIAGRAM RTOM BLOCK DIAGRAM INTERRUPT POLLING INTERRUPT ENTRY FORMAT RTOM PHYSICAL PIN CONNECTOR ASSIGNMENTS RTOM JUMPERING INTERVAL TIMER CD INSTRUCTION FORMAT	6-2 6-3 6-4 6-5 6-6 6-8 6-11 6-15 6-23

			PAGE
SECTION	6	INTERRUPT ACTIVE 'BLACK BOX' DIAGNOSTIC REVISION LEVEL CHART INTERRUPT DIAGNOSTIC WORKSESSION INTERRUPT DIAGNOSTIC DESCRIPTION RTOM WORKSESSION	6-27 6-29 6-35 6-36 6-66
SECTION	7	CPU & SEL BUS	,
		SEL BUS TERMINATOR JUMPERING SEL BUS LINES SEL BUS PIN ASSIGNMENTS TABLE CD EMULATION IOCD FORMATS SEL BUS FORMATS CPU MAINFRAME DIAGNOSTIC WORKSESSION CPU MAINFRAME DIAGNOSTIC DESCRIPTION CPU WORKSESSION	7 <b>-</b> 8
SECTION	8	MEMORY SUBSYSTEM & MAPPING	
		MEMORY ADDRESSING INTERRELATIONSHIP 8KW MEMORY ADDRESSING 16KW MEMORY ADDRESSING 32KW MEMORY ADDRESSING 64KW MEMORY ADDRESSING INTERLEAVING CORE MBC JUMPERING	8-3


	· •	PAG'
SECTION 9	IOM'S .	
	CONSOLE DEVICE IOM MODEL #'S MAG TAPE IOM MODEL'S DISC IOM MODEL #'S ICL DEVICE ENTRY FORMAT SCRATCHPAD LAYOUT IOM SEL BUS INTERFACE BLOCK DIAGRAM IOM MICROPROCESSOR BLOCK DIAGRAM IOM MICROINSTRUCTION FORMAT TLC JUMPERING SEL BUS TERMINATOR JUMPERING OTHER IOM BOARD JUMPERING TELETYPE DIAGNOSTIC WORKSESSION TELETYPE DIAGNOSTIC DESCRIPTION IOM WORKSESSION	9-2 9-4 9-6 9-7 9-10 9-12 9-13 9-14 9-17 9-22 9-24 9-30 9-31 9-53
SECTION 10	CLASS 'F' PROGRAMMING	
• ·	CLASS F CHARACTERISTICS CLASS F INTERRUPT PROCESSING CLASS F DEVICE ENTRY FORMAT CLASS F I/O INSTRUCTION FORMAT CLASS F IOCD FORMAT CLASS F SIO FLOW SEQUENCE COURSE REVIEW WORKSESSION	10-1 10-2 10-3 10-4 10-6 10-7 10-12
SECTION 11	MISCELLANEOUS INFORMATION	
	TROUBLESHOOTING FLOWCHART ABBREVIATION GLOSSARY OF BUZZ WORDS	11-1 11-10 11-16

## DAY 1


## SECTION 1

## SYSTEM CHARACTERISTICS


## CPU BLOCK DIAGRAM



## COMPUTER BLOCK DIAGRAM



## MICROPROGRAM IMPLEMENTATION



#### 

********	ŧ
*	×
* CPU UPTIONS	×
<b>±</b>	*
*********	*

*******	·
MODEL #	DESCRIPTION
2000	32/55 CPU (WIRE/WRAP)
2003	32/70 SERIES CPU (COPPER)
2005	32/70 SERIES CPU/IPU (COPPER)
2117	RTOM (NIRE/WRAP)
2118	RTOM (NIHE/HRAP)
2345	RTOM (COPPER)
2140	TURNKLY PANEL
2142/2346	SYSTEM CONTROL PANEL (PARALLEL) WITH SCPI
2145	HEX DISPLAY
2146	CONTROL PANEL (SERIAL) WITH HEX DISPLAY
2341	HIGH SPEED FLOATING POINT UNIT (MULTI-WIRE)
2342	HIGH SPEED FLOATING POINT UNIT (WIRE/WRAP)
2343	SCIENTIFIC ACCELERATOR (WCS)
2344	WRITABLE CONTROL STORAGE (MCS)
2347	SCIENTIFIC ACCELERATOR (PCS)
2181	LOGIC CHASSIS

*****	
* MEMORY OPTIONS	
**********	. <del>*</del> ! <b>*</b>
MODEL #	DESCHIPTION
2150	CORE MEMORY BUS CONTROLLER (OLD WINE/WRAP)
2162	CURE MEMORY BUS CONTROLLER (CUPPER) 4 PORT, 600/900N
2164	CORE MEMORY BUS CONTROLLER (MIRE/MPAP) 2 PORT, 600 N
2168	CORE MEMORY BUS CONTROLLER (900 NSEC)
2152	8K# COHE MEMORY MODULE (600 NSEC)
2153	16km core memory module (900 nsec)
2377	MOS MEMORY BUS CONTROLLER (32KW/900 NSEC)
2382	MOS MEMORY BUS CONTROLLER
2158	32KW MUS MEMORY MODULE (600 NSEC/SEL BUS)
2160	64K# MOS MEMORY MODULE (600 NSEC/SEL BUS)
2378	32kw Mus Memory Module (600 NSEC)
2376	32KW MUS MEMORY MODULE (900 NSEC)
2379	64KM MOS MEMORY MODULE (600 NSEC)
2381	64KW MOS MEMORY MODULE (900 NSEC)
2178	MEMORY BUS ADAPTER (MBA)
2179	MEMORY INTERFACE ADAPTER (MIA)
2374	BATTERY BACKUP UNIT

MEMORY CHASSIS (32/55)

2182

\* CLUCKS/PUWER FAIL SAFE/POWER SUPPLIES \* MODEL \* DESCRIPTION \*===== .......... LUGIC PUNER SUPPLY (500%) 2190 MEMORY POWER SUPPLY (500W) 2191 2192 -GPOC POWER SUPPLY 2195 AC DISTRIBUTION 2128 MULTIPRUCESSOR CENTRAL TIMING UNIT MULTIPROCESSUR CENTRAL TIMING DECODER 2129 POWER FAIL W/O DC SENSE (32/50 & 32/70 SERIES) 2134 PUWER FAIL WITH DC SENSE (32/50 & 32/70 SERIES) 2136 MULTIPROCESSOR CENTRAL TIMING SOURCE 2138 MULTIPROCESSOR CENTRAL TIMING SOURCE CABLE 2139

***	****	****
*		*
+ PROCE	ESSING	UNITS *
*		*
****	*****	*****

	•
MODEL #	DESCRIPTION
E:::::	
8000	INPUT/OUTPUT PROCESSOR (IOP) - SUPPORTS UP TO 16 IOP CONTROLLERS ON AN MP BUS - ANY CPU.
8030	LP/FDD CONTROLLER
8032	IOP DISC CONTROLLER
9144	REGIONAL PROCESSING UNIT (RPU) - USER PROGRAMMABLE
9145	REGIONAL PROCESSING UNIT (RPU WITH RAM)

×	ŧ	Ħ	Ė	*	*	×	*	*	*	×	ŧ	×	*	ŧ	×	×	×
ŧ																	*
×		0	I	S	C		8	U	8	S	Y	S	T	٤	M		*
Ŕ																	Ħ
Ŕ	*	×	*	×	1	×	×	Ŕ	*	×	¥	×	±	×	×	±	×

********	***
MODEL #	UESCRIPTION ************************************
9010	MOVING HEAD DISC CONTROLLER (WIRE/WRAP)
9024	DISC PROCESSOR
8055	DISC PROCESSOR II (16 MB ADDRESSING)
9008	CARTRIDGE DISC CONTROLLER (WIRE/WRAP)
9009 .	CARTRIDGE DISC CONTROLLER (COPPER)
9014	FIXED HEAD DISC CONTROLLER

MODEL #	DESCRIPTION
9012	MAG TAPE CONTROLLER (WIRE/WRAP)
9013	MAG TAPE CUNTROLLER (COPPER)
8050	HIGH SPEED TAPE PROCESSOR (HSTE) - HANDLES 75/125 IPE DUAL/TRI DENSITY TAPE DRIVES.
9020	LOW SPEED TAPE PROCESSOR (LSTP) - HANDLES 45/75 IPS, 800/1600 BPI, NRZ/PE TAPE URIVES.

***********  * INTERFACES *  * *	
MODEL #	DESCRIPTION
9004	TLC CONTROLLER (WIRE/WRAP) TTY, LP, CR
9005	TLC CONTROLLER (COPPER) TTY, LP, CR
9102	GENERAL PURPOSE I/O CONTROLLER (GPIO)
9103	GENERAL PURPOSE MULTIPLEXER CONTROLLER (GPMC 16 MB)
9104	GENERAL PURPOSE MULTIPLEXER CONTROLLER (GPMC)
9105	GPDC CHASSIS
9106	GENERAL PUPOSE DEVICE CONTROLLER (GPDC)
9107	CARD PUNCH CONTRULLER
9108	CARD READER/PUNCH CONTROLLER
9112	PAPER TAPÉ HEADER/PUNCH CONTROLLER
9115	GPDC COUPLER
9120	GPDC 1EST KIT
9131	HIGH SPEED DATA INTERFACE (HSD II) - COPPER
9132	HSD (WIRE/WRAP)
9135	HSD INTER-BUS LINK (IBL II) - COPPER
9136	HSD IHL (NIRE/WRAP)
9134	SERIAL DATA INTERFACE
7410	ANALUG/DIGITAL INTERFACE

ASYNCHRONOUS DATA SET (ADS)

# # FAST MUX SYSTEM # #

9122

MODEL # DESCRIPTION

9180 FASI MULTIPLEXER SYSTEM (FMS)

9181 FAST MUX DEVICE CONTROLLER (FDC)

9182 FAST DEVICE INTERFACE (FDI)

exexxxxxxxxxxTHoTHoTHAT!S ALL FOLKSxxxxxxxxxxxxxxxxxxxxxxxxxx

#### SEL BUS

- 32-BIT BI-DIRECTIONAL DATA PATH
- 24-BIT ADDRESS PATH ( 16Mb ADDRESSING )
- INTERRUPT CONTROL LINES FOR 128 MAX INTERRUPTS 112
- 6.67 MHz BUS CLK WHICH GIVES:

150 nsec BUS TRANFER CYCLE TIME

6.67 MW/SEC (26.67 MB/SEC) BUS THROUGHPUT

● 28 INCH BUS LENGTH WITH:

36 CARD SLOTS MAX


NO SLOT DEDICATION

HIGH SPEED SCHOTTKY TTL DRIVERS/RECEIVERS

PASSIVE TERMINATION

I/O CARDS WITH ON-BOARD DMA CONTENTION LOGIC

#### CHASSIS LAYOUT



#### CENTRAL PROCESSOR UNIT (CPU)

WORD LENGTH IS 32 BITS

- OVERLAPPED INSTRUCTION EXECUTION
  - 1.2 MICROSECOND INSTRUCTION EXECUTION (TYPICAL)
- OVERLAPPED INSTRUCTION OPERAND FETCH
  - .8 MIPS (STRAIGHT LINE CODE) No indexing No minutes
- MICROPROGRAMMED (FIRMWARE)

150 NS PER MICRO-INSTRUCTION
4K X 64 BIT ROM (000-FFF)

- STANDARD FLOATING POINT (FIRMWARE) → 16 of 696% faster execution
- HAS 8 GENERAL PURPOSE REGISTERS O-75 PRS System Port
- HARDWARE/FIRMWARE MEMORY MANAGEMENT (MAPPING)
- OPERATES IN TWO MODES:

PSW 3255

RTM OPERATING SYSTEM ONLY

161 INSTRUCTIONS MACRO

SYSTEM INTERRUPTS ON RTOM

DIRECT ADDRESS 128 KW

NO CLASS 'F' I/O

I/O (ADDRESS 128 KW ONLY)

3277

PSD

RTM OPERATING SYSTEM

161 + INSTRUCTIONS

SYSTEM INTEGRITY TRAPS

DIRECT ADDRESS 128 KW

CLASS 'F' I/O

I/O (ADDRESS 16 MB)

MPX OPERATING SYSTEM

187 INSTRUCTIONS

SYSTEM INTEGRITY TRAPS

MAPPING (ADDRESS 16 MB)


CLASS 'F' I/O


I/O (ADDRESS 16 MB)


NO TRAPS

1-11


#### CENTRAL PROCESSING UNIT







#### SYSTEM CONTROL PANELS



SERIAL CONTROL PANEL - MODEL 2146

PARALLEL CONTROL PANEL WITH SCPI - MODEL 2346

SCPI - MODEL 2142

#### MEMORY SUBSYSTEM

#### CONTROLLED BY MEMORY BUS CONTROLLER (MBC)

MBC INTERFACES MEMORY MODULE TO SEL BUS

CHECKS AND GENERATES PARITY (CORE)

MBC CONTROLS UP TO 16 MEMORY MODULES

#### MBC CAN ADDRESS:

BIT: SMALLEST MEMORY VALUE ADDRESS BY INSTRUCTION NOT BYTE: 8 BITS OR 2 HEX CHARACTERS

HALFWORD: 16 BITS (LEFT OR RIGHT)

FULLWORD: 32 BITS - 2 HW - 4 BYTES/8 HEX CHARACTERS


DOUBLEWORD: 64 BITS (2 WORD FETCH)

#### MEMORY MODULES:

8/16 KW (32/64 KB) CORE MODULES, BYTE PARITY (55)

32/64 KW (128/256 KB) MOS MODUI, WORD ECC (77) 2mos

#### MEMORY GUBSYSTEM



CORE MBC'S
------------

2150 WIRE/WRAP

2162 COPPER - 4 PORT, 600/900NS

2164 WIRE/WRAP - 2 PORT, 600NS

#### MOS MBC'S

2377 32KW/900ns

2382 COPPER

#### CORE MEMORY MODULES

2152 8KW/600 NS

2153 16KW/900 NS

#### MOS MEMORY MODULES


2378 32KW/600 NS

2376 32KW/900 NS

2379 64KW/600 NS

2381 64KW/900 NS

#### MEMORY CHASSIS LAYOUT




#### MBC SYS:

CORE - 8 MODS PER CHASSIS X 2 MEM CHASSIS (28 inch MEM BUS) = 16 MODS: WITH 8KW MODS = 128KW (512 KB)

WITH 16KW MODS = 256KW ( 1 MB )

MOS - 16 MOS MODS IN ONE CHASSIS ONLY: 16 X 64KW - 1024KW ( 4 MB )

#### REAL TIME OPTION MODULE



RTOM MODEL 2117 WIRE/WRAP 2118 WIRE/WRAP 2345 COPPER

- \* SYSTEM REQUIRES AT LEAST ONE AND MAY HAVE 7 MAX
- \* THE SEL BUS INTERRUPT CONTROL LINES PROVIDE FOR 112 INTERRUPT LEVELS
- \* EACH RTOM PROVIDES:

16 INTERRUPTS, 32-BIT INTERVAL TIMER, 60/120 HZ RTC, ATTENTION

\* THE INTERRUPT STRUCTURE IS FULLY PROGRAMMABLE BY THE USER TO MANIPULATE THE PRIORITY OF ANY INTERRUPT EVENT.

• INPUT/OUTPUT MICROPROGRAMMABLE PROCESSOR (IOM)

PROVIDES DIRECT COMMUNICATION BETWEEN PERIPHERAL & SEL BUS

FIRMWARE PROGRAMMABLE I/O CONTROL

GENERATES I/O SERVICE INTERRUPTS (INTERNAL SI) when I/O forminates


Mag lope, disk, felotype, controllers

• TLC - TTY/LINE PRINTER/CARD READER CONTROLLER

Contrale 2 fevice

MULTIPLEXER CHANNEL (ALL 3 UNITS ACTIVE)
DEDICATED I/O CONNECTOR SLOTS
3 SEPARATE SERVICE INTERRUPTS .

#### CONSOLEDEVICES



- TLC CONTROLLER MODEL 9004 WIRE/WRAP
  - MODEL 9005 COPPER

#### MAG TAPE SUBSYSTEM

MAG TAPE CONTROLLER - MODEL #9012 (W/W)-

#9013 (PC)

- \* 4 UNITS MAX
- \* SELECTOR CHANNEL (ONLY 1 UNIT ACTIVE AT A TIME)
- \* CLASS E 128 KW ADDRESSING
- \* 4096 HALFWORD = 8192 BYTE RECORD LENGTH

LOW SPEED TAPE PROCESSOR - MODEL #9020

- \* 4 UNITS
- \* <del>MULTIPLEXER</del>-CHANNEL (ALL 4 ACTIVE)
- \* CLASS 'F' 16 MB ADDRESSING
- \* INFINITE RECORD SIZE ( data chaining)

HIGH SPEED TAPE PROCESSOR - MODEL #8050

- \* 4 UNITS
- \* MULTIPLEXER CHANNEL
- \* CLASS 'F' 16 MB ADDRESSING
- "IFINITE RECORD SIZE


- SUPPORTS PERTEC & KENNEDY:

- \*IMBEDDED FORMATTER
- \*45 IPS TENSION
- \*75 IPS VACUUM
- \*800 BPI (NRZI)
- \*1600 BPI (PE)

DEDICATED TO STC DRIVES:

- \*75 IPS VACUUM
- \*125 IPS VACUUM
- \*800 BPI (NRZI)
- \*1600 BPI (PE) 1 BIT CORRECT
- \*6250 BPI (GCR) 2 BIT CORRECT
- \* AUTO LOAD & UNLOAD
- \* AUTO & MANUAL DENSITY SELECT

# MAG TAPE SUBSYSTEM



MAG TAPE CONTROLLER - MODEL # 9012 (W/W) # 9013 (PC)


LOW SPEED TAPE PROCESSOR - MODEL # 9020

HIGH SPEED TAPE PROCESSOR - MODEL # 8050

#### **DISC SUBSYSTEM**

		•		dboards	1000
MODEL #:	9010 ** (W/W)	73-9032 (W/W)	9024 DISC PROCESSOR	8055 DP 11	8060. UBP
CLASS:	E, 128 KW ADDR	E, 16 MB	F, 16 MB	F, 16 MB	
DEVICE TYPE:	done size must	40, 80, 150, 300 MB	80, 300 MB	5 MB FHD, 32 MB CMD 80, 300 MHD, 600 FMD	
CHANNEL OPERATION:	SELECTOR CHAN (4 UNIT MAX) ALL SAME DEVICES	SELECTOR CHAN (4 UNIT) DUAL PORT ALL SAME	MULTIPLEXER (8 UNIT MAX) DUAL PORT (MIXED DEVICES)	MULTIPLEXÈR (8 UNIT MAX) DUAL PORT (MIXED DEVICES)	
ERROR CORRECTION:	9 BIT ECC	9 BIT ECC	9 BIT ECC	9 BIT ECC	

# DISC SUBSYSTEM




MHD CONTROLLER - MODEL # 9010 (W/W) # 73-9032 (W/W)


DISC PROCESSOR - MODEL # 9024

DISC PROCESSOR II - MODEL # 8055

#### INTEGRATED SYSTEM



#### MODULE PIN ASSIGNMENTS



blank		mem	
mem		mem	
logic		logic	
mem ps		mem ps	
log. ps		log. ps	
ac dist	-	ac dist	

mem	ps	pı me
	ps	
mem		10
	ps	sh
logic		n
	ps	
logic		10
	ps	pı
mem	ac dist	me
		-

priv.	ps
mem	
	ps
logic	
shared	ps
mem	
	ps
logic	
priv.	ps
mem	ac dist

mem 1024kw	ps
mem 1024kw	ps
logic	ps
logic	ps
mem 1024kw	ps
mem	ps
1024kw	ac dist

TYPICAL SINGLE


TYPICAL DOUBLE

TYPICAL
DOUBLE
dual CPU
shared mem


TYPICAL
TALL DOUBLE
single CPU 16 MB mos

TYPICAL CABINET ORGANIZATION


### A/C POWER SYS BLOCK DIAGRAM



# POWER FAIL/RTC DISTRIBUTION SINGLE CABINET/DUAL CPU



#### POWER FAIL CARD TO SEL BUS



#### POWER FAIL DETECTION CARD ADJUSTMENT

THE PURPOSE OF THE POWER FAIL DETECTION CARD, 160-103028-XXX IS TO SENSE THE LOSS OF OR RESTORATION OF AC POWER AND TO GENERATE AN INTERRUPT AT PRIORITY LEVEL OO TO THE CENTRAL PROCESSING UNIT (CPU) SO THAT THE SOFTWARE/FIRMWARE CAN SAVE THE GENERAL PURPOSE REGISTERS, CPU SCRATCHPAD AND PROGRAM STATUS DOUBLEWORD INTO MAIN MEMORY AND RESTORE SAME UPON RESTORATION OF POWER. THIS CARD ALSO PROVIDES A REFERENCE SIGNAL FOR THE REAL TIME CLOCK ON THE RTOM.

A PRACTICAL METHOD FOR ADJUSTING THE SENSITIVITY OF THE POWER FAIL DETECTOR IS AS FOLLOWS:

ENTER:	LOCATION	<u>DATA</u>
	0000	A3881003
	0004	EC000000


SYSTEM RESET AND RUN. MONITOR LOCATION 1000 (HEX), WITH EXTENDED FUNCTION 1.

THE "B" DISPLAY SHOULD BE INCREMENTING. IT WILL PROBABLY LOOK ASYNCHRONOUS BECAUSE
IT IS ONLY DISPLAYED EVERY 20 MILLISECONDS.

NOW SLOWLY TURN THE POTENTIOMETER ON THE DETECTOR CARD CLOCKWISE UNTIL THE PROGRAM STOPS. NOW TURN THE POT TWO TURNS COUNTERCLOCKWISE. YOU SHOULD NOW HAVE A SAFE OPERATING MARGIN.

ASSUMING YOUR MACHINE HAS CORE MEMORY OR MOS MEMORY W/BATTERY BACKUP, A GOOD CHECK IS TO POWER THE MACHINE "OFF" AND "ON" AND MAKE SURE THE CPU SCRATCHPAD IS STILL INTACT. IF NOT, ADJUST THE POT SLIGHTLY CLOCKWISE UNTIL THIS TEST PASSES.


# CENTRAL CLOCK DISTRIBUTION 2 CPU'S/REMOTE MEMORY/1 AC DIST.




A/C DISTRIBUTION (MODEL 2195) W/CENTRAL CLOCK

ASSY: 105-103007 SCH: 140-103008

## CENTRAL CLOCK DISTRIBUTION 3 CPU'S/REMOTE MEMORY/2 AC DIST.



#### LOGIC POWER SUPPLY MODEL # 2190




ADJUSTMENT NOTES: ALL VOLTAGES MUST BE ADJUSTED ON MEM/LOGIC CHASSIS 2/10 VOLT

\_\_GREATER DUE TO CABLE/WIRING LOSSES. I.E.: +5 + +5.2 VDC. TTL IC CIRCUITS MUST HAVE

\_\_+5V -.05 +.4 VDC. CHECK IC CHIPS ON CIRCUIT CARDS AFTER ADJUSTMENT ON CHASSIS'.

#### MEMORY POWER SUPPLY MODEL # 2191




MAX OUTPUT WATTS - 500

ADJUSTMENT NOTES: ALL VOLTAGES MUST BE ADJUSTED ON MEM/LOGIC CHASSIS 2/10 VOLT

GREATER, DUE TO CABLE/WIRING LOSSES. I.E.: +5++5.2 VDC. TTL IC CIRCUITS MUST HAVE

±5V -.05 +.4 VDC. CHECK IC CHIPS ON CIRCUIT CARDS AFTER ADJUSTMENT ON CHASSIS',

#### MEMORY POWER OUPPLY MODEL # 218





ADJUSTMENT NOTES: ALL VOLTAGES MUST BE ADJUSTED ON MEM/LOGIC CHASSIS 2/10 VOLT

GREATER DUE TO CABLE/WIRING LOSSES. I.E.: +15 + +15.2 VDC. TTL IC CIRCUITS MUST HAVE

±5V\_-.05 +.4 VDC. CHECK IC CHIPS ON CIRCUIT CARDS AFTER ADJUSTMENT ON CHASSIS.


#### HIGH PERFORMANCE CHASSIS P.S.





THIS IS THE LH MODEL MM44. IT SUPPLIES MULTI-VOLTAGES AS LISTED ABL
TO A SIXTEEN SLOT MEMORY CHASSIS'. SUPPLIES +5VDC TO LOWER HALF OF
CHASSIS. THIS SUPPLY ALSO FURNISHES + AND -15 VDC TO THE LOGIC CHASSIS(s).


## HIGH PERFORMANCE CHASSIS P.S.



THIS IS THE LH MODEL SM71. IT SUPPLIES 5 VOLTS @ 150 AMPS TO ONE HALF OF A LOGIC CHASSIS OR TO AN EIGHT SLOT MEMORY CHASSIS.

\_NO EXTERNAL FUSE.

NOTE: LH MODEL SM11 LOOKS IDENTICAL BUT HAS 200 AMP CAPABILITY.



THIS IS THE POWER MATE MODEL SWA-5K-P2838. IT SUPPLIES 5 VOLTS

150 AMPS TO ONE HALF OF A LOGIC CHASSIS OR TO AN EIGHT SLOT

MEMORY CHASSIS. IT HAS AN EXTERNAL FUSE.

		<b>:</b>		
•				
•				
•				
	· ·			
	•			
	•			
			•	

CONTROL PANEL FAMILIARIZATION WORKSESSION

#### Control Panel Familiarization Worksession

Purpose:

The purpose of this lab exercise is to familiarize the student with procedures necessary in loading, executing, and interpreting the results of machine language programs using the System Control

Panel.

References:

SEL 32 Reference Manual: Section 7

Equipment:

SEL 32 Computer with System Control Panel and 8 K minimum core.

Introduction:

The architecture of the SEL 32 family of computers is such that failure conditions can often be detected through simple programs written in machine code and entered through the System Control Panel. One can also use the System Control Panel for troubleshooting using its "Extended Function" feature. Although the objective of this lab exercise is familiarization of the Control Panel, the procedure used below might be used in the field for

troubleshooting.

Instructions:

Follow the procedure, answering questions as asked. References will be supplied and the instructor is available to answer your

questions.

#### System Reset Check

System Reset causes all operations of the computer to cease and clears all registers, System Reset is also sent to the IOM's to clear them and etc. to zero. terminate all activity. Upon receiving System Reset, the TLC issues a "carriage return" character to the Teletype and the System Control Panel accesses and displays memory location zero.

Is System in halt mode?

Procedure:

DEPRESS AND RELEASE SYSTEM RESET.



- Did the teletype "carriage return"?
- Are the System Control Panel PSW and instruction indicators lit?

If you answer NO to any of the above questions, System Reset is failing.

#### Keyboard Mode

The operator must signal the SCPI that he wants to communicate with the system. He does so by depressing and releasing KEYBOARD. The SCPI is testing for this signal and responds by illuminating the KEYBOARD indicator.

Procedure: 1. Depress and release KEYBOARD.

2. Observe KEYBOARD indicator lit.

The SCPI is now ready to receive hex data into the 'B' display or receive a function key.

#### Control Panel Read/Write

In order to enter machine code programs into the SEL 32 memory, you must be able to Read and Write to memory from the SCP.

This procedure is relatively simple. In this exercise, we will read location 1000, write to location 1000 and re-read location 1000 to verify the data has changed.

Procedure:

- System Reset
   Press and release Keyboard.
- Observe Keyboard indicator:lit.
- 4. Press and release Hex Key #1
- 5. Observe a hex 1 in 'B' display.
- 6. Press and release Hex Key #0 three (3) times.
- Observe hex 1000 in 'B' display. (The hex characters are shifted in from the right.)
- 8. Press and release WRITE/X.
- 9. Press and release HEX KEY 8/MA.
- 10. Observe hex 1000 in 'A' display.
- 11. Observe Memory address indicator lit.

Note: You have just selected Memory address 1000. Now we want to read that location.

- 12. Press and release Read/X.
- 13. Press and release hex key C/MD.
- 14. Observe 'B' display. Observe memory data indicator lit.

Note: The B display now contains the data in memory location 1000. What is the value of the data?

We will now modify location 1000.

- 15. Press/release: Keyboard
- 16. Enter X'12345678 in B display.
- 17. Press/release: Write/MD

Note: You have just written X'12345678! in location 1000.

Repeat steps 1 through 14 to verify X'1234567' is loaded in location 1000. What is now in location 1000? \_

Let's summarize the procedure for reading memory:

- 1. Keyboard
- 2. ENTER HEX LOCATION IN 'B' display.
- 3. WRITE-MEMORY ADDRESS, READ-MEMORY data.

Let's summarize the procedure for writing to a memory location.

- 1. Keyboard
- 2. Enter location in 'B' display.
- Write-memory address.
- 4. Keyboard
- 5. Enter new data in 'B' display.
- Write-memory data.

#### Entering Machine Language Programs

Entering programs into memory is the same as entering data as we did in the Control Panel Read/Write lab. As a matter of fact, you can use the same procedures! But there is a better way. Programs usually occupy sequential locations in memory. To take advantage of this, there are two special Keys on the Panel: INCREMENT'A' AND READ and WRITE AND INCREMENT 'A'. Here is how to use them.

Procedure: Let's put the following sequential data in memory:

<u>Locations</u>	<u>Da ta</u>
00000	11111111
00004	2222222
80000	33333333
0000C	4444444

Note: Observe 'A' & 'B' displays after each operation.

- 1. SYSTEM RESET
- 2. KB enter X'1111111111 3. WRT & INC 'A'

Observe PSW = 4. This is the next location in memory.

- 4. KB enter X'22222222'
- 5. WRT & INC 'A'

Observe PSW = 8

- KB enter X'33333333'
- 7. WRT & INC 'A'

Observe PSW = C

- 8. KB enter X'44444444'
- 9. WRT & INC 'A'

Observe PSW = 10

You have just entered the data in memory starting at location zero. Now let's read it back.

1. SYSTEM RESET

Observe PSW = 0, INSTRUCTION = X'|||||||'

2. INC 'A' & RD

Observe PSW = 4, INSTRUCTION = X'222222221

3. INC 'A' & RD

Observe PSW = 8, INSTRUCTION = X'333333333

4. INC 'A' & RD

Observe PSW = C, INSTRUCTION = X'444444444

QUESTION: What is the advantage of using WRT & INC'A' and INC 'A' & RD keys?

#### Executing Programs

There are two ways of executing a program. One way is to execute the instructions one by one. This may be done using INSTRUCTION STEP. The other way is to execute the instructions until a HALT occurs either by program control or operator control. Program Control is done by the HALT instruction. Operator Control is done by the HALT key. Let's see how this works.

Procedure: Enter the following program.

Location	Hex	Instruction
0	'00020002'	NOP-NOP
4	'ACD00100'	LW RO,100
8	'D4000200'	STW R0,200
<b>C</b> .	'AC000300'	LW RO,300
10	'04000400'	STW R0,400
14	'AC000500'	LW RO,500
18	'04000600'	STW R0,600
10	'EC000000'	BU O

#### Procedure for Using Instruction Step

- 1. SYSTEM RESET
- 2. Press and release INSTRUCTION STEP.

Repeat #2 each time observing the PSW and INSTRUCTION. Note that the HALT indicator is lit.

#### Procedure for Executing the Program at Computer Speed

- 1. System Reset
- 2. Press/release RUN

Observe RUN indicator lit. Observe 'A' and 'B' displays go . This is normal. The program is running.

3. Press/release HALT.

Observe HALT indicator lit. Observe 'A' display and 'B' display shows next instruction to be executed.

Byle 3 -7

ERROR INDICATOR

#### B Display Error Code Definition

- 1 Hex Keyboard or Function Keyboard Change Indicator did not reset
- 2 No Hex or Function Keyboard Key detected
- 3 No response from memory
- 4 Non-present memory
- 5 Parity error in memory
- 6 Write/Read Compare error in memory
- 7 SEL Bus Communication Error

OPERATOR FAULT INDICATOR (Parallel Panel)

#### **B** Display Operator Fault Definitions

- 1 Operator Sequence Error
- 2 Operation Not Allowed Run on Lock Restrictions
- 3 Invalid Operand Source or Destination
- 4 A Display Not Valid for Operation to be performed
- 5 Invalid Extended Function
- 6 Special Extended Function Not Enabled
- 7 Multiple Hex or Function Keyboard Keys detected




Figure 7-1. Turnkey Panel Diagram






Figure 7-2. System Control Panel (Parallel Operation) Diagram

# 32/70 SERIES CONTROL PANEL





#### B Display Error Code Definition

- CPU UART Error
- 2 Transmission Error Other Than UART
- No Response from Memory Non-Present Memory
- Parity Error in Memory
- Write/Read Compare Error in Memory
- Bus Interchange or Memory is Malfunctioning

#### OPERATOR FAULT INDICATOR (Serial Panel)

#### B Display Operator Fault Definitions

- Does Not Apply to SCP
- Operation Not Allowed Run or Lock Restrictions
- Invalid Operand Source or Destination
- A Display Not Valid for Operation to be Performed
- Invalid Extended Function
- Special Extended Function Not Enabled
- Does Not Apply to SCP

#### OPERATION WITHOUT SCPI

- 1. In the event that the SCPI has been determined to be causing problems, it is possible to continue operation without it until another is available.
- 2. The necessary steps to remove the SCPI are listed below:
  - a) Remove SCPI Controller
  - b) Remove SCPI IOX
  - c) Remove 20 pin cable between Control Panel and Turnkey Panel
  - d) Jumper location Ell on TLC from '78 to '01.
  - e) Modify I.C.L. Deck for the TTY, LP and CR from 78 to 01.
  - f) Replace Jumper 22 on Clock Card.
- 3. This procedure will default the initial input device (C.R.) to 01.

300 Start & Crank Ary

#### Extended Functions

Extended functions are available to the user through the System Control Panel. They take advantage of the fact that the System Control Panel Interface is an IOM and has the capability of accessing memory and performing arithmetic operations independent of the CPU.

#### Lamp Test

An extended function may be used to check the Control Panel indicators.

- Procedure: 1. Depress and release KEYBOARD.
  2. Observe KEYBOARD indicator lit.
  - 3. Depress and release EXTENDED FUNCTION.
  - 4. Observe KEYBOARD indicator not lit.
  - 5. Depress and release HEX KEY #4.
  - 6. Observe all indicators lit on SCP.

#### Memory Parity Check

Extended function #3 may be used as a quick check for memory integrity. extended function causes the SCPI to write and read all ones and zeroes to all memory locations. Any parity error will cause the routine to halt with an error code '5' in the 'B' display.

Procedure:

- 1. KEYBOARD
- 2. EXTENDED FUNCTION
- 3. HEX KEY #3

memory address in the 'A' display incrementing. memory data in '8' display either all ones

or all zeroes.

This function destroys all data in memory.

Listed below are the extended functions available.

#### Control Panel Extended Functions

Extended Function 0 Establish Upper Bound

> The contents of the B display register is saved as the upper bound for the Fill Memory Operation (Extended Function 2).

Extended Function 1 Monitor Memory Location

> The memory word specified by the Memory Address in the A display is read every 20 milliseconds and loaded into the B

display.

Extended Function 2 Fill Memory

> Using the upper-bound established by Extended Function O, and the lower limit established by the current Memory Address in the A display, the contents of the B display are stored in all memory locations L, where lower limit ≤ L < upper bound.

Extended Function 3 Memory Write/Read Test '
The test pattern all 1's, then all 0's are written into each memory location, then read back and compared with the pattern written. This continues until non-present memory is detected (assumed upper bound) or a memory read error is detected. If non-present memory occurs, the test is restarted with the alternate pattern.

\* Extended Function 4 Lamp Test
The lines for all indicators on the System Control Panel are
driven and all indicators should be illuminated.

Extended Function 5 Memory Read Test
Memory locations starting with location 0 are read and checked
for parity errors. The location is displayed in the A display,
the data retrieved from that location in the B display, and
the parity bits in the register field associated with the B
display. This test is restarted at location 0 when non-present
memory is detected. If a parity error is detected, the
sequencing through memory stops.

Extended Function 8  $B \rightarrow R$ , B unchanged The contents of the B display register are copied and saved in an internal register for hexadecimal arithmetic computation.

Extended Function 9  $A \rightarrow B$ , A unchanged The contents of the A display register are copied to the B display register.

Extended Function A  $R + B \rightarrow B$ , R unchanged The contents of the R register is added to the contents of the B display register and returned to the B display.

Extended Function B  $R-B \rightarrow B$ , R unchanged The contents of the B display register is subtracted from the contents of the R register and returned to the B display.

Extended Function C Negate B
The contents of the B display register is negated (two's complement) and returned to the B display.

Extended Function D B (Hex)  $\rightarrow$  B (Decimal)

The contents of the B display (B  $\leftarrow$  000FFFFF) are converted to decimal and returned to the B display.

Extended Function E B (Decimal)  $\rightarrow$  B (Hex) The contents of the B display (B  $\leq$  00099999) are converted to hexadecimal and returned to the B display.

# Course 340 - 32 Architecture System Characteristics - Worksession

#### <u>Objectives</u>

Upon completion of this worksession, you will be able to:

- 1. State the function of the main components in the Series 32/70 System.
- 2. List the main components of the system.

#### Reference Material

- 1. Technical Manual, 32/70 Series Computer 303-320070
- 2. Reference Manual, System 32/70 Series 301-320070
- 3. 340 Workbook

#### SYSTEM CHARACTERISTICS

The CPU is composed of 3 boards listed as A, B, and C, what are their functions? A-MSS ALV B-63 ALU 1-23500

- 2. The SEL Bus has a total of how many lines? 184 /200
- What is the function of the SEL Bus? Interconner Interface

  IPU CPU Many ROM TLC MTC
- What module controls access to the Memory Bus?

What 3 basic functions does the RTOM provide?

What module provides control for the console devices? 6.

- What is the function of any IOM?

   Communication between perspherals Sell Sec
   Generates Service Interrupts
- What is the memory cycle time of an 8KW core module? 8.

How many memory modules can one MBC control? 16 mensy moders

10. What are the major differences between a Serial Control Panel and the optional Parallel Panel?

teyroside one different Serial Pavel 2 Ext FAX
Porallel Poral 16 Ext FAX

600n510

#### 32 ARCHITECTURE

#### WORKSESSION #2

#### SYSTEM CONFIGURATION

#### A. Objective

This package is intended to aid you in learing to effectively use SEL documentation when troubleshooting maintenance problems in the SEL 32/7X System. Upon completion of this package you will be able to:

- 1. Read and understand a drawing of the SEL 32 System layout, and more specifically, recognize the module's name and abbreviation which make up the system.
- 2. Generate a system configuration listing given the model number, part number and part nomenclature.
- 3. Cable a system using your configuration listing.

#### B. Reference Material

- 1. Technical Manual, 32/70 Series Computer 303-320070
- 2. Reference Manual, SYSTEMS 32/70 SERIES 301-320070
- 3. Drawings Manual handout

#### C. Overview

- 1. Read pages 1-1 through 1-12 in the 32/70 Series Computer Technical Manual.
- 2. Included in this documentation package is a System layout drawing number 103-250405. Study this drawing, it will help you to further familiarize yourself with the components that comprise the system.

- A. SEL BUS
- B. MBC
- C. MEMORY MODULE
- D. MEMORY BUS
- E. REFRESH MODULE
- F. MAG TAPE
- G. MAG TAPE CONT
- H. TLC
- I. CARD READER
- J. LINE PRINTER
- K. CRT (CONSOLE)
- L. CRT/S
- M. ADS
- N. SCP
- O. RTOM
- P. CPU
- Q. MHD
- R. MHD CONT

. .

# DAY 2


# **SECTION 2**

# INSTRUCTION SET


# ENVIRONMENT OPERATING MODES

	PSW		PS	SD
	RTM	4	RTM 7.1	MPX
PROGRAM STATUS:	WORD		DOUBLEWORD	DOUBLEWORD
# OF INST:	161		161 +	189 M.
INTEGRITY:	INT'S ON 1ST	RTOM	TRAPS	TRAPS
MEM ADDR: NONMAPPED: NONEXTENDED:	512 KB		512 KB	512 KB * Not 151
EXTENDED:	16 MB ·	÷	16 MB	16 MB • Not Use)
MAPPED NONEXTENDED:	HONE		NONE	512 KB PER USER
EXTENDED:	NONE		NONE	1 MB PER USER (TOTAL
CD I/O: ADDRESSING:	YES 512 KB		YES 512 KB	YES 512 KB
(CLASS 'F'): ADDRESSING:	HOR HONE,		YES 16 MB	YES 16 MB
* NO SOFTWARE	SUPPORT			


# 512 KB ADDRESSING MODE (NONEXTENDED)




# 512 KB EXTENDED MODE




## 512 KB MAPPED MODE



## MAPPED EXTENDED MODE







# CPU

#### GENERAL PURPOSE REGISTERS


0	GPR, LINK, INTVL TIMER
1	GPR, INDEX
2	GPR, INDEX
3	GPR, INDEX
4	GPR, MASK
5	GPR
6	GPR
7	GPR

#### INFORMATION BOUNDARIES IN MEMORY





#### MEMORY REFERENCE INSTRUCTION FORMAT



OPERATION IS TO BE PERFORMED.


SPECIFY THE ADDRESS OF THE OPERAND WHEN X AND I FIELDS

BITS 12-31


F	<u>c</u>	Data Type
0 0 0 1 1 1	00 01 10 11 00 01 10	32-bit word 16-bit left halfword (bits 0-15) 64-bit doubleword 16-bit right halfword (bits 16-31) byte 0 (bits 0-7) byte 1 (bits 8-15) byte 2 (bits 16-23) byte 3 (bits 24-31)


ARE EQUAL TO ZERO.

#### INDIRECT ADDRESS FORMAT



# ADDRESS and TYPE DECODING TREE







BYTE O	BYTE 1	1 2 I RIGORD HALFI WORD	BYTE 3			
LEFT RIGHT HALFWORD HALFWOR!						
	MC	RD				
DOUBLE						




#### INDEXED ADDRESSING






#### PROGRAM STATUS WORD (PSW) :FORMAT



### **PSD FORMAT**



THESE BITS ARE USED FOR DISPLAY ONLY AND ARE NOT PRESENT IN THE PSD STORED IN MEMORY.

#### MEMORY REFERENCE INSTRUCTIONS

	OF	- C	ODE			·	R		:	Κ .	1	F					•				ADDRESS										
70	1	2.	3	4	5	6	7	8	9	10	.11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	<i>y</i>
_																,	····								,						
																			_									_			
	-														,	_	r	<del></del>	T -	_				_	т-			_	_	_	
																_	L			_				_							_
						r—			`				_		ι –	Ŀ				_	1		1	_	· T	r		L		1	
			<u>L</u> .										L		L			<u> </u>	_	_	·			_			L	_			
			Ţ			r.—				Γ—					· ·	_	T		1		T -		1	_	<del>,                                    </del>		1	_	1	т-	
													<u> </u>		L	_		<u>i</u>		_			<u> </u>	_				_	_	_	
_	-			_		<u> </u>			_				г	_	_	ŀ	Τ-	т-	_	<u> </u>	<del>-</del>	<del>-</del>	<del>1</del>	·	_	T	r	_	T	<del></del>	-
																_	Ŀ	<u> </u>		-				L			·	L		<u> </u>	Щ
			т-			-	I .		_	<b>-</b>		<u>.                                    </u>	_	_	ι_	-	<u> </u>	•	Г	_	1	<del>-</del>	T	_	T		<u> </u>	<u> </u>	T	10	-
														<u> </u>		-				-		Ŀ		_				-	<u></u>	- Frankley	المستسب
-		<u> </u>	T		Γ-	<del></del>		_	<u> </u>	_	Γ-		Γ-	ī	· 	}_	T	т-	1	_	T	Τ-	Т-	_	Τ-	т-	T	_	_	1	
		<u> </u>	<u> </u>				<u> </u>	_	L_	<u> </u>	<u>.</u>			<u> </u>		-	_	<u> </u>		lacksquare	<u></u>			_		<u></u>	<u> </u>	_	Ľ.		
		_	1			·	T .	_	Γ	_	r <u> </u>	_	T	Τ	_	-	· T	Т	T	┞	T	T	Т	-	Т	T	_	_	Γ	<u> </u>	
		L	<u> </u>				<u> </u>	-		<u> </u>	<u> </u>	_	<u>L</u>		_	-		<u>L</u>		$\vdash$	L_	_	<u></u>	-	_	<u></u>			L		
		_	T	_	Γ	Τ.	Т	_	Γ	<u> </u>		_	Γ	T -	Γ	-	T	T	T	-	T	Τ	T	_	Т	Т	T	L	Т	<del>-</del>	
-			<u></u>	•	_	<u> </u>		_		<u> </u>		-	_	<u></u>		-	<u> </u>	<u> </u>		$\vdash$		<u> </u>		-				<u>                                     </u>			
-		Γ	T	_	Г	Τ	Г	$\vdash$	Τ	Г	<u> </u>	-	i	Τ	Τ	┝	Г	T	·	$\vdash$	·	Т	T	H	Τ	T	<del>-</del>	-	Τ		
_	-	L_	<u> </u>	-	<u> </u>	<u>  ·                                     </u>	<u>l :</u>	$\vdash$	<u> </u>	<u> </u>	<u> </u>	_	<u></u>	<u></u>	<u>L</u>	$\vdash$	<u></u>	<u></u>	<u></u>	+	<u> </u>	_		$\vdash$	_		<u> </u>	-	<u></u>		
-		Γ	Τ	-	Γ	Τ	Τ	$\vdash$	T	Ţ.	Τ	-	Τ	Τ.	Τ	+	T	Τ	Π	$\vdash$	T·	Τ	Τ	$\vdash$	Τ	Ť	<u> </u>	$\vdash$	Τ		
_	<u> </u>	<u> </u>	1_	-	<u></u>	1	1	$\vdash$	<u></u>	<u> </u>	<u>L</u> .	-	<u></u>			-	_ا	1_	_	$\vdash$	1_		<u></u>	$\vdash$		<u>L</u>		$\vdash$	<u></u>	<u> </u>	
_	-	Τ	T	-	Τ	Τ	Τ	+	Γ	Τ	1	-	Τ	Τ	T	+	Τ	Т	Τ	<u> </u>	T	T	Τ	$\vdash$	Τ	T		-	Γ	· ·	Ţ
-	<u> </u>	_	نــــــــــــــــــــــــــــــــــــــ	$\vdash$	1		1_	$\dagger$	<u>٠</u>			-	_		1_	+		1_	<u> </u>	$\dagger$	<u>L</u> .	1	<u> </u>	$\vdash$		1_		$\vdash$		'(	
_													-							1_			-					1			

### INSTRUCTION SET

The tables on the following pages are provided to aid you in coding up machine language instructions.

With the use of these tables, coding machine language instructions should take less time and possibly reduce errors.

R OR RD FIELD	RS FIELD
RO 00000000 R1 00800000 R2 01000000 R3 01800000 R4 02000000 R5 02800000 R6 03000000 R7 03800000	0000 0010 0020 0030 0040 0050 0060 0070
INDEX REG.	
X0 00000000 X1 00200000 X2 00400000 X3 00600000	
INDIRECT	
001 00000	
PRIORITY LEVEL	
1 = 0008 2 = 0010 3 = 0018 4 = 0020 5 = 0028 6 = 0030 7 = 0038 8 = 0040 9 = 0048 A = 0050 B = 0058 C = 0060 D = 0068 E = 0070 F = 0078	10 = 0080 11 = 0088 12 = 0090 13 = 0098 14 = 00A0 15 = 00A8 16 = 00B0 17 = 00B8 18 = 00C0 19 = 00C8 1A = 00D0 1B = 00D8 1C = 00E0 1D = 00E8 1E = 00F0 1F = 00F8

#### **EXAMPLE:**

To derive the MACHINE CODE for LB 2,X'1000',3 (LOAD BYTE)

The OP CODE is ACO8; then add

AC081000

Op Code and Address

01000000

Register 2

AD081000 00600000

Index By R3

AD681000

Complete Instruction

### **EXAMPLE:**

To derive the MACHINE CODE for TRR 2,4 (TRANSFER REG TO REG)

The OP CODE is 2COO; then add

2000

Op Code

0200

R<sub>D</sub> 4

2E00 0020

· 0

2E20

R<sub>S</sub> 2 Complete Instruction

#### **EXAMPLE:**

To derive the MACHINE CODE for AI 7 (ACTIVATE INTERRUPT LVL'7')

The Op Code is FCO3; then add

FC030000

00380000

Pri Level

FC3B0000

Complete Instruction

		OF	· C(	DDE		·	•	R		,	ζ .	1	F	_				•				DRE	:SS						•		C	
C	70	1	2	3	4	5	.6	7	8	9	10	11	12	13	14	15	16	17	18	19				23	24	25		27	28	29		$\vdash$
Marine (	<b>)</b> - '	<b>لب</b>															Ī	_											•	_		
																			·													
(		•															_	,	·	·					_	·		1		r		
													_					<u> </u>														Ц
									-				_	r			Ŀ	·				1		1		· r	·					$\dashv$
(		·											_				_	_			_	<u>.                                    </u>			_							Ц
	<del>-1</del>					·	·		-		_		_			•	_	Ι			_	_		_	_	ı —	Γ-					$\dashv$
													_			<u> </u>	-	<u> </u>	Ĺ		-			_	-	<u> </u>			_			Ц
	$\neg$	· 											-	<u> </u>			ŀ	1	Γ	<u> </u>	<u> </u>	ı —	<u> </u>	1	<u> </u>	_	Г	<u> </u>	-	r		H
													_			L	-	Ŀ	<u> </u>	<u> </u>	-	<u> </u>	_			L	L	Ŀ	_	<u> </u>		Н
				_									-	Γ			-	Γ	<u> </u>	Τ	$\vdash$	<u> </u>	Ι_	Τ	-	Γ		1	-	Γ		Н
0													$\vdash$	<u> </u>	<u> </u>	<u> </u>	-	<u> </u>	<u>L.</u>		-	<u> </u>	<u> </u>		-	<u> </u>	<u></u>	<u></u>		<u> </u>		닉
													$\vdash$	Γ			$\vdash$	· T	Γ	Γ	$\vdash$	Γ	Γ	Γ	-	Γ	Τ	Τ	-	Γ		Н
					-	L	<u> </u>	<u> </u>		L	<u> </u>	<u>.</u>	-	<u> </u>	L	<u> </u>	十	<u> </u>	<u>ا</u>	<u> </u>	$\dagger$	<u> </u>	<u>i</u>	<u></u>		<u></u>	L	<u> </u>	$\vdash$	<u> </u>		닉
						Γ	•	T :					-				H	Γ		Τ	T	Π	Γ			Γ	Γ				Γ	П
		•	L	<u> </u>		L	<u> </u>			L	L	I		<del>!</del>	l	<b>!</b>		<u>.                                    </u>	<u> </u>	J	T	<u>.                                    </u>	<u> </u>	<u>.                                    </u>		1	1	1		L	<u></u>	$\dashv$
					-									Γ							T			T		Γ			ŀ.			П
ť	لـــــ		L	L		L	J	l		<b>1</b>	l	·				<b></b>			-			,	سيدل				-L	1			L	
•			*****												•															_		
•															·																	
															· ·							_	-							<b>,</b>		
	1						L						Ŀ																		<u> </u>	
0			-							٠,																						

## MEMORY REFERENCE INSTRUCTIONS


		OF	) CC	DE		·	·	R		)	(	1	F			<u> </u>						DDR	ESS						•	7		
•	امر	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30 3	<u> </u>
`	_		· ,													1					_								•			_
·																			·													$\dashv$
(	_	·						•							_	1			<u> </u>	I	_	<u> </u>	Γ	Т		Г	Γ	<u> </u>	1			$\dashv$
															<u> </u>		_	<u> </u>	L	<u> </u>	$\vdash$	L_	L	<u> </u>	_	<u> </u>	<u> </u>	<u></u>	Ш			$\dashv$
į.	-					·									Г	Γ		·	· T	Γ		<u> </u>	Τ	Τ		Γ	Г	T			$\overline{}$	$\dashv$
(,				·					لــــا					نــا	L	<u> </u>	-	<u> </u>	<u> </u>	<u> </u>		L		1	$\vdash$		<u></u>	1	Ш			$\dashv$
				_							<u> </u>					·	-		T			<u> </u>	· T	Τ							T	$\dashv$
	_		1		•						L				L		-	L	L	<u> </u>	1	L	<u> </u>	1		L	1	L				7
															Γ																	
																							•									
(	<u>)</u>											,																				الو
`	: 					Г	-	1			_		_			т-	<u> </u>		1			·	·	<del></del>	_	_		,				
							_						_				_		<u> </u>		L	_					L	<u> </u>				4
		Γ-				T	r <del>.</del>	<u> </u>	-	<u> </u>	_	<u> </u>	-	<u> </u>	Ī	Τ	┡	·	Т	T	H	Т	T	T	_	T	Т				T	$\dashv$
		<u> </u>			_	<u> </u>					<u> </u>	_		<u>_</u>			-		<u></u>		$\vdash$	<u> </u>	<u></u>	L	-	<u></u>	<u> </u>	<u> </u>				$\dashv$
	-	Γ			<u> </u>	Π	Τ	Γ	-	Γ			-	Γ	1	Τ	$\vdash$	Γ.	Т	Τ	┞	Τ	Τ	Т	-	Τ	T	Π			П	$\dashv$
:	-	<u> </u>	L_	<u> </u>	-	<u> </u>	<u></u>	<u> </u>	$\vdash$	<u> </u>	<u> </u>	<u> </u>	-	<u> </u>	<u></u>	<u> </u>	-	<u> </u>	_	<u> </u>	$\vdash$	<u></u>			-	<u></u>	<u></u>		· .			ㅓ
						Π			$\vdash$		Γ			T	Π		<del> </del>	Γ	Τ	Τ	T		Τ	T		Τ	Τ	T				ㅓ
•	_			·		1	<u>.                                    </u>	<u> </u>		1		1			<del></del>	-L		<b>.</b>	1				<u>.L</u>			<u>.                                    </u>		<u></u>				
•											ŀ																					
	_	, -	_	_	_	1	_			_	· 1	7-		· -		_		1		1		<del>-</del>	_	_		_	1	· -				
į	-				-		1		_				-				$\downarrow$				1			_	_					L		
			_	<del></del>					_	*,			<u>l.                                    </u>	,							_	-		-								

### 32/75 PRIVILEGED INSTRUCTIONS


1.	RDSTS	READ CPU STATUS
2.	TSCR	TRANSFER S.P. TO REG.
3.	TRSC	TRANSFER REG. TO S.P.
4.	TRP	TRANSFER REG. TO PROTECT
5.	LMAP	LOAD MAP REGS.
6.	TMAPR	TRANSFER MAP TO REG.
7.	WWCS .	WRITE TO WRITABLE CONTROL STO
8.	RWCS	READ WCS
9.	BRI	BRANCH AND RESET INTERRUPT
10.	LPSD	LOAD PSD
11.	LPSDCM	LOAD PSD AND CHANGE MAP
12.	HALT	
13.	EI	ENABLE INTERRUPT
14.	DI	DISABLE INTERRUPT
15.	RI	REQUEST INTERRUPT
16.	AI	ACTIVATE INTERRUPT
17.	DAI	DEACTIVATE INTERRUPT
18.	SETCPU	SET CPU MODE

Note: ALL I/O INSTRUCTIONS ARE PRIVILEGED.


# CLEAR MEMORY PROGRAM




# ADDRESS OF ADDRESS PROGRAM




## ADD A BIT IN MEMORY PROGRAM



### INSTRUCTION SET THUMB IN WORKSESSION



## INSTRUCTION SET THUMB IN WORKSESSION



- NOTES: SEARCH THROUGH MEMORY STARTING AT MEMORY LOCATION 000 THRU 1FFC LOCKING FOR ALL LOCATIONS THAT CONTAIN THE HEX DATA 'FC060000'.
- FOR EVERY MATCH, STORE THE ADDRESS OF THE DATA IN A SEPARATE TABLE IN MEMORY STARTING AT HEX LOCATION 4000.

DAY 2

INSTRUCTION SET

WORKSESSION

REFERENCE:

301-320070-000

32/70 SERIES REFERENCE MANUAL SECTION SIX

Objective:

After completing this worksession, you will be able to use the 32/70 Series reference manual as a tool in generating machine language programs as an aid in troubleshooting hardware

problems.

Use Appendix 'A' in the reference manual as an aid in finding instructions. Note:

• **:** • 

### INSTRUCTION SET WORKSESSION #1

1.	Bits 0 through 5 of the memory reference instruction represents its $\underline{\mathcal{B}}$ .
	A. Format B. Op-Code C. Instruction Identifier D. Word Address
2.	A two-to-six letter symbolic representation of the in- struction name accepted by the assembler program is called a
3.	When a halfword instruction is used, what is contained in the other half of the thirty-two bits?
	No-OP or another Holfword Instruction
4.	In a memory reference instruction, what is designated by bits 9 and 10?  The index register 1, 2, 3
	·
5.	In a memory reference instruction, what does bit eleven represent?
	Lndirect
6.	Adding a register to the word address to get an effective memory address is called  Indexing
7.	Accessing a location in memory, reading that location and using the word read as another address to memory is called <u>Indirect</u> addressing.

What	is the mnemonic for load byte?
	A. LB B. LH C. LW D. LD
What	is the mnemonic for a load word instruction?
What	is the op-code of a load word instruction? $ACDD$
What Load	is the purpose of the load/store word instructions?  Transfer contents register to memory viceses,
	is the mmemonic for a store word instruction?
What	is the op-code for a store word instruction?
Giver	n: Contents of GPRO=00000000 Instructions = AC001000 Location 1000 = FFFFFFFF
What	instruction is this? Load Word
What	is the mnemonic?
What	is the effective address?
What	will be contained in GPRO after execution? Execution
In a used	memory reference instruction format, what is bit 12 for?
	Byte (Word
	are bits 30 and 31 used for in a memory reference ruction? $ \begin{pmatrix} b_1 + 5 \\ b_2 + 5 \end{pmatrix} $

counter	increments normally by four. Why does this
What is	the purpose of the fixed point arithmetic
instruct	cions? <u>Do Arillagetic</u> Functions
How are	condition codes used in arithmetic operation  Equal, Greater, Less, Duc. flow
	(Branching)
of instr	e the uses of the Floating Point Arithmetic gructions?  For extremely Small  extremely large numbers
	the logical instruction group used? For King (AND XOR D2)
How are	bit manipulation instructions used? Add B $\cdot$
What is	the purpose of the branch instructions?  Looping, run Subroutine
	the purpose of the compare instructions?


What ca	pabilities	s are p	rovided	by the	trans	fer reg	gister
		make	value	regat	100	J	
	7	les 5	ccatcho	od J			
In the	transfer		1			)? Dest,	Reg
augment	nstruction code mod struction	ified t	he op-c	ode to	allow	more th	han
What ca	apabilitie	_		l by the			
What is	the purp $N_0 - O_p$						
	,	Prive					
What i	the purp				struct:	ion?	
	Stop						6.,
CPU	,				/ (	<i>j</i> 	
What i	s the purp	ose of	the "NO	0-0P" ir	struc	tion?	Comple
<u>a</u>	halfword	instru	ction	Time	Dela	Ly.S	•
What i	s the diff "Load Effe	erence	betweer	n a "Loa	ad Imm	ediate"	(LI)
L	pad Im	mediate	- 10a	d req	rister	with "	value"
10	ad Eff	ective	Addr	<u>ess</u> = 0	take	addre	<u> </u>
- 1	v . Increm		Jbon 1	oad	adde	e C C	

DAY 3

# **SECTION 3**

## I/O WITHOUT INTERRUPTS

• • 



CLASS '3' I/O CPU R0 I/O (32 BITS)

32 bit Down Counter Used by software (RO)

Register I/O

#### SYSTEM MEMORY **CPU ROUTINE** INPUT BUFFER IOCL 1 LOCD REWIND · CONT I/O OUTPUT OUTPUT BUFFER IOCL 2 CONT TCW INPUT START I/O CONT CONT TRANSFER OUTPUT ADDRESS TEST I/O CONT IOCL 3 INPUT (DMA) TEST CONT CONT OUTPUT CONT 1/0 CPU **CHANNELS** CONT, START, TEST

CLASS'D' 1/0: LifeR Floot 12 becomes

E CONTROL ELINGSIONS ENTE


DEVICES: 9103 GPMC, MARKET

CHALLEME ADDRESSING, 65 KB THANSPERE TERMOCL CMD

VALUE TE TESORO LENGTH COMES ONATIVED TOST OMOS).


CENSUS MACEO NO PRESENCTION SEE SOUD (CONTO).

•




DMA, 512 KB ADDRESSING

CLASS 0, 1, 2 ARE BYTE TRANSFER CONTROLLERS (4 KB TRANSFERS). CLASS E ARE HALF WORD TRANSFER CONTROLLERS (8 KB TRANSFERS) AND FULL WORD TRANSFER CONTROLLERS (16 KB TRANSFERS). CPU ROUTINE PERFORMS CONTROL OF COMPLETE I/O ACTION.





#### CLASS 'F' I/O:

- DMA, 16 MB ADDRESSING', 65 KB TRANSFERS, INFINITE RECORD LENGTH CAPABILITY (DATA CHAINED IOCL CMDS).
- INTELLIGENCE TO PERFORM CONTROL OF MULTIPLE I/O ACTIONS FOR COMPLEX I/O PROCESS
- CLASS F MACRO INSTRUCTION SET PROVIDES FOR ADDRESSING 128 CHANNELS WITH EACH HAVING 255 SUBADDRESSES (DVC'S).
- DYNAMIC STATUS POSTING IN ASSIGNED AREAS OF MEMORY FOR DIRECT VIEWING.
- CLASS F MACRO INSTRUCTION SET HAS A STANDARD I/O PROTOCOL FOR ALL CLASS F PROCESSORS.
- CLASS F: TAPE PROCESSOR DISC PROCESSOR





### **COMMAND DEVICE INSTRUCTION**





### COMMAND DEVICE (CD) INSTRUCTION FORMAT





•									
	_	_	_		_				ı
	F	r	D	6	8	1	0	0	ı
									ĺ

EXAMPLE HEX CODE FOR LINE PRINTER CD TO ADVANCE ONE LINE AND PRINT.


						<b>,</b>							INI	TUC	/OL	TPU	11	NST	RUC 1	101	vS.											
	(	)P	CODE				DE	VIC	E	ÁL	DRI	ESS		ΑU	G (	ODE							FUI	VCT	ION	СО	DE					
0	1	2	3	4	5	6	7	Te	3	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
		<b></b>						T	_ـــ					<b></b>	<b></b>				L	<b></b>		L		<b>.</b>		<b></b> -		1	Γ			
				_		1	T	$\dagger$	T				-	_	Γ	7								Π		Π	T		$\vdash$	Τ	Τ	Γ
		<u> </u>	L	!	L	_	<u>i</u>	+-					-	<u> </u>	L		-	<u> </u>	<u> </u>	<u> </u>			<u> </u>		$\vdash$	<u></u>	<u></u>	<u> </u>	$\vdash$	<u></u>	1	<u></u>
		!			Γ	Г	Τ	$\dotplus$	٠.	7	_		-	_	Τ	T	-	Γ	1	<u> </u>	_		_	T	-	Τ	T	T	ŀ	Т	<del></del>	Т
							_	-					_		<u></u>	<u></u>	<u> </u>	<u> </u>		L_			Ŀ	<u> </u>		<u> </u>	<u> </u>	Ļ	_	L_		
								$oldsymbol{ol}}}}}}}}}}}}}}}$							<del>-</del> -	<del>,</del>	_		r							·						
							<u>L</u>	Ŀ								$oldsymbol{ol}}}}}}}}}}}}}}}}}}}}$						L,										
																						•										
						T -	T	T														ĺ				T						
	L	<u> </u>	-			<b>-</b>		T						<u> </u>	<b></b>			l	I	<b>-</b>		L	·	ــــــــــــــــــــــــــــــــــــــ		<b></b>	<del></del>	1		1	<del></del>	<b></b>
						Γ	Τ	$\dagger$	T	1			-		Ţ.	T				Π			1			Π	Τ			Π	Π	
						<u> </u>		┤-					_	<u> </u>	<u></u>		-		<u> </u>	<u> </u>	-	<u> </u>	<u> </u>		-	<u></u>	<u></u>	<u> </u>	_	<u></u>	<u> </u>	<u> </u>
		<u> </u>	Γ		_		<del>-</del> -	+	T				_	<u> </u>	Τ.	<del></del>	-	Γ-		Γ	-	Ι	T-	1	_	T –	<del></del>	T	<u> </u>	ī		_
)						<u> </u>		ļ									<u> </u>				_		L_		_				_			
		<del></del>	,		·					-		,						-	<b></b>				,									
																											-					-
						İ	Ī	T	]			,			Τ	T	<b>†</b> –				T			T			T					
	<u> </u>		1		<u> </u>			$\dagger$				<u> </u>	<del> </del>	<u> </u>	1_		$\vdash$	<del>!</del>	<u> </u>		$\vdash$	1	<u> </u>					<u> </u>	$\vdash$		<u> </u>	<u></u>
		<u> </u>	Π			Τ	T	+	T	-		Π		Τ	T	T	$\vdash$	Τ		Τ	$\vdash$	Т	1	T	$\vdash$	Τ	T	T	$\vdash$	Π		Π
		<u>_</u>	<u></u>	<u> </u>	<u>L</u>		<u> </u>	+			<u> </u>		_	<u></u>	_	1	<b>∤</b> .–	<u> </u>	<u> </u>	<u> </u>	├	<u> </u>	<u> </u>		$\vdash$	<u></u>		<u></u>	_		<u> </u>	
-	<del>.</del>	Т	T	_	T -	T	T	+	_		_	<del></del>	-	1	7	T	<del> </del>	_	Τ-	Τ_	lacksquare		T	Τ-	<u> </u>	1	T .	<del>-</del> -	_	<del>-</del>	_	
_							$\perp$	+					L				_				_			$\perp$	L				_			
_	<del>,</del>	_		_	_			1	<del>-</del>			· -		<del></del>		<del></del>	_	<del></del>	<del></del>		_	<del>,</del>	·	<del>-</del>	L	<del></del>	<del></del>		L			
							•	T			-											,										
1	T	Ţ	T	i –		T	T	+	T			T	T	T	T		T	T		Τ	T	T		T	T	T	T		T	T		Π
1	ــــــــــــــــــــــــــــــــــــــ	_		1	ـــــــــــــــــــــــــــــــــــ			$\dagger$			1	1	$\vdash$				+		1		$\dagger$		1		-			1	T			
L				1				-					1				1				1				1				1			-

### INPUT/OUTPUT INSTRUCTIONS

	erru,		)P (	CODI	E			DEV	/1CI	E A	DDR	ESS		AU	s co	ODE							FUN	ICT I	ON	COI	DE		•			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
								,					_							·	_	r	<del>,</del>	,				r			,	
					_		Ĺ				_		_	_			_					<u></u>	L.					ŀ 				
}					_		<del></del>						_			_			_	_	_	_	1	<u>.</u>				<b>,</b>	_	r	т-	
-																				L_	_	<u> </u>		L								
-											·   –									<u> </u>	_	T	Γ-								I	
-									· _				_								-	<u> </u>	L_	L								L_
•											-									<u> </u>	_	i	<u> </u>									
}									_											<u> </u>	_	<u> </u>	<u> </u>	<u></u>							<u> </u>	
+								·													-		<u> </u>									
-														L_				L,	L	<u> </u>	-	<u> </u>		Ч			L					
	V							!									-				<b> -</b> -	T -										
1	✓.			<u> </u>						<u> </u>	<u> </u>			<u></u>		L					-	<u> </u>	L_	-			L			لـــا		
-										·							$\vdash$	_				Γ										
-								<u> </u>	_	L		1		L	L	<u> </u>	<del> </del>	<u>L.</u>	L	<u> </u>	_	<u> </u>	<u> </u>				<u> </u>					L
								İ		<u> </u>	[						-					i										
	!							<u> </u>	-		L	1		<u> </u>		<b>!</b>		<u>!</u>	<b></b>	L				-		L	l	1				
										Γ																						
Ì					├ 		<u>!</u>			<b>!</b>	<b>1</b>	•		L	L	1	-	<u>'</u>	L	L		<del></del>	<u></u>			L	L	L		·	·	<b>.</b>
						_																Ī.										
İ	السيسيسي					L	<del>`</del>	<del>-</del>							<b></b>	L	Γ	L	<b>.</b>	<del></del>				1			٠					<b></b>
			-	J				1	Γ	4		•						`														
			•					*****				•																				


0 1	T	P (	ODE				DE																								
0 1		2	3		-	L	UC	A 1 C	E A	ODR	ESS		AU	G C	ODE			,		·	<del></del>	FU	ICT	ION	CO	DE					
	_		3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
																				·											
ı	1						1			T																					
								<b> </b>		<b>_</b>	<del>1</del>			<u> </u>				<b>.</b>	<b></b>				·		ــــــــــــــــــــــــــــــــــــــ	·	<b>.</b>		·		
T	Ī							-	Γ	T															Π						
							ــــــــــــــــــــــــــــــــــــــ	$\dagger$	<u>-</u>	•	<u> </u>		<u>'</u>	L	L		<u> </u>	<u> </u>	<u></u>		L	L	L		<u></u>						<u> </u>
Т	1					· 	T	<del> </del>	Τ	٦-				<u> </u>					Γ		<u> </u>	Γ-									
		1					<u>.                                    </u>	-	1	<u></u>	1	-		<u> </u>	<u> </u>		L	L	!		L	<u> </u>	<u> </u>		L	<u> </u>	<u> </u>			<u> </u>	
$\top$	T		_			_	Τ	$\vdash$	Τ	T	Τ	_		Γ-				Γ		-	i	Γ		-	Τ						Τ
							1	-	<u> </u>	<u></u>	<u> </u>	-	<u> </u>	L	<u> </u>		<u> </u>	<u> </u>		-	<u> </u>				<u> </u>		<u></u>			<u> </u>	
Т	1	$\neg$	_			<u> </u>	T	-	Τ	-	1	_	Γ.	<u> </u>	Τ		Γ					1	Γ	-	T					<u> </u>	Τ
			·				<u> </u>	-		1_		-	<u> </u>		<u> </u>	_		<u> </u>		_	<u> </u>			_	<u> </u>						
_	_				,	_	<del>-</del>	-	1	Т-	Τ	_	Τ_	1	T	_	_	1	Γ	_	<u> </u>	_	T	_	T —					Γ	Г
						<u> </u>	<u> </u>	ļ	_		<u> </u>	_			<u>L_</u>					_											<u> </u>
	_						-	$oldsymbol{oldsymbol{oldsymbol{oldsymbol{\bot}}}$	_		·				r -											<del>,</del>	,			·	
							<u> </u>	_																	_						
						<b>,</b> .		<u> </u>		<b>~</b> ~	·			<del></del>		_	·	,								<b>,</b>			_		
						i 				<u> </u>	: 																				
													,																		
								1														-			*****	-					
											ľ			Π													Γ	Π			
						<del>,                                    </del>	-	T		<u></u>			<b></b>	<del></del>		T.	<del></del>		<b>.</b>		٠			T	<b>.</b>	-	L		<b></b>		
							Τ	T	T	T	T					T				T		Π	T			•					Π
			l		L	ل		$\dagger$				$\vdash$			1	T	<u></u>		<b></b>	<u> </u>		1		T	1	ــــــــــــــــــــــــــــــــــــــ	<u> </u>		<b></b>		-
T			Γ	, _ 	Π	Τ	T	t	T	Τ	T		T	Τ	T			Τ		+	T	Τ		T		Τ		T			Τ
		L .			<u> </u>	<u>.                                    </u>		+			1	$\vdash$		<u>ا</u>		+	Ц			$\dagger$	1			$\dagger$	٠	1	1	$\vdash$		<u></u>	

### INTERVAL TIMER PROGRAMMING



R <sub>0</sub> (BIT 30)	R <sub>1</sub> (BIT 31)	SELECT COUNT RATE	RTOM
0	0	SELECT HIGH FREQUENCY	
0	1	SELECT LOW FREQUENCY	
1	0	SELECT 120 HZ	
1	1	SELECT EXTERNAL CLOCK	

### TRANSFER CONTROL WORD (TCW) FORMAT



BITS 0-11

DESIGNATE THE NUMBER OF TRANSFERS TO BE MADE BETWEEN MEMORY AND THE

DEVICE CONTROLLER CHANNEL

BITS 12,30,31

SPECIFY THE FORMAT CODE FOR EACH TRANSFER (SEE TABLE 5-1).

BITS 13-29

DESIGNATE THE MEMORY LOCATION FOR EACH TRANSFER.

#### NOTE


The wa field is interpreted as a 24-bit real address by the I/O process. Therefore, the address range is limited to the first 512 kb of memory.

Information	7.0							
Byte Halfwo Word	rd	· 1xx 0Y1 000						
xx - Y - Y -	O designates left	halfword t halfword						


### TCW DEDICATED LOCATIONS:

100	PRIORITY LEVEL 14	120	PRIORITY LEVEL,10
104	PRIORITY LEVEL 15	124	PRIORITY LEVEL 1D
<b>-</b> 108	MHDPRIORITY = EVEL 16-	128	PRIORITY LEVEL 1E
100	PRIORITY LEVEL 17	120	PRIORITY LEVEL 1F
<b>→</b> 110	MTC PRIORITY LEVEL 18	<b>~1</b> 30	PRIORITY LEVEL 20
114	PRIORITY LEVEL 19	134 EP	PRIORITY LEVEL 21
118	PRIORITY LEVEL 1A	138	PRIORITY LEVEL 22
110	PRIORITY LEVEL 1B .	13C TTY/	CRT-PRIORITY LEVEL 23

## LEVELS OF TEST DEVICE (TD)



### TEST DEVICE INSTRUCTION FORMAT



THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. SEE FIGURE 5-8.

CC2 - 0 STATUS TRANSFER WAS PERFORMED

CC2 - 1 STATUS TRANSFER WAS NOT PERFORMED

CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF

															_	
(PP ( B 14%)	•	1	2	3	4		•	,	•	•	10	11	12	13	14	4
LOWER HW	16	17	18	19	20	21	22	23	×	25	24	27	28	29	30	31
LINE PRINTER	•	PROG VIOL	DEV	٥	٥	•	•	•	-0	BOF	• .	0	ð	DEV BUSY	0	٥
MAG TAPE	•	PROG	DEV INOP	VÁC ERAOR	٥	REW IN PROG	GRC LRC	•	٥	<b>\$</b> 01	BQT	EOF	•	DEV BUSY	FILE PROT VIO	ODD REC LGT
MOVING. HEAD DISC	۰	PROG	DEV	UNCORR DATA ERROR	۰	FILE UN SAFE	SEEK IN PROG	CORR DATA ERROR	٥	•	ADDR ERROR	•	•	۰	٥	X2EK X2ART RCRR3
FIXED: MEAD DISC	٥	PROG		CHK SUM	•	•	9	9	0	9	MCTOR ERROR	•	MUX 857 IDUAL	•	FILE PROT VIO	SEER TRACK ERROR
CARD READER/ PUNCH	•	•	FILE MARK RD	CHECK	•	STACKER FULL	PUNCH CHECK	HOPPER EMPTY	•	PICK	TRANSMIT	INCORRECT LENGTH	UNWS CHAN END	ILLEGAL END	PENC	CHAR

THE STATUS HALFWORD IS STORED IN THE MEMORY HALFWORD SPECIFIED BY THE ASSOCIATED TRANSFER CONTROL WORD (TCW).


						·						INI	PUT	/0U	TPU	11	NSTF	NUC 1	ION	15		_									
	1										AUG CODE FUNCT.  13 14 15 16 17 18 19 20 21 22 23											ION CODE									
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
			<u> </u>			1	<u></u>			L				I	1				L		اســـــا ا	L			4	-	<b></b>				
		Π		_		,	T	十				-	<u> </u>		T										Γ	Π		$\vdash$			
			<u> </u>	-	<u> </u>		1	+-	l		<u> </u>	-	<u> </u>	<u> </u>	<u> </u>				<u> </u>			L	<u> </u>	-	<u> </u>	L		$\vdash$	<u></u>	<u> </u>	ــــــــــــــــــــــــــــــــــــــ
		!				T	T	┼-	<u> </u>			-	Γ	Γ	1				Г			Γ-	·	_	Г	T	T	-	Ι	Γ	Т
								-				_			<u> </u>	_							L,	_			<u> </u>				_
		,				·	T -	<u> </u>		· , –,		_			_	_			г			r			т	T		_			
								Ŀ				·	_	_																	
									,	,			·				_	+ سیسیم	·		,—	·	<b>.</b>						<b>,</b>		<b>,</b>
								T	1																	Ī					
		L			<b></b>	L	ــــــــــــــــــــــــــــــــــــــ	1	<u> </u>	<b></b>			L		<u> </u>		L		L		!i	<b></b>		Ė	<u> </u>	J			L		<b></b>
,				·			<del>-</del>	+			Γ	-		Π	Γ					<u> </u>			Π	_	T	Τ	T	-			Γ
		<u></u>				<u> </u>	1	╁-	<u> </u>		<u> </u>	-		<u> </u>	<u> </u>		<u></u>	<u> </u>	<u> </u>	_		<u>L</u> _			<u> </u>	<u> </u>		_			<u> </u>
		Г			· 	<u> </u>	Т	+	Т	_	·	_	Γ	Τ	Г	-	Γ-	_	_	-		_	T	_	Т	T	Τ	_			ι –
						<u> </u>	<u> </u>	┼	<u> </u>			_	<u></u>	_	<u> </u>	_					<u> </u>	<u> </u>		_				_			<u> </u>
		1	1			γ		ـ		T-	r		<del></del>	T -	<del>, -</del>		i -				<del>.</del>	<del></del>		_	_	_		_	_	,	
										<u> </u>	<u>.</u>	_									<u> </u>				<u>L</u>						
		·											-									,							·		
		-	•	 	<b>-</b>					<b></b>					<del></del>		·	<b></b>				<del></del>									
					T =	Γ		T					Π			1							Τ				Γ				
	L	<b></b>			<u> </u>	!	<u>.</u>	$\dagger$	١	1	<u>.                                    </u>		1	1		$\vdash$	L	L	<u> </u>	$\vdash$	<u> </u>	Ц	1		<u> </u>	1	<b></b>	-	<u> </u>		
<u> </u>			Π			Τ	T	+	Τ	Γ	<u> </u>		Τ	Τ	T	$\vdash$	Γ			$\dagger$	Π		Τ	H	Π	T	Π	-			Γ
-		<u></u>	1_	_	<u> </u>	<u> </u>		+	<u> </u>	<u> </u>	<u> </u>	-	<u> </u>		<u></u>	+	<u></u>			-	1			-	<u> </u>			-			
}-	Γ.	Τ .	Τ-	۱_	Т	T	1	+-	T	T	Τ_	-	Т	T	т-	$\vdash$	T	Τ_	T	-	Τ-	_	T-	_	Т	_	т-	-	T	_	T
-		1	_	-	L			+				_				1			<u> </u>	1				_				_	<u> </u>		L
						•																									

INPUT/OUTPUT INSTRUCTIONS


OP CODE DEVICE ADDRESS AUG CODE FUNCTION CODE  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	27	28	Τ-	_	
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	27	ba			
	1	<u> </u>	29	30	31
	·			T	
		$\vdash$	1	ــــــــــــــــــــــــــــــــــــــ	<u> </u>
<del></del>		╁	Т	Т	П
		<u> </u>	L_		
			<b>,</b>	·	
	П		Τ	Τ	П
	Н	-	<u></u>	1	-
<del></del>	$\vdash$	_	Т	Т	
			_	L	Ц
				<u> </u>	
	$\Box$	$\vdash$		1	Н
		_	<u> </u>		Ц
	_	<u> </u>	_		-
					-
	닉	-	<u>!</u>		Щ
<del></del>		_	т-	Ι	
			<u> </u>		
	-	1	٠	····	
<del>}</del>	$\sqcap$	-	Τ	Γ	$\Box$
		-			
$\mathbf{C}$		_			

												PUT INSTRUCTIONS																				
								AUG CODE FUNCTION CODE																								
0.	1	2	3	4	5	1	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
																					•											
			Π	1-	Τ	T	1						-			1										Π				Τ	Τ	T
		<u> </u>	l	$\vdash$	<u>_</u>	<u> </u>		-			L		-	<u> </u>	<u> </u>	<u> </u>	-	<u> </u>		<u> </u>			L	L	<del> -</del>	1	<u> </u>	L	$\vdash$	<u></u>	<u></u>	٠.
		_	_	-	Т	T	7	_					-	<u> </u>	_	1	-	I -	r	Γ_	-	Γ	Г	<u> </u>	_	1	T	<del>.</del>		Т	T	T-
				_	<u></u>	L										_	<u> </u>	<u> </u>		L_				L,					<u> </u>	<u> </u>		
											•																			,	_	
									·																							
<u> </u>				T	Τ	Τ	1	÷					$\vdash$						Γ			ī				Π					Τ	T
-	L	<u> </u>	<u> </u>	-	<u>'</u>	1					L	L	-		<u> </u>	Ц	$\vdash$	<u> </u>	L	<u></u>	-	<u> </u>	<u> </u>	<u> </u>		<u> </u>	1	L	$\vdash$	<u> </u>	<u> </u>	ــــــــــــــــــــــــــــــــــــــ
_	<u> </u>	Г	1	<del> -</del>	Т	Т	7						-	Γ	T	Т	-	Τ-	Γ-	T -	-	<u> </u>	1	_	-		T		-	Γ	Τ	T
_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	L								_	L_	<u> </u>	<u></u>	_		L_	L_	_				L				_		L	<u> </u>
					·	-				,	-							,		,							•		L.			
<b>\</b>																											1					
		***************************************			****	-					<del></del>	<u> </u>					Γ		•			•				*						
					Τ	T								Π		Τ	T	Π			$\vdash$	Γ			-	Τ	T				Τ	T
_	<u>!</u>		<u> </u>							<u> </u>	<u> </u>	<u></u>	-	<u></u>		<u> </u>	-	<u> </u>	<u> </u>	<u> </u>		<u> </u>			_	<u></u>	<u></u>	<u> </u>		<u> </u>	<u></u>	1
_	ī.	_	T	├-	Ţ	·			<u> </u>		T-	r	-	1	Т	T	┼-	Τ-	T-	T	-	<del></del>	1	Τ-	_	<u> </u>	Т	_	-	Т	ī	T
						i	j		_		<u> </u>	Ĺ	 <del> </del>						_		_	<u>i</u>			_				L			
																				_												
																		İ														
	<del>1</del>			+ - 					T	<del></del>	·			J	1		1	···	<u> </u>	<u> </u>	T			<b>-</b>		-	-I	<u> </u>	Ī	•	1	<u> </u>
	Τ	Τ	T	T	T -	Τ			1		Π	Π		Τ	Τ	T	T	Τ	Т		$\vdash$	1		Τ		Γ	T	Γ	-	Τ	Π	1
-				$\vdash$	L		لـــ		$\vdash$	<u> </u>	<u></u>	1	$\vdash$	1	1	<u></u>	$\vdash$	<u></u>			+		1	<u></u>	<del> -</del>			<u> </u>	$\vdash$	<u></u>	_	
$\vdash$	T	T	1	+	Т	_			-	T	Т	1	$\vdash$	1	Т	<del></del>	$\vdash$	Т	Τ_	Т	+	1	T	1	-	Т	Τ-	Т	-	Т	Т	<del></del>
_			]_								L.					_									L				L			
-	<b>.</b>	-	-	J_			-																									
1				1												T																
		<b>-</b>	-			•		<b></b>	T				T			<del>.</del>	T				T	-	1		1				T			
									_1				1												1				1			-

### OUTPUT TO TTY/CRT




### CHECK GENERAL STATUS OF MAG TAPE



NOTES: CHECK STATUS WITH IOM ONLINE & DRIVE ONLINE


CHECK STATUS WITH IOM ONLINE & DRIVE OFFLINE

CHECK STATUS WITH IOM OFFLINE & DRIVE ONLINE




NOTE: EXECUTE EXTENDED FUNCTION 1 ON STATUS LOCATION TO MONITOR STATUS BITS.

## WRITE TO MAG TAPE




## DISC SEEKS WITH NO INTERRUPTS






# INPUT FROM TTY - OUTPUT TO LP WITH NO INTERRUPTS



# WRITE, REWIND, READ MAG TAPE WITH NO INTERRUPTS



• • . 

### DAY 3

# INSTRUCTION SET 1/O PROGRAMMING WORKSESSION

REFERENCES:

32/70 SERIES REFERENCE MANUAL SECTION FIVE

WORKBOOK

Objective: After completing this worksession, you will be able to use the 32/70 Series reference manual as a tool in generating machine language programs as an aid in troubleshooting INPUT/OUTPUT problems.

1.	List the fields of a C/D instruction and define each.
	Device Address - The 7 bit field
	identify Logical address is LP=7A CRT= 7E 15-19 Function
	Device Address - The 7 bit field  identify Logical address ie. LP=7A CRT= 7E 16-19 function  16-31 Command Code - Input / Output 13-15 = Augment
2.	How is the "device address" of a C/D instruction used?  I dentify device by a channel  Address in scratchpad Logical to physical Address
	Address in scratchpad Logical to physical Address
3. <sup>.</sup>	Code up a C/D instruction for a Mag Tape read.
	FC86B000
	List the fields of a TCW and define each.
4	10-11- define number of transfers (4096 max)
•	D-11-define number of transfers (4096 max)  10,31,12 F bit - type of format for each transfer  13-29 designate the memory location for each transfer (huffer
	Code up a TCW to transfer 16 bytes starting at address X'04000'.
	0000 0001 0000 1000 0100 0000 0000 0000
	0 1 0 8 4 0 0 0
6.	What are the TCW dedicated locations for MHD, MT, TLC?
	108, 110, 130, 134, 136

	7.	When must the TCW be in the TCW dedicated location?
		Before execution of CD instruction
		TD 2000
		15 2000
	8.	When does an IOM normally generate an SI? When I/o
		terminates
	9.	List the fields of a T/D instruction and define each.
		Device Address ie CRT=7E LP=7A
		Test Code = 8000 4.000, 2000
	•	Augment Code separates TDTCD
	10.	Code up a T/D 2000 to store status for Mag Tape.
		111111 001 0000 101 0010 0000 0000 0000
		F C 8 5 2 0.00
	11.	When checking general or IOM status, what defines the status? Condition Codes in PSD, PSW
	12.	On execution of a T/D 2000, where is the device status stored?  16 bit 5tatus Halfword Stored
,00		in memory location specified by TCW
	13.	Code up a TCW to store Device Status of a Mag Tape in the Left Half Word of Memory location X'2000'.
P		0 0 0 000 0 0 1
• 1		0 0 1 0 2 001
	14.	List the different classes of I/O.
	±7.	A 1 7 2 K / E
		- 0, 1, 2, 0, b, E, F

And the second of the second o

15.	What	is	the	difference	between	а	Multiplexer	Channel
	and a	a Se	elect	tor Channel?	?			-

A sector channel only one channelis

active at a time. A multiplexer allows

more than one channel at a time to be active


• net . . O

## I/O INTERRUPT CHART


Gerand Cons


	400			
IOM TYPE	DEV ADDR	S.I. INT LVL	DED IVL ADDR	TCW= IVL-40
FHD	00	14	140	100
	04	15	144	104
MHD	. 08 -	~ 16 ^	- 148	108
	OC	17	14C	
MTC	10	18	· 150	
	18	19	154	
GPMC	20	1A	158	
	30	13	15C	
HSD	40	1C	160	
	50	1D	164	
ADS	60	1E	168	
	70	1F	16C	
CR	78	20	170	
LP	7A	21	174	
	7X	22	178	
TTY/CRT	7E	23	17C	

BASED ON S.I. INT LVL





# PSW MODE . I/O INTERRUPT PROCESSING






### LEVELS OF TEST DEVICE (TD)











# INPUT FROM TTY & OUTPUT TO LINE PRINTER





### INSTRUCTION SET

### I/O INTERRUPTS - WORKSESSION

### REFERENCES:

32/70 SERIES TECHNICAL MANUAL SECTIONS III & V

32/70 SERIES REFERENCE MANUAL SECTIONS III & IV

Objectives: State the basic purpose of I/O interrupts.

Become familiar with I/O interrupt philosophy.

Identify and list steps required to process I/O interrupts.

Overview: I/O Interrupts

System is interrupt driven, an I/O interrupt request can be caused by any of the following:

- A. <u>I/O Termination</u> A normal or abnormal termination will cause an interrupt request.
  - Normal Termination completion of a block transer. (Transfer CNT = 0)
  - Abnormal Termination Device terminates prematurally because of end of record or Inoperable condition.

- B. Software (Interrupt Control Instructions)
- C. Each I/O channel can handle its Device Interrupts (S.I.'s).
- D. 16 interrupt levels dedicated to I/O.
- E. Each IOM has its own self contained interrupt generating logic.

1.	The interrupt vector location (IVL) is dedicated to:
-	(a) The device address of the IOM. (b) The interrupt priority of the IOM. (c) The physical address of the IOM.
2.	What are the IVL dedicated locations for MT, MHD, TLC?
	MT=150
	mH0 = 148
	TLC = 170,174, 17C
3.	What does the IVL contain? Address of ICB
	or Subroutine
4.	What does an I/O (non Class F) ICB contain?
	OLD PSD NEW PSD
5.	When should the new PSD be stored in the ICB? Before
	enabling interrupts
6.	What bit(s) in the new PSD should be set? The
	privelege bit and PC address Lits
7.	What are the 3 states of an interrupt - how are they set/reset? Enable, Request, Active
	Software Software Service Int/Software Software Software
8.	What interrupt control instruction must be used to allow servicing of an interrupt? <u>Enable Interrupt</u>
9.	What interrupt control instruction will clear any pending interrupt request to that level?
10.	When an interrupt goes active, what interrupt levels are
	blocked? Interrupts that interrupt level
	and all levels underneath below


.1.	In the PSD mode what instruction(s) are used to exit an interrupt servicing routine?  Deactivate Trice PSD
.2.	In the PSW mode what instruction(s) are used to exit an interrupt servicing routine?  BRI
.3.	What interrupt levels are dedicated for I/O controllers
.4.	What instruction should be executed prior to enabling an interrupt? Why? Disable Interrupts  To allow new interrupts in.

DAY 5

**SECTION 5** 

**SCRATCHPAD** 


TRAPS & INTERRUPTS



## CPU SCRATCHPAD LOCATION

CPU 'C' BOARD	
·	
·	
	·
	• •
LOC.	SCRATCHPAD 00
	256 X 32 BIT
	CONFIGURATION RAM
	FF

## SEL 32 SCRATCHPAD LAYOUT



## SCRATCHPAD DUMP

			_					
000300(R00000)		0E680101	0E6B0102	0E6B01U3	0E6AU400	0E6A0401	0E6AU4U2	UE6AU4U3
000320(600008)	<b>UE69URU0</b>	06690801	0E690802	0E69U8U3	0E680C00	0E680C01	0E080CuS	0E680C03
000340(R00010)	UE6710U0	0E671001	0E671002	0E6710U3	0E671004	0E671005	0E671006	UE671007
000360(R00018)	0E661800	QE6618U1	QE661802	0E061803	0E661804	0E661805	0E061806	0E661807
000380(R00020)	06652000	0E052001	06652002	06652003	0E6520U4	08652005	0E652006	0E652007
0003A0(R00028)	0E6520UR	06652009	0E65200A	0E6520UB	0E65200C	0E05200D	0E65200E	0E65200F
0003C0(H00030)	• . •	0E643001	0E643002	0E6430U3	0F643004	UF 643005	0E643006	0E643007
0003E0(R00038)	0E6450UB	0E643009	0E04300A	0E64300A	0E64300C	UE64300D	0E64300E	0E6430UF
000400(800040)	0E6340U0	0E634001	0E034002	0F634003	0E634004	0F6340U5	0E634006	0E634007
000420(R00048)	0F6340UA	0E634009	0E63400A	0E63400B	0E63400C	0E63400D	0F63400E	0E63400F
000440(R00050)	0F625000	0E025001	05625002	0E625003	0F6250U4	06052005	0E625006	06625007
000460(K00058)	UE6250UA	0E625009	0E62500A	0F62500B	0F62500C	0E62500D	0E62500E	0E62500F
000480(800060)	0E616000	0E616001	0F616002	0F616003	0F616004	05616005	0E616006	0E616007
0004A0(R00068)		0E616009	0E61600A	UF61600B	0E61600C	UE61600D	0E61600E	UE 61600F
0004C0(R00070)	06607000	0E607001	0F607002	0E607003				
0004F0(R00078)	015F78U0				0F607004	UE607005	0E607006	0E607007
		00000000	005E78ú2	00000000	00507002	00507CU3	02507801	03547904
000500(R00080)	009FU0F0	009E00F8	00000700	00000764	00001000	00000000	0000000	BFFFFFF
000520(R00088)	BFFFFFF	BFFFFFF	BFFFFFF	BFFFFFF	BBFFFFFC	00000000	00000000	00000000
000540(K00090)	00000000	00000001	009D00E8	009CU0FC	00000140	00046144	00086148	00000140
000560(800098)	80100150	00180154	00200158	00306150	00400160	00500164	00600168	0070016C
000580(R000A0)	00760170	C17A0174	007C0178	C17E017C	00980190	U09A0194	00990198	00980190
000540(R00048)	00460140	00970144	00950148	009461AC	00930180	00450184	00910188	00400180
000500(800080)	OOAFOICO	OOAEO1C4	00ADU1C8	OOACUICC	00AR0100	00AA01D4	00A901D8	COAROIDC
0005F0(R00088)	00A7U1E0	004601E4	00A501E8	004401EC	00A301F0	PALUSA00	00A101F8	UNARUIFC
000600(200000)	008Fu200	006F02U4	80500600	00FC050C	00BR0210	00840214	00890218	0088021C
000650(400008)	00570220	00560224	00050228	00040220	00030230	00020234	00010238	00000230
000640(R00000)	UNCF0240	00CE0244	00CDU248	00000240	00080250	UOCAU254	00090258	00080250
000660(K000D8)	U0C7U260	00060264	00050268	00640266	00L30270	U0C2U274	00010278	00000270
000680(R000E0)	000FU280	000E0284	9920000	00000280	00080290	00DAU294	00090298	U0D8029C
OODDAU(ROGOER)	00070240	00060244	00D502A8	000402AC	00030260	00D262H4	00010258	0000025C
000600(800060)	00F605C0	UCEEU2C4	00500208	00500200	0050500	U0EA0204	00E902D#	30208300
0006EU(K000F6)		00E602E4	00650268	00E402EC	U0E302F0	U0E202F4	00E102F8	005002+0
OCCUPATION OF CO.	400,000	44504554	00530556	405-0556	VULJUETU	VULEUE! 4	ANTINELG	0000000

#### SYSTEM INITIALIZATION

#### INITIAL PROGRAM LOAD (IPL)

Initialization and configuration of a 32/70 Series System is accomplished through the use of the Initial Program Load (IPL) sequence. This sequence initializes the system, sets up the I/O configuration, and boots in the operating system. The usual method of initializing the system is through the use of the card reader to read in a deck of cards containing the I/O device configuration and assigned interrupt organization. The IPL sequence is initiated by placing the Initial Configuration Load (ICL) deck of cards in the card reader, setting up of the address of the card reader on the system front panel, and depressing the IPL button on the system front panel.

It should be noted that if the mode jumper on the CPU is set up for the PSD mode, the CPU will come up in the PSD mode. If, when placing the address of the IPL device in the B-Display of the front panel, additional information is added, then the CPU can be made to come up in the PSW mode of operation. The procedure for establishing the PSW mode of operation is as follows:

- If using either the parallel or serial front panel for data entry, add 8000 to the device address (sets bit 16 to One). For example, if the address of the card reader is 7800, then by the setting of bit 16 to One (or adding 8000), the resultant address becomes F800.
- If using the serial front panel, entering a 55 plus the card reader address results in the CPU coming up in the PSW mode. The resultant address in the B-Display is then 00557800.

After the cards are read into the system, the SYSTEM RESET button is depressed, the address of the device (disc) containing the operating system is entered on the front panel, and the IPL button is again depressed, thereby booting in the operating system.

The Initial Configuration Load (ICL) deck of cards contains three basic record formats. The following sections provide descriptions for each format.

# FORMATS OF THE INITIAL CONFIGURATION LOAD (ICL)

Initial Configuration Load (ICL) records are read from a default or selected peripheral device. The ICL records are converted into in formation that is used to initialize the 256- x 32-bit Configuration RAM (CR) contained in the 32/70 Series Central Processor Unit (CPU). Information contained in the CR is used by the CPU to address and maintain the status of the 128 possible devices and the 112 possible interrupts.

Initial Configuration Load records must be in the following ASCII or Hollerith formats:

### Format #1 \*DEVXX=FCILCASA (,NN)

#### where:

\*DEV defines that the record contains a controller definition entry.

is the hexadecimal address that will be used by macro level input/output instructions to address the controller.

is a necessary delimiter. Each letter to the right of this delimiter represents one hexadecimal digit (four binary bits).

F flags used by the CPU for input/output emulation.

Presently, this field is always zero.

defines the class of controller being emulated.

Presently, this field can contain one of the following values:

O = LINE PRINTER

1 = CARD READER

2 = TELETYPE

3 = INTERVAL TIMER

4 = PANEL

5 to D = Unassigned

E = ALL OTHERS

EXTENDED I/O (32/75 ONLY)

IL is the hexadecimal interrupt level of the Service Interrupt (i.e., priority levels 1416 through 2316) for the defined controller.

CA is the hexadecimal controller address as defined by the hardware switches on the IOM.

SA is the lowest hexadecimal device subaddress used by the controller. This field is normally zero when more than one device is configured.

( ) denotes optional parameter.


is a delimiter that must be used when more than one device is configured.

NN is a 2-digit hexadecimal number that specifies the number of devices configured on the controller.

NOTE 1: The subaddress (SA) field must reflect the following for the Teletype, Line Printer, Card Reader (TLC) controller:

- 1. Card Reader is subaddress 016.
- 2. Teletype is subaddress 116.
- 3. Line Printer is subaddress 216.

# DEVICE ENTRY CARD




SCRATCHPAD DEVICE ENTRY


LOC 78 IN SCRATCHPAD

ELA	GS	CLASS		12IN	LIVI	PH	Y.	ADDR	SUB	٥	DCE	2
$\infty$	$\infty$	0001	1	101		0	111	1000	000	Q	$\infty$	
1		4 7					17		24			

SCRATCHPAD INTERRUPT ENTRY

LOC AØ IN SCRATCHPAD





Format - Scratchpad Device Entry

# ICL INTERRUPT ENTRY FORMAT

#### Format #2 \*INTXX=RS

where:

\*INT defines that the record contains an interrupt definition entry.

is the hexadecimal interrupt priority level that is to be emulated.

is a necessary delimiter. Each letter to the right of this delimiter represents one hexadecimal digit (four binary bits).

R is the hexadecimal RTCM board number to which the interrupt XX is assigned.

S is the hexadecimal subaddress on the RTOM board to which the interrupt XX is assigned (in one's complement).

NOTE 1: RTOM physical controller address 79<sub>16</sub> is RTOM board number 1, address 7A<sub>16</sub> is RTOM board number 2, etc.

NOTE 2: Real-Time Clock hardware is connected to subaddress 616 on the RTOM board.

NOTE 3: Interval Timer hardware is connected to subaddress 416 on the RTCM board.

NOTE 4: RTOM physical controller addresses must be 7916 or above.

#### Format #3 \*END

where:

\*END

is the last record of an Initial Configuration Load (ICL) deck. This record signifies the end of the load process.

EXAMPLES OF INITIAL CONFIGURATION

\*DEV04=0E140100,04

LOAD (ICL)
\_ RECORDS

The device entry above specifies the following information:

1. The 32/55 input/output commands will address the controller

as 416.

2. The ",04" is an optional parameter that specifies that there are 416 devices on the controller. There will be four entries defined in the Configuration RAM (CR). The 32/55 input/output commands will address the devices as 416, 516, 616, and 716.

3. The controller is an "E" class controller.

4. The priority of the Service Interrupt (SI) is 1416.

Assigning a priority to a controller has the following implications:

- a. The Transfer Interrupt location for priority 1416 is 10016.
- b. The Service Interrupt vector location for priority 1416 is 14016.
- c. The emulation IOCD will be stored at location 70016.
- d. The interrupt control instructions (i.e., DI, EI, RI, AI, DAI) will control the interrupt on the controller by addressing priority 14<sub>16</sub>.
- The physical address of the controller is 01<sub>16</sub>.


\*INT28=16 NOTE: 28 + 80 = A8 (location in scratchpad)

The interrupt entry above specifies the following information:


- 1. The 32 interrupt control instructions (i.e., DI, EI, RI, AI, DAI) will control the interrupt on the RTOM by addressing priority 28<sub>16</sub>.
- The number of the RTOM board is 1.
- 3. The subaddress on the RTOM board is 616. (one's complement)

A sample Initial Configuration Load (ICL) Deck is given in Figure 4.


# INTERRUPT ENTRY CARD



Leg Parkey



# SCRATCHPAD INTERRUPT TABLE ENTRY



Format - Scratchpad Interrupt Table Entry

# EXAMPLE INITIAL CONFIGURATION DECK (18 %)


EXAMPLE	<u>COHENTS</u>
(SEE NOTE)	READ ASCII CARD READER TOCD
*05Y04=06150400,02	CARTRIDGE DISC WITH TWO PLATTERS
*0ey08-0e160800,04	DZIG GASH-ĐNIYOM
*0EV10=0E181000.04	9-TRACK MAG TAPE
*0EYZ0=0E1AZ000,19	CPHC .
*0EY60=0E1E6000.08	ACS
*05Y78-01207800	PRIMARY CARD READER
*DEV7A=00217802	PRIMARY LINE PRINTER
*DEY7E=02237801	PRIMARY TELETYPE
*1NT00=1F	POWER FAIL/AUTO RESTART
*INTOI=1E	SYSTEM OVERRIDE
*1HT12=10	HEHORY PARITY TRAP
21-C17N1*	CONSOLE INTERRUPT
*INT24-13	HONPRESENT INDIONY
*1NT25=1A	UNDEFINED INSTRUCTION TRAP
*INT26=19	PRIVILESE VIOLATION
*INT27=18	CALL MONITOR
*INT28=16	REAL-TIME CLOCK
*IXT29=17	ARITHMETIC EXCEPTION
•INTZA-15	EXTERNAL INTERRUPT
*INT28=14	EXTERNAL INTERRUPT
*INT2C*13	EXTERNAL INTERRUPT
*INT2D=12	EXTERNAL INTERRUPT
*ENO	LAST CARD


NOTE: THE FIRST RECORD IS DEVICE DEPENDENT AND REPRESENTS THO 32-81T MORDS, THE FIRST BEING ALL ZEROS AND THE SECOND A VALID IOCD TO READ THE FOLLOWING RECORDS.

Figure 4 : System Initial Configuration Load (ICL) Deck

-	Interrupt Level	Sub Addre	ess ICL	
RTOM #1 (2117) WITH INTERVAL TIMER	00 01 12 13 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F	1(9)	FEDCBA9867543210	
RTOM #2 (2118) WITHOUT INTERVAL TIMER	30 31 32 33 34 35 36 37 38 39 3A 38 3C 3D 3E 3F	2(A)	FEDCBA9876543210	
RTOM 3,	4, 5, etc.			
	Interrupt, Su	b Address (ICL	Card). Log	ic Relationsh


# TRANSFER SCRATCHPAD TO REGISTER INSTRUCTION FORMAT








# TRANSFER REGISTER TO SCRATCHPAD INSTRUCTION FORMAT







	TRAP LEVEL	IVL		<u> TESCRIPTION</u>
(and as come)	00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F	0F4 0FC 0E8* 190* 194* 198* 180 184 188 18C	Ont here to	POWER FAIL SAFE TRAP SYSTEM OVERRIDE TRAP (NOT USED) MEMORY PARITY TRAP NONPRESENT MEMORY TRAP UNDEFINED INSTRUCTION TRAP PRIVILEGE VIOLATION TRAP SUPERVISOR CALL TRAP MACHINE CHECK TRAP SYSTEM CHECK TRAP NOT USED NOT USED NOT USED BLOCK MODE TIMEOUT TRAP ARITHMETIC EXCEPTION TRAP
	1			

VECTOR LOCATIONS SHARED WITH RTOM INTERRUPTS



INTERPUPT LEVEL	IVL	DESCRIPTION
00	0F0	POWER FAIL SAFE INTERRUPT
13	OEC	ATTENTION INTERRUPT
<b>27</b> <sup>°</sup>	<b>19</b> C	CALL MONITOR INTERRUPT
28	1A0	REAL TIME CLOCK INTERRUPT
7F	2FC	INTERVAL TIMER INTERRUPT

Ry course


# PSW TRAP IMPLEMENTATION ON RTOM

INTERRUPT LEVEL	IVL	DESCRIPTION
00	0F4	POWER FAIL SAFE TRAP
01	OFC	SYSTEM OVERRIDE TRAP
12	0E8*	MEMORY PARITY TRAP CON ON SA
24	190*	NONPRESENT MEMORY TRAP
25	194*	UNDEFINED INSTRUCTION TRAP
26	198*	PRIVILEGE VIOLATION TRAP
29	1A4*	ARITHMETIC EXCEPTION TRAP


# PSW INTERRUPTS REQUIRED ON 1ST RTOM

INTERDUCT LEVEL	71.0	DECEDITION
INTERRUPT LEVEL	IVL	<u> </u>
00	0F0	POWER FAIL SAFE INTERRUPT
01	0F8	SYSTEM OVERRIDE INTERRUPT
12	0E8*	MEMORY PARITY INTERRUPT
13	OEC	ATTENTION INTERRUPT
24	190*	NONPRESENT MEMORY INTERRUPT
25	194*	UNDEFINED INSTRUCTION INTERRUPT
26	198*	PRIVILEGE VIOLATION INTERRUPT
27	19C	CALL MONITOR INTERRUPT
28	1A0	REAL TIME CLOCK INTERRUPT
29	1A4*	ARITHMETIC EXCEPTION INTERRUPT
2A	1A8	EXT INT (J.WAIT FOR RTM)
2B	IAC	INTERVAL TIMER (RTM)
2C -	1B0	EXT INT (TSS FOR RTM)
2D	1B4	EXT INT (RESERVED FOR RTM)
2E	138	EXT INT (RESERVED FOR RTM)
2F	1BC	EXT INT (RESERVED FOR RTM)


<sup>\*</sup> VECTOR LOCATIONS SHAPED WITH PSD TRAPS




# PSW MODE INTERRUPT PROCESSING




# PSD MODE INTERRUPT PROCESSING



# INTERRUPT PROGRAM FOR ATTENTION BUTTON



# INTERRUPT PROGRAM FOR REAL TIME CLOCK CHECKOUT



# System 32/75 Instruction Set Worksession

### Introduction:

The purpose of this worksession is to familiarize the student with the instructions used by the 32/75.

The student will be given the information to enter into memory and registers in order to execute the instruction. The student will write down the results observed after execution.

#### Reference:

SYSTEMS 32/75 Reference Manual

1. Execute a "Supervisor\Cal $\mathcal{V}'$  (SVC) instruction as follows:

Location	Dawa	Comments
00020	C8060ACE	SVC Instruction
00024	00000030	Secondary Vector
0.0030	00000000	OLD PSD1
00034	00000000	OLD PSD2
00038	80800050	NEW PSD1
0003C	00000000	NEW PSD2
00040	0000000	Call Field
00050	EC000050	SVC Routine
00180	00000024	Primary Vector
/		1

Set/P.C. to 00020

Press Instruction Step

PSD1 =

Loc. 00040 =

Why does PSD1 and Loc. 40 appear as they do?

1. Execute RDSTS 0009

2. Execute a "Set CPU" (SETCPU) instruction as follows:

Location

Data

Comments

00060

2C090002

SETCPU Instruction

GPR 0

00031000

Mode bits in Reg. 0

PSD1 =

3. Execute a "Read CPU Status Word" (RDSTS) instruction as follows:

Location

Data

Comments

00070

00090002

RDSTS Instruction

Set P.C. to 00070

Press Instruction Step

GPR 0 =

Why does the CPU status word appear as it does?

4. Execute an "Enable Arithmetic Exception Trap" (EAE) instruction.

Location

Data

Comments

00074

00080002

EAE Instruction

Set P.C. to 00074

Press Instruction Step

PSD1 =

What is the meaning of bit 7 in PSD1?

5. Execute a "Block External Interrupts" (BEI) instruction.

Location

Data

Comments

00078

00060000

BEI Instruction

Set P.C. to 00078

Press Instruction Step

PSD1 =

Note: Re-execute the RDSTS instruction to look at the CPU status word.

Set P.C. to 00070

Press Instruction Step

GPR 0 =

What is the meaning of bit 26?

### DAY 5

### INSTRUCTION SET

SCRATCHPAD & INT/TRAP - WORKSESSION

### REFERENCES:


32/70 SERIES REFERENCE MANUAL SECTIONS III & VI

WORKBOOK

Objective: State the purpose and function of Scratchpad.

Interpret ICL Device Entries and Interrupt Entries in Scratchpad.

Define the TRAP and Interrupt structure of a 32/70 Series computer.



1.	Where is scratchpad located? ON CPU BOARDS A
	AND B LOCATIONS 300-6EO
2.	What is the purpose of scratchpad? HAS INFO FOR
	CPU FIRMWARE GIVING (DEVICE, DEVICE INT PRIORIT
	INTERRUPT ENTRY) LINK PHYS. TO LOGICAL
3.	Given the following ICL card *DEV10=00000000000000000000000000000000000
	(A) The device address for CD/TD instructions /O
	(B) The class of IOM E-Iom
	(C) The interrupt level (SI)
	(D) The IOM physical address
	(E) The device subaddress
	(F) At what location in scratchpad will this device entry be located? $\iota\mathcal{O}$
4.	For the above question, where on scratchpad will the interrupt entry be located?
5.	What is contained in the RHW of an interrupt entry in scratchpad? The TVL
6.	Given the following ICL card *INT26=19 define:
	(A) What is the interrupt level?
	(B) The RTOM physical address?
	(C) What subaddress on the RTOM is the interrupt connected to?

7. V	In a device interrupt entry in scratchpad, what do bits 8 thru 15 reference?
	9 H = 315B5 of From PHX ADD 12-15-4m5B5 of Sob Add
8.	In a transfer scratchpad to register instruction - in what register is the scratchpad address located? Which bits?  Re bits 8-15 (9-11)
	BHEI
9.	List the indications observed on the System Control Panel when a non-present Memory Trap ocurrs, without traps enabled.
	190 Interrupt Active
	HALT
	PSW -> TVL
.0.	P5W → TVL  When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?  530, 540
	When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?  530, 540
	When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?
	When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?  530, 540
.1.	When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?  530, 540
.1.	When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?  530, 540  How are traps enabled in the PSD mode? SET COU  How are traps handled when enabled in the PSD mode?
.1.	When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?  530, 540  How are traps enabled in the PSD mode? SET COU  How are traps handled when enabled in the PSD mode?
11.	When a trap halt ocurrs, where could further information be obtained to aid in isolating the problem?  \$30, 540  How are traps enabled in the PSD mode?  Set CPO  How are traps handled when enabled in the PSD mode?  Software Subroutines TVL > TCB > SUB

14.	In the PSD mode, what interrupts are required on the 1st RTOM? 00,13,27,28,7F power Fail Safe, Afterton
•	Call Monitor RTC, Interval Timer
	prim as.
15.	How is the "Arithmetic Exception Trap" enabled and what bit in the CPU status word is set when the trap is enabled? Enable Anthropic Exception Bit 24
	Bit 7 of PSD would be set

0

,


•

DAY 6

SECTION 6


RTOM


# REAL TIME OPTION MODULE




RTOM MODEL 2117 WIRE/WRAP 2118 WIRE/WRAP 2345 COPPER


- \* SYSTEM REQUIRES AT LEAST ONE AND MAY HAVE 7 MAX
- \* THE SEL BUS INTERRUPT CONTROL LINES PROVIDE FOR 112 INTERRUPT LEVELS








# RTOM 'EXTERNAL INTERRUPT' FLOW SEQUENCE



# SEL 32 INTERRUPT STRUCTURE



#### OPERATION OF LIPOL

When LEOIP goes FALSE (HIGH) to enable shifting, the EXCLUSIVE OR'S have high outputs. A zero (1'S compl.) coming out of the shifters is a HIGH, qualifying the NAND gate, driving LIPOL LOW. If, in any bit period a shifter shifts out a "LOW", the NAND is defeated and attempts to drive LIPOL high. However, if a higher priority level is holding LIPOL LOW at this time, the EXCLUSIVE OR on the board that is shifting out a LOW will output a LOW and set its disabling flip-flop, which will inhibit this board from further contention for LIPOL.

The one level which is able to shift out all seven bits will generate LINTR, notifying the CPU that there is a seven bit code to be examined. After CPU firmware knows the identity of the winning interrupt, it acknowledges the interrupt with an RSTX SELBUS Transfer, which causes the interrupt to go active and terminates LINTR, allowing another cycle.

While this level is active, it continues its contention for LIPOL, winning until a higher priority is contending also.

# ICL INTERRUPT ENTRY FORMAT

างเรียก เป็นสาย เป็นสาย เป็นเป็นสาย คนส์ดิน เสมได้เรียก และเป็นสายเมื่อเมื่อน และ และสาย การเดียก เสียกสมได้เคลื่อน และสายเกม

#### Format #2 \*INTXX=RS

where:

\*INT defines that the record contains an interrupt definition entry.

is the hexadecimal interrupt priority level that is to be emulated.

is a necessary delimiter. Each letter to the right of this delimiter represents one hexadecimal digit (four binary bits).

R is the hexadecimal RTCM board number to which the interrupt XX is assigned.

s is the hexadecimal subaddress on the RTOM board to which the interrupt XX is assigned (in one's complement).

NOTE 1: RTOM physical controller address 79<sub>16</sub> is RTOM board number 1, address 7A<sub>16</sub> is RTOM board number 2, etc.

NOTE 2: Real-Time Clock hardware is connected to subaddress 616 on the RTOM board.

NOTE 3: Interval Timer hardware is connected to subaddress 416 on the RTCM board.

NOTE 4: RTOM physical controller addresses must be 7916 or above. This convention allows a maximum of seven RTOM boards to be defined on a single 32 system. Seven RTOM boards will support 11216 interrupt levels.

#### Format #3 \*END

where:

\*END is the last record of an Initial Configuration Load (ICL) deck. This record signifies the end of the load process.

EXAMPLES OF A device entry: INITIAL

CONFIGURATION \*DEVO4=0E140100,04 LOAD (ICL)

RECORDS


The device entry above specifies the following information:

 The 32/55 input/output commands will address the controller as 416.


as 416.

2. The ",04" is an optional parameter that specifies that there are 416 devices on the controller. There will be four entries defined in the Configuration RAM (CR). The 32/55 input/output commands will address the devices as 416, 516, 616, and 716.


# INTERRUPT ENTRY CARD



# SCRATHPAD INTERRUPT ENTRY I RTOM I



# SCRATCHPAD INTERRUPT TABLE ENTRY



Format - Scratchpad Interrupt Table Entry

00×80×

Table 1-2. PlA Connector Assignments

Table 1-3. PIC Connector Assignments

Pin	Signal
1 2 3 4 5 6 7 8	+5V +5V LRILYLOO
5	LRILVLCI
6 7	LRILVLO2
9	GND
10 11 12	LRILVL03
13 14 15	GND LRILVL04
16 17	LRILVLO5
18	LRILVLO6
20 21	GND
22 23 24	LRILVLO7
25 26 27 29	GND LRILVLO8
29 30 31 32 33 34	LRILVLO9  LREALTCLK GND LRILVL10
35 36 37	LRILVL11
38	LINTVO GND
39 40	LRILVL12
41 42	LRILVL13
43 44 45 46	GND LRILVL14
47 48	LRIEVL15
49 50	GND

Pin	Signal
Pin  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48	LOVINTROO LXIO1 LDVINTRO1 LXIO0 LDVINTRO2 LXIO3 LDVINTRO3 LXIO4 LXIO5  LDVINTRO4 LXIO6 LDVINTRO6 LXIO8  LXIO9 LCVINTRO7 LXIIO - LXIIO - LXIII - LXIIO - LXIII

Interrupt (Relative Physical Priority and Subaddress On RTOM Board)	RTOM Subaddress On ICL Deck	Interrupt Level (16)	, Interrupt Definition
0 1 2	15(F) 14(E) 13(D)	Level 0 Level 1 Level 12	Power Fail Safe/Auto Start Interrupt  System Override Interrupt  Memory Parity
3 4	12(C) 11(B)	Level 13	Attention Interrupt (Console Interrupt Nonpresent Memory
5 6	10(A) 9	Level 25 Level 26	Undefined Instruction Privilege Violation
7 8	8 7	Level 27 Level 29	Call Monitor Arithmetic Exception
9 10	6 5	Level 28 Level 2A	Real-Time Clock  External Interrupt (J.Wait if RTM 6.1
11 12	3	Level 2B Level 2C	Interval Timer  External Interrupt (T.S.S.)
13 14	1	Level 2D Level 2E	External Interrupt Reserved for External Interrupt RTM Software
15	0	Level 2F	External Interrupt )


First RTOM Internal Priority Interrupt Levels RTM/PSW Mode

Interrupt Relative Physical Priority and Subaddress On RTOM Board)	RTOM Subaddress On ICL Deck	Interrupt Level (16)	Interrupt Definition	
0	15(F)			
1	14(E)			
2	13(D)			
3	12(C)	Level 13	Attention Interrupt (Console Interrup	t
. 4	11(B)		•	
5	10(A)			
6	9			
7	8	Level 27	Call Monitor	
8	7		·	
9	6	Level 28	Real-Time Clock	
10	5			
11	4	Level JF	Interval Timer	•
12	3			
13	2			
14	1			
15	0	,		
				<b></b>


1st RTOM assignments for PSD Mode or MPX.

E


0 1



RTOM address selection (1st RTOM = 79<sub>16</sub>). Subsequent RTOM's are addressed 7A through 7E.




Real time Clock rate Selection, selection of Interval Timer to interrupt level sub-address 4 or 11 and selection of external interrupt to interrupt level sub-address 4 or 11.




Selection of enable to RTOM levels 00 & 01, selection of Real Time Clock or external interrupt to subaddress 09.






Interval Timer, high & low frequency selection. Note: only one jumper may be installed in each of the two groups (high frequency and low frequency).


⊕ Mutually Exclusive



# RTOM 'REAL TIME CLOCK' JUMPERING



# HARDWARE ENABLING JUMPERS





# Technical Support Bulletin

TITLE RTO	M, Model No. 2345, Jum	per Configurations	TSB Number
Product SEL	Model	Number	Date 11/28/77

This bulletin contains the jumpering required to configure the new copper RTOM either as the first or subsequent RTOM in the system. Page 2 indicates the location and purpose of all jumpers contained on the board and Pages 3 through 5 give detailed jumpering information for the RTOM. The new RTOM performs the same functions as the Model 2117 & 2118 wire wrap RTOM's.

TITIE	•						TSB	NO.
TITLE	RTOM,	Model	No.	2345,	Jumper	Configurations	0014	

Jumper configurations for the new Printed Wire Board Assembly, Real Time Option Mcdule (RTOM), Model No. 2345.

Jumper Switch Locations	Purpose
<b>U13</b>	RTCM address selection (lst RTCM = 79 <sub>16</sub> ). Subsequent RTCM's are addressed 7A through 7E.
<b>0107</b>	Real time Clock rate Selection, selection of Interval Timer to interrupt level sub-address 4 or ll and selection of external interrupt to interrupt level sub-address 4 or ll.
<b>U133</b>	Selection of enable to RTOM levels 00 & 01, selection of Real Time Clock or external interrupt to lever 09.
U158	Interval Timer, high & low frequency selection. Note: only one jumper may be installed in each of the two groups (high frequency and low frequency).

# Model #2345 RTOM Jumper Assignments

TSB Number 0014

First RTOM	Second or Subsequent RTOM	To Assign	Remove Jumper	Add Jumper	Logic Sheet Location
х		Real-Time Clock to Interrupt Level 09	U133-2 To U133-15	U133-1 To U133-16	11
	х	External Level 09 to RTOM Interrupt Level 09 (Disable Real-Time Clock)	U133-1 To U33-16	U133-2 To Ul33-15	11
ж		Constant Enable to RTOM interrupt Level 00 (bower Fail interrupt Level for the First RTOM in the System)	v133-8 to V133-9	U133-7 to U133-10	11
	x	Software Enable to RTOM Interrupt Level 00 (For the Second or Subsequent RTOM IN the System)	U133-7 To U133-10	U133-8 To U133-9	11
x		constant Enable to RTOM interrupt Level 01 (System Override interrupt for the First RTOM in the System)	U133-6 To U133-11	<b>U133-5 To U133-12</b>	11
	x	Software Enable to RTOM interrupt Level 01 (For the Second or Subsequent RTOM in the System)	U133-5 To U133-12	v133-6 To v133-11	11

First RTOM	Second or Subsequent KTOM	To Assign	Kewove Jimbet	Add Jumper	Logic Sheet Location
х		Real-Time Clock to an External Olock	µ147-2 та µ 147-15 µ147-1 та µ197-16	U197-3 TO U107-14	11
ж		js jiz at bja-108) js Hz (yaahmibd js 150 jiz at bja-108)	u107-3 Tq u107-14 u107-1 Tq u107-16	U107-2 to U107-15	11
х	,	Real-Time Clock to 60 Hz (Assuming 120 Hz at P1B-108)	υ107-3 Τρ μ107-14 μ107-2 Τρ υ107-15	u107-1 to v107-16	11
. Х	ж	Interval Timer Count Zero Interrupt to RTOM Interrupt Level 04	U107-7 TO U107-9 U107-5 TO U107-12	p107-7 to p107-10	~ 11
х	Ж	External Level to RTOM Interrupt Level 04	p197-7 to p197-19	U107-8 TO U107-9	11
х	Å	Interval Timer Count Zero Interrupt to RTOM Interrupt Level 11 (B16)	p107-6 to p107-11 p107-7 to p107-10	U107-5 To U107-12	11
ж	х	Faternal Level to External Level to	U107-5 TO U107-12	V197-6 TO U197-11	11


To Select Interval Timer Count Rate, Install Only One Jumper in Each of the two Groups (Low Frequency and High Frequency)

# Model #2345 kToM Jumper Assignments

TSB Number 0014


First RTOM	Second or Subsequent RTOM	To Assign	Remove Jumper	Ádd Jumþer	Logic Sheet Location
	Annual a August Annual annual antischusse	Low Frequency Rate			
×	X	4.8 Microseconds		U158 Pin 4 to 13	Sheet 5
х	х	9.6 Microseconds		Ü158 Pin 3 to 14	Sheet 5
ж	x	19.2 Microseconde		V150 Pin 2 to 15	Sheet 5
		38.4 MidroBedonds		<b>U158 Pin 1 to 16</b>	Sheet 5
		High Frequency Rate			
х	x	300 Nanos edonda		0158 Pin 8 to 9	Sheet 5
x	×	600 Nanoseconds	mag agus ann air eath	<b>U158 Pin 7 to 10</b>	Sheet 5
X	ж	1.2 Microseconds		U158 Pin 6 to 11	Sheet 5
х	х	2.4 Microseconds		U158 Pln 5 to 12	Sheet 5

### INSTRUCTION WORD




X (BIT 25) = 1	SPECIFIES READ TIMER, CAUSING THE 32-BIT CONTENTS OF THE TIMER TO BE LOADED INTO GPR 0 AS ILLUSTRATED IN FIGURE 2-11.
•	
Y (BIT 26) = 1	SPECIFIES PROGRAM INTERVAL TIMER AND THAT BITS 27-31 ARE VALID.
Z (BIT 27) = 1	ENABLES (START) INTERVAL TIMER
Z (BIT 27) = 0	DISABLES (STOP) INTERVAL TIMER
L (BIT 28) - 1	LOADS BITS 00-31 FROM THE GIFR 0 INTO THE INTERVAL TIMER BITS 00-31.
L (817 28; = 0	DOES NOT ALTER THE STORE COUNT.
M (BIT 29) = 1	GENERATES MULTIPLE INTERRUPT. WHEN COUNT ZERO IS REACHED, GENERATE INTERRUPT, RELOAD INITIAL COUNT, AND CONTINUE COUNTING.
M (8/7 29) = 0	GENERATES SINGLE INTERRUPT ON COUNT ZERO AND THEN COUNT NEGATIVE.


R <sub>0</sub> (BIT 30)	R <sub>1</sub> (BIT 31)	SELECT COUNT RATE
0	0	SELECT HIGH FREQUENCY PER TABLE 2-1
0	1	SELECT LOW FREQUENCY PER TABLE 2-1
1	0	SELECT 120 Hz
1	1 .	SELECT EXTERNAL CLOCK




CPU/GPRO Load Count Format



WDOT Control Interval Timer SEL Bus Format







RSTX Read Interval Timer SEL Bus Format

\*DEV XX = 03 YY 7Z 04 OR 08

xx	THE CD SOFTWARE ADDRESS OF THE INTERVAL TIMER IN THE RANGE OF 0016 THROUGH 7F16
-03	DEFINES THE INTERVAL TIMER AS A CLASS 3 DEVICE
YY	YY IS THE INTERRUPT LEVEL OF THE INTERVAL TIMER IN THE RANGE OF 1418 THROUGH 7F18
72	Z IS THE 4 LEAST SIGNIFICANT BITS OF THE RTOM PHYSICAL ADDRESS IN RANGE OF 918 THROUGH F18
04 OR OB	DEFINES THE SUBADDRESS OF THE INTERVAL TIMER ON THE RTOM


TROL	BL	ES!	<b>100T</b>	ING
------	----	-----	-------------	-----

## "BLACK BOX" AIDS IN DIAGNOSING INTERRUPT ACTIVE PROBLEMS

Several users have asked for assistance in troubleshooting interrupt active problems they have been experiencing. The schematic below can be used to build a diagnostic aid for this condition. All components are readily available and inexpensive.

When this "black box" is hooked onto the SelBUS as indicated, it will display the hexadecimal number of the last active interrupt. As the interrupt level corresponds to a particular controller, this narrows the range of the problem rather quickly.

		Wire !	List		
From	<u>To</u>	From	<u>To</u>	From	<u>To</u>
1/1	1/9	2/1	1/1	3/1	3/6
1/8	6/8	2/8	2/10	3/1	3/2
1/8	2/8	2/9	1/9	3/3	3/10
1/8	1/10	2/11	4/8	3/4	4/11
1/11	2/11	2/12	3/13	3/5	4/4
1/12 1/12	2/2 6/12	2/13 2/13	5/13 3/12	3/7 3/8	4/7 5/5
1/12	6/13	2/13 2/14	5/12 5/2	3/8 3/9	3/11
1/13	6/2	2/15	5/3	3/14	4/14
1/15	6/3	2/16	5/14	3/14	4/14
1/16	3/14	2,10	2, 1,	27.	., .
1/16	2/16	•		•	
4/2	4/11	5/1	5/14	6/1	5/14
4/3	4/12	5/5	6/5	-6/1	6/14
4/6	4/9	5/7	6/7		
4/7	2/8	5/7	5/8		
4/10	4/13	5/8	6/8		
	•	5/12	6/7		•
From	To		From	To	
1/1	Pin 104 Backplane		4/5	Pin 85 Backplane	
1/2	Pin 154 Backplane		4/14	+5v Backplane (Pin 18	
4/1	Pin 156 Backplane		4/7	Ground Backplane (Pi	n 1 or 2)
Parts Li	st Quantity	Description	<u>1</u>		
74194	2	Standard 79	4 Series TT	L Integrated Circuit	
74500	1	Standard 76	4 Series TT	L Integrated Circuit	
74504	1	Standard 7	4 Series TT	L Integrated Circuit	
Hex Dis	play 2	Standard 79	4 Series TT	L Integrated Circuit	



LAST INTERRUPT ACTIVE MONITOR

# Real-Time Option Module (RTOM) Worksession

# Objectives:

This worksession will reinforce the classroom presentation given by the Instructor to insure that you understand the purpose and characteristics of the RTOM and how it is used.

### Reference Reading:

- A. SEL 32 Architecture Course Student Workbook, Section on RTOM.
- B. 32/70 Series Computer Technical Manual, Page 1-8.
- 1. What basic function does an RTOM perform?

  32 bit interval finer Provides

  Real Time Clock
- 2. How many Priority Interrupts can be assigned to an RTOM?
- 3. What would be an example of an External Interrupt?

  Pushbotton or Switch, Times Relay Contact
- 4. Explain what information is available to the CPU from this ICL card. \*INT28=96 INTERRUPT PRIORITY LEVEL=28

  Scratchpad Location Internal 25T RTom = 9 Physical Address 79

  A8 = 80, + 28, Sub Address = 6
- 5. Does the RTOM ever do transfers on the SEL Bus to Memory? If so, why?
- 6. What could the external stimulus output from an RTOM be used for?

  As Therrupt for another RTOM
- 7. What does the RTOM's RAM contain?

Priority
(one's complement

8.	What function does the 1st RTOM perform in the system?
Kin.	What function does the 1st RTOM perform in the system?  (all Mariant Attention from the system)  Taken I for the system to the system?  Taken I for the system to the system?  Taken I for the system to the system?
· 9.	How many External Interrupts are available on the 1st RTOM? 2nd RTOM?  2nd RTOM?  2nd RTOM 2
10.	What could the interval timer on the RTOM be used for?
	What is the Physical SEL Bus Address of the 1st RTOM?
12.	How many RTOM's could be in a System?
13.	What Sub Address could be assigned to the Interval Timer?
14.	What difference does it make which Sub Address is assigned? How is the Sub Address assignment made?  The Subaddress delermines the address on the Rtom board the interrupt is assigned.
15.	What Sel Bus Priority is used on each RTOM?  November 1997

16. Which General Purpose Register in the CPU is used with the Interval Timer?

17. Write a short program to check out an interrupt level on the RTOM.

EI

- 18. If you connected an external input line to LDVINTR12 on P1C, what interrupt level could you assign to this line and what Sub Address must you assign to it? 26-16-3734
- 19. What precaution should be taken when assigning INTERRUPT LEVELS to EXTERNAL INPUTS? Verify pin is unused
- 20. List the 4 rates at which the interval timer can be clocked.

# DAY 7

# **SECTION 7**

# CENTRAL PROCESSING UNIT

SEL BUS

# CENTRAL PROCESSOR UNIT (CPU)

WORD LENGTH IS 32 BITS

- OVERLAPPED INSTRUCTION EXECUTION
  - 1.2 MICROSECOND INSTRUCTION EXECUTION (TYPICAL)
- OVERLAPPED INSTRUCTION OPERAND FETCH
  - .8 MIPS (STRAIGHT LINE CODE) 545K WHETS
- MICROPROGRAMMED (FIRMWARE)

150 NS PER MICRO-INSTRUCTION 4K X 64 BIT ROM (000-FFF) 43675 / 16675 - 166762 port

- STANDARD FLOATING POINT (FIRMWARE)
- HAS 8 GENERAL PURPOSE REGISTERS

0-7

Company prot

• HARDWARE/FIRMWARE MEMORY MANAGEMENT (MAPPING) + SOFTWARE STARE 32 MET REGS

PSD 3217

• OPERATES IN TWO MODES:

3255 **PSW** 

RTM OPERATING SYSTEM ONLY 161 INSTRUCTIONS SYSTEM INTERRUPTS ON RTOM DIRECT ADDRESS 128 KW NO CLASS 'F' I/O I/O (ADDRESS 128 KW ONLY)

RTM OPERATING SYSTEM 161 + INSTRUCTIONS SYSTEM INTEGRITY TRAPS DIRECT ADDRESS 128 KW CLASS 'F' I/O


I/O (ADDRESS 16 MB)

MPX OPERATING SYSTEM & 187 INSTRUCTIONS SYSTEM INTEGRITY TRAPS MAPPING (ADDRESS 16 MB) CLASS 'F' I/O


I/O (ADDRESS 16 MB)

. · 

# CENTRAL PROCESSING UNIT



# SYSTEM CONTROL PANELS




SERIAL CONTROL PANEL - MODEL 2146

PARALLEL CONTROL PANEL WITH SCPI - MODEL 2346

SCPI - MODEL 2142

# CPU DATA STRUCTURE



32/75 Data Structure

CROM 48 X 4096

2 cycles CREG CROM



# TECHNICAL SUPPORT BULLETIN

TITLE CONFIGURATION JUMPERS	•	TSB No. 0107A
Product 32/75A CPU/IPU	Model No. 3277	Date 6-11-80

The following is a definition of the jumper settings at position L24 on the "C" board (160-103438) of the CPU/IPU.

POSITION	IN	OUT
1-16	Enable High Baud Rate	Disable High Baud Rate
2-15	Enable Low Baud Rate	Disable Low Baud Rate
<b>*3-14</b>	Enable Standard Baud Rate	Disable Standard Baud Rate
4-13	Disable Trap	Enable Trap
<b>¥</b> 5−12	IPU for IPU (no 190)	СРИ
¥ 5-12 ¥ 6-11 <b>*</b> 7-10	PSD/PSW Mode	PSW Mode Only 3095
<b>₹7-10</b>	Parallel Panel	Serial Panel
8-9	N/U	N/U

## Jumper Position 4-13

This jumper is used only in the CPU and only in a configuration under the RTM operating system. When in this configuration, it is required to have SELBUS PlB-33 hard wired to the desired RTOM EXTERNAL INTERRUPT. Level X'2A' is recommended (RTOM PlC-33).

### Jumper Position 5-12

When this jumper is in, the 3 board processor becomes the IPU (INTERNAL PROCESSING UNIT). When this jumper is out, the processor becomes the CPU (CENTRAL PROCESSING UNIT). When both processors are on the SELBUS, one must be a CPU and the other an IPU.

### Jumper Position 6-11

This jumper must be in both the CPU and the IPU, enabling PSD mode.

## Jumper Position 7-10

This jumper, when out, enables the Serial Panel and must be out in the IPU.

CONFIGURATION JUMPERS

TSB No. 0107A

The Part of the Service of the Servi


previous systems with a parallel panel, priority 22 was parallel panel, priority 22 was parallel panel is to parallel panel is to parallel panel is to parallel panel is to parallel panel is to parallel panel is to parallel panel is to parallel panel is to parallel panel is to parallel panel is to parallel panel

The information contained herein is of a proprietary nature and is not necessarily abstracted from approved or proposed SYSTEMS documentation. Therefore, no representation is made as to its accuracy nor will there be any assumption of liability by SYSTEMS for damages arising from its use.

### SEL BUS PRIORITY ENABLE JUMPER CONNECTIONS

The sockets that are to be jumpered for SEL Bus priority are located on the SEL Bus terminator circuit card with coordinates: S1, S2, S3. When an IOM or MBC is installed, the appropriate jumper points are left OPEN (NOT JUMPERED).

As an example, the following assignments are made for a given system; and the jumpered sockets would result, as is illustrated for S1, S2, and S3.



\* S1 is a 14 pin DIP socket; S2 & S3 are 16 pin DIP sockets.

PICTORIAL ILLUSTRATION OF S1, S2, S3 JUMPER SOCKETS ON SEL BUS TERMINATOR CIRCUIT CARD

NOTE: EXAMPLE ONLY

# SEL BUS LINES

	DATA 32 LINES
	DESTINATION 24+F BIT
	POLL PRIORITY 23 LINES
•	TRANSFER (LTX)
	<memory (lmem)<="" td=""></memory>
TAG	CONTROL 0 (LCNTO)
LINES	CONTROL 1 (LCNT1)
	READ (LRD)
	ERROR (ET)
RESPONSE LINES	RETRY  TRANSFER ACKNOWLEDGE (LTA)  READY  UNSUSCESSFUL (LUS)
PRIORITY	INTERRUPT POLL (LIPOL)
INTERRUPT	INTERRUPT REQUEST (LINTR)
LINES	ENABLE INTERRUPT POLL (LEOIP)
MISC. LINES	MASTER CLOCK (LCLK)  STOP CLOCK (LSTSC)  I/O INTERRUPT INHIBIT (LIOIN)  I/O RESET (LIORST)  MEMORY TRANSFER REQUEST INHIBIT (LINH)

#### Useful Test Programs

Using the skills you have learned thus far, try these programs:

A. Clear Memory - This program will write the contents of GPRO into all memory locations except location 4.

Procedure: Enter the following program.

Location	<u>Hex</u>	<u>Instruction</u>
0000	000D0002	SEA, NOP
0004	D420000C	STW RO, C, I1
0008	F4C00004	B1W R1, 4

- SYSTEM RESET
- :RUN

Observe program run for about .5 seconds.

Read several locations to verify they are cleared.

of address of the address through memory. This is useful for troubleshooting suspected address errors in memory.

Procedure: 1. Enter the following program.

1/0 Check problem on Destination

Location	Hex	Instruction
0000	$000\overline{D0}002$	SEA, NOP
0004	D4A00000	STW 1,0,1
0008	F4C00004	BIW 1,0

- 2. System Reset
- Put X'C' in Regl.
   Press and release run. (KB-ENTER C-WRITE-1/REG)

Observe program run and halt.

5. Read several locations to see that the data in a location equals its own location address.

Example: location 100, data = 100

location 3F4, data - 3F4

C. Add bit in memory - This program is useful in checking for a gross failure in the CPU. It is also a building block for future programsbecause it may be used as a subroutine to count things. The program adds bit 31 to location 100.

Procedure: 1. Enter the following program.

Location	<u>Hex</u>	Instruction
0000	A3880103	ABM 31, 100
0004	EC000000	BU 0

- C. Add bit in memory (Continued):
  - 2. System Reset
  - 3. Run

Observe program running continuously.

The only indication the program is running is the RUN indicator is lit. But we can see things happen by monitoring the ABM instruction executing on location 100.

4. Use extended function #1
KB - enter 100
WRITE - MA
EXTENDED FUNCTION - #1

Now observe 'A' display has memory address 100 displayed and the 'B' display is constantly being updated.

# SelBUS Pin Assignments

Pin	Signal	Description
1	GND	Ground
2	GND	Ground
3	+5 <b>v</b> A	Positive 5 volts DC from power supply
4	+5 <b>v</b> A	Positive 5 volts DC from power supply
5	LD01	Data bit O1 ·
6	LDOO	Data bit 00
7	LD03	Data bit 03
8	LD02	Data bit 02
9	LD04	Data bit 04
10	GND	Ground
11	LD06	Data bit 06
12	LD05	Data bit 05
13	+5vB	Positive 5 volts DC from battery backup
14	LD07	Data bit 07
15	LD09	Data bit 09
16	LD08	Data bit OB
17	LD11	Data bit 11
18	LD10	Data bit 10
19	GND	Ground
20	LD12	Data bit 12
21	LD14	Data bit 14
55	LD13	Data bit 13
23	+5 <b>∨</b> B	Positive 5 volts DC from battery backup
24	LD15	Data bit 15
25	LD17	Data bit 17
26	LD16	Data bit 16
27	LD19	Data bit 19
28	LD18	Data bit 18
29	LD20	Data bit 20
30	GND	Ground
31	LD22	Data bit 22
32	LD21	Data bit 21
33	LCPUTRAP	CPU trap
34	LD23	Data bit 23
35	LD25	Data bit 25
36	LD24	Data bit 24
37	LD27	Data bit 27
38	LD26	Data bit 26
39	GND	Ground
40	LD28	Data bit 28
41	LD30	Data bit 30
42	- LD29	Data bit 29
43	+5 <b>v</b> B	Positive 5 volts DC from battery backup
44	LD31	Data bit 31
45	GND	Ground
46	CND	Ground
47	+5vA	Positive 5 volts DC from power supply
48	+5vA	Positive 5 volts DC from power supply
49	LDT01	Destination bit O1
50	LDTOO	Destination bit 00

## SelBUS Pin Assignments (continued)

```
Pin
         Signal
                            Description
51
         LDT03
                            Destination bit 03
52
         LDT02
                            Destination bit 02
53
         LDT04
                            Destination bit 04
54
         CND
                            Ground
55
         LDT06
                            Destination bit 06
56
         LDT05
                            Destination bit 05
57
         LDTOS
                            Dsetination bit 08
58
         LDT07
                            Destination bit 07
59
         LDT10
                            Destination bit 10 _
60
        LDT09
                            Destination bit 09 -
61.
         LDT12
                            Destination bit 12 __
62
         LDT11
                            Destination bit 11_
63
         CND
                            Ground
64
         LDT13
                            Destination bit 13~
65
         LDT15
                            Destination bit 15 -
66
         LDT14
                            Destination bit 14
67
         LDT17
                            Destination bit /17
68
         LDT16
                            Destination bit 46
69
         LDT19
                            Destination bit 19
70
         LDT18
                            Destination bit 18
71
         LDT21
                            Destination bit 21
72
         LDT20
                            Destination bit 20
73
         LDT22
                            Destination bit 22
74
         CND
                            Ground
75
         LDTF
                            Byte transfer tag signal
76
         LDT23
                            Destination bit 23
77
         LREADY
                            Ready signal
78
         CND
                            Ground
79
         CND
                            Ground
80
         LSYNC
                            Sync interrupt poll
81
         LCLKE
                            System clock early
82
         CND
                            Ground
83
         CND
                            Ground
84
         LCLK
                            System clock
85
         LCLKL
                            System clock late
86
         GND
                            Ground
87
         CIND
                            Ground
88
         LSTSC
                            Stop system clock
89
         +15v
                            Positive 15 volts DC
90
         +15v
                            Positive 15 volts DC
91
         CND
                            Ground
92
         GND
                            Ground
93
         CND
                            Ground
94
         CND
                            Ground
95
         -15v
                            Negative 15 volts DC
96
         -15v
                            Negative 15 volts DC
97
         LCPUSC
                            CPU stop clock
98
         CND .
                            Ground
99
         GND
                            Ground
100
         LCLP
```

Clock problem


### SelBUS Pin Assignment (continued)

```
Pin
        Signal
                           Description
101
        LINHOO
                          Memory busy inhibit 00
102
        CND
                           Ground
103
        LINH01
                          Memory busy inhibit O1
104
        LRESET
                           1/0 reset
105
        LINH02
                          Memory busy inhibit 02
106
        LCLKDY
                          Clock override
107
        EOHNIJ
                          Memory busy inhibit 03
108
        LRTC
                          Real time clock
109
        +12v margin
                          Margin MOS Memories (DSS test stand only)
110
        -5v margin
                          Margin MOS Memories (DSS test stand only)
111
        GND
                          Ground
112
        LPF
                          Power fail
113
        LPFMEM
                          Power fail memory
114
        Ext +5v
                          External positive 5 volt DC
115
        LTRC
                          Transmitting C
116
        LMUNLK
                          Unlock memory
117
        LREFM
                          Refresh memory
118
        LERROR
                          Memory error
119
        LECKO
                          Echo bit O
120
        LRTRY
                          Retru
121
        LECK1
                          Echo bit 1
122
        GND
                          Ground
123
        LD32/P0
                          Parity bit byte O
124
        LCHBSY
                          Channel busy
125
        LD33/P1
                          Parity bit byte 1
126
                          Transfer tag bit
127
        LD34/P2
                          Parity bit byte 2
128
        LCPUSTART
                          CPU start
129
        LDPO/P3
                          Parity bit byte 3
130
        LTA
                          Transfer acknowledge
131
        CND
                          Ground
132
        LCNTO
                          Control O tag signal
133
        LSCPATTN
                          System control panel attention
134
        LCNT1
                          Control 1 tag signal
135
        LPEF
                          Pre-refresh memory
136
        LCPU
                          CPU bit line signal
137
        +5VA
                          Positive 5 volts DC from power supply
138
                          Positive 5 volts DC from power supply
        +5VA
139
        CND
                          Ground
140
        GND
                          Ground
141
        LPR00
                          Poll priority bit 00
      - LRD
142
                          Read tag signal
143
        HPR01
                          Poll priority bit 01
144
        LMEM
                          Memory tag signal
145
        HPR02
                          Poll priority bit 02
146
        CND
                          Ground
147
        HPR03
                          Poll priority bit 03
148
        LUS
                          Memory unsuccessful tag bit
149
        HPRO4
                          Poll priority bit 04
```

# SelBUS Pin Assignment (continued)


Pin	Signal	Description'
150	+5\B	Positive 5 volts DC from battery backup
151	HPR05	Poll priority bit 05
152	LMLK	Memory lock tag bit
153	HPRO6	Poll priority bit 06
154	LIPOL	Interrupt poll
155	GND	Ground
156	LEOIP	End of interrupt poll
157	HPR07	Poll priority bit 07
158	LINTR	Interrupt request
159	HPR08	Poll priority bit 08
160	LIOIN	I/O interrupt inhibit
161	HPRO9	Poll priority bit 09
162	LEXIN	External interrupt
	HPR10	Poll priority bit 10
164	+5 <b>&gt;</b> B	Positive 5 volts DC from battery backup
165	HPR11	Poll priority bit 11
166	GND	Ground
167	HPR12	Poll priority bit 12
168	LERRED	Parity bit toggle signal
169	HPR13	Poll priority bit 13
170	LIORST	I/O reset
171	HPR15	Poll priority bit 15
172	HPR14	Poll priority bit 14
173	HPR17	Poll priority bit 17
174	HPR16	Poll priority bit 16
175	GND	Ground
176	HPR18	Poll priority bit 18
177	HPR20	Poll priority bit 20
178	HPR19	Poll priority bit 19
179	HPR22	Poll priority bit 22
180	HPR21	Poll priority bit 21
181	+5vA	Positive 5 volts DC from power supply
182	+5VA	Positive 5 volts DC from power supply
183	CND	Ground
184	GND	Ground


# BASIC SEL BUS SEQUENCE EXECUTING A CD




NOTE: Tag Line, Response Lines, Priority Interrupt Lines and Misc. Lines not shown


# BASIC CD INSTRUCTION FIRMWARE FLOW DATA TRANSFER COMMAND








. IOCD Format - Class E Devices




IOCD Format - IPL Device

SEL BUS FORMATS

• • •



#### ARSTX/RSTX SEL BUS TRANSFER



INTERRUPT LEVEL


BITS 01-07 PROVIDE THE ONES COMPLEMENT OF THE I/O CONTROLLER INTERRUPT LEVEL

PHYSICAL ADDRESS

BITS 09-15 PROVIDE THE PHYSICAL ADDRESS OF THE I/O CONTROLLER

SUBADDRESS

BITS 20-23 PROVIDE THE I/O CONTROLLER DEVICE SUBADDRESS




FUI	NCTI	ON C	ODE	
	81	TS		DEFINITION
27	28	29	30	
0	0	0	1	TRANSFER CURRENT WORD ADDRESS (TCA)
0	0	1	0	DEVICE STATUS (TD2000 STATUS)
0	1	0	0	CONTROLLER STATUS (TD8000 AND 4000 STATUS)
1	0	0.	0	ACKNOWLEDGE INTERRUPT (ACTIVATE INTERRUPT LEVEL)


NOTES:

- 1. THE READ STATUS TRANSFER (ARSTX OR RSTX) IS SENT FROM THE CPU TO THE I/O CONTROLLER DURING ANY CPU-I/O COMMUNICATION SEQUENCE.
- THE I/O CONTROLLER RESPONDS TO THE ARSTX AND RSTX SEQUENCE WITH A DRT THAT CONTAINS THE REQUESTED STATUS. REFER TO FIGURE 5-57 FOR THE VARIOUS DRT FORMATS.
- 3. REFER TO TABLE 5-12 FOR THE SEL BUS TAG SIGNAL CONFIGURATIONS THAT IDENTIFY THE TRANSFER AS A RSTX OR RSTX.


Read Status Transfer (ARSTX and RSTX)



Format - Data Return Transfer (DRT) (Sheet 3 of 4)




Format - Data Return Transfer (DRT) (Sheet 4 of 4)




Format - Data Return Transfer (DRT) (Sheet 1 of 4)

# DRT SEL BUS TRANSFER FORMAT D DATA BUS FOR TLC' CONTROLLER RESPONSE TO A ARSTX/RSTX CONTROLLER STATUS REQUEST (TD8000 AND TD4000 STATUS) TD4000 CC'S NOT USED (-0) NOT USED (=0) TD8000 CC'S 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 TD4000 CONDITION CODES BITS 01, 02, 03 AND 04 PROVIDE THE TD4000 CONDITION CODES 1, 2, 3, AND 4, RESPECTIVELY. REFER TO FIGURE 4-3 FOR CONDITION CODE BIT DEFINITION. TD8000 CONDITION CODES BITS 28, 29, 30, AND 31 PROVIDE THE TD8000 CONDITION CODES 1, 2, 3, AND 4, RESPECTIVELY, REFER TO FIGURE 4-3 FOR CONDITION CODE BIT DEFINITION. FORMAT E DATA BUS FOR 'TLC' CONTROLLER RESPONSE TO A ARSTX/RSTX DEVICE STATUS REQUEST (TD2000 STATUS) TD2000 STATUS HALFWORD NOT USED (-0) **TD2000 CC'S** 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 1 - CONTROLLER BUSY TD2000 STATUS HALFWORD BITS 00-15 PROVIDE THE TD2000 STATUS HALFWORD. REFER TO THE 'TLC' TECHNICAL MANUAL FOR BIT DEFINITION. TD2000 CONDITION CODES BITS 28, 29, 30, AND 31 PROVIDE THE TD2000 CONDITION CODES 1, 2, 3, AND 4, RESPECTIVELY. REFER TO FIGURE 4-3 FOR CONDITION CODE BIT DEFINITION.

Format - Data Return Transfer (DRT) (Sheet 2 of 4)




Format - Write Data or Order Transfer (WDOT) (Sheet 1 of 3)



Format - Write Data or Order Transfer (WDOT) (Sheet 2 of 3)

#### WDOT SEL BUS TRANSFER

#### FORMAT E




#### IOCD ADDRESS

BITS 03-31 PROVIDE THE MEMORY ADDRESS OF THE INPUT/OUTPUT COMMAND DOUBLEWORD (IOCD), WHICH MUST BE  $\infty$  00 00 00  $\infty_{\rm H}$  DURING IPL.

# NOTES: 1. THE WRITE DATA OR ORDER TRANSFER (WDOT) IS SENT FROM THE CPU TO THE I/O CONTROLLER OR RTOM.

- 2. THE WDOT IS NORMALLY PRECEDED BY AN ARSTX, RSTX, AND DRT SEQUENCE TO DETERMINE THE AVAILABILITY AND OPERABILITY OF THE I/O CONTROLLER OR RTOM. THE WDOT-HALT I/O IS NOT PRECEDED BY THE ARSTX, RSTX, AND DRT SEQUENCE, SINCE THE PURPOSE OF THE WDOT HALT I/O IS TO CLEAR A BUSY I/O CONTROLLER.
- 3. THE I/O CONTROLLER OR RTOM DOES NOT EXECUTE A BUS TRANSFER RESPONSE TO THE WDOT.
- 4. REFER TO TABLE 5-12 FOR THE SEL BUS TAG SIGNAL CONFIGURATIONS THAT IDENTIFY THE TRANSFER AS A WDOT.

Format - Write Data or Order Transfer (WDOT) (Sheet 3 of 3)




Format - Memory Read Transfer (MRT) (Sheet 1 of 2)

#### NOTES. 1.

- THE MEMORY READ TRANSFER (MRT) CAN BE ORIGINATED BY EITHER AN I/O CONTROLLER OR THE CPU. THE DESTINATION OF THE TRANSFER IS THE MEMORY BUS CONTROLLER (MBC).
- THE MEMORY BUS CONTROLLER RESPONDS TO THE MRT WITH A DATA RETURN TRANSFER (DRT) CONTAINING THE CONTENTS OF THE MEMORY LOCATION ADDRESSED BY THE MRT. THE DESTINATION OF THE DRT IS THE CPU OR IOM THAT ORIGINATED THE MRT.
- 3. REFER TO TABLE 5-12 FOR THE SEL BUS TAG SIGNAL CONFIGURATIONS THAT IDENTIFY A TRANSFER AS AN MRT.
- 4. THE MRT CAN BE USED TO SPECIFY A WORD, HALFWORD, OR BYTE READ FUNCTION. THE DATA READ FROM MEMORY IS RETURNED ON THE DATA BUS, RIGHT JUSTIFIED IN A DRT TRANSFER. THE 'F' BIT (THE TAG BUS LDTF SIGNAL) AND THE DESTINATION BUS 'C' BITS ARE USED TO SPECIFY ANY OF THESE MODES AS FOLLOWS:

F BITS (LDTF SIGNAL)	DESTINA	ITS ATION BUS TS	
	22	. 23	TRANSFER FUNCTION
0 (HIGH)	0	0	WORD TRANSFER
0 (HIGH)	0	1	HALFWORD TRANSFER (LEFT HALFWORD)
0 (HIGH)	1	1	HALFWORD TRANSFER (RIGHT HALFWORD)
1 (LOW)	0	0	BYTE TRANSFER TO BYTE 0 (BITS 00-07)
1 (LOW)	0	1	BYTE TRANSFER TO BYTE 1 (BITS 08-15)
1 (LOW)	1	0	BYTE TRANSFER TO BYTE 2 (BITS 16-23)
1 (LOW)	1	1	BYTE TRANSFER TO BYTE 3 (BITS 24-31)



Format - Memory Write Transfer (MWT)

IPL INPUT/OUTPUT COMMAND DOUBLEWORD - WORD 0 NOT USED 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 ORDER BIT 06 EQUAL TO ONE SPECIFIES A BINARY READ MODE. INPUT/OUTPUT COMMAND W INPUT/OUTPUT COMMAND DOUBLEWORD - WORD 1 NOT USED 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 NOTE: THIS IOCD IS STORED AT MEMORY ADDRESS 00000H FOR THE FIRST READ FROM THE "IPL" 1/0 DEVICE. NOTES: 1. THIS IOCO IS STORED AT MEMORY ADDRESS 00000H FOR THE FIRST READ FROM THE "IPL" I/O DEVICE. 2. THE ORDER BYTE SPECIFIES A BINARY READ FROM THE IPL DEVICE.

Format - IPL Basic Input/Output Command Doubleword (IOCD)

#### WORKSESSION

### Central Processing Unit

### Objectives:

After completing the referenced reading sections of the technical manual, completing general information questions of this section, and completing the data structure block diagram of the CPU; the student will be capable of identifying the following, concerning the 32/70 Series Central Processing Unit:

- 1. The fundamental architectural characteristics of the CPU.
- 2. The component parts of the CPU data structure.
- 3. Relationship and purpose of the CPU in a total system.

### Referenced Reading:

- 1. 32/70 Series Computer, Technical Manual;
  - A. Functional Description; Pgs. 1-3 thru 1-6
  - B. CPU Modules Interconnection; pg. 1-10

# Course #340 - 32/75 Architecture

# CPU - WORKSESSION (GENERAL QUESTIONS)

Direct	tions	s: Answer the following statements as true or false (true = 1, false = 0). Also, correct all false statements to make them true.
<u></u>	1.	One instruction can be decoded while another is being fetched from memory.
	2.	High-speed instruction decoding is accomplished by using ROM's (read-only-memories).
1	3.	The CPU is on three plug-in circuit boards. One board is for the micro control unit and the other two boards are for micro-arithmetic logic units.
<u></u>	4.	A 20-bit address field is provided for directly addressing 512K bytes of memory in memory reference instructions. Only bits, bytes, halfwords, and words are directly addressable.
<u>-</u>	5.	When a halfword instruction is followed by a fullword instruction, a no operation (NOP) is placed in the second half of the halfword instruction.
4	6.	During the execution of Input/Output operations, the CPU uses the highest SEL Bus priority.
	7.	The CPU firmware, which is implanted in the control memory, uses a 32-bit elementary operation (EO) micro-command word format.

· 

#### WORKSESSION

#### SEL Bus

It is to your advantage to learn all you can about the SEL Bus since it is the communications link between all elements of the system.

### Objectives:

This worksession will help you to understand the physical characteristics of the SEL Bus. The SEL Bus protocol will be better understood if all questions are answered correctly. (If you cannot answer a question, please ask the instructor to reword the question or to explain it to you.)

### Reference Reading:

1. Technical Manual, SYSTEMS 32/70 Series Computer

#### Overview:

1. Read the Series 32 Computer Tech. Manual. Pgs. 6-1 thru 6-32

. • 

# SEL Bus

List	SEL Bus is physically a part of the types of transfers that oc		<i>)</i>	
Memo	ry and RTOM's.	4.	•	•
1.	AICT /			
2.	ARSTY / From IPV to Jom	8.	ICT	
3.	DRT V Data Return Transfer	9.	R5TX-	
4.	WDOT	10.		•
5.	MRT	11.	ET	
6.	mwT	12.	MWUT	
Duri	ng which type of transfers is t	he CPU's SE	L Bus Priority #2	
1.	AICT	4.	RSTX	
			WDOT	
2.	ICT	5.	0	
2. 3.	ICT APG+4	5.		
3. What	•	ace on the		the CPU and IOM
3. What	APG+4  Sequence of transfers takes pl	ace on the		the CPU and IOM
3. What when	Sequence of transfers takes place executing a Command Device Ins	ace on the truction?	SEL Bus between	the CPU and IOM
3. What when	Restantiation $ARSTX$	ace on the truction?	SEL Bus between to	the CPU and IOM
3. What when 1. 2. 3.	Sequence of transfers takes place executing a Command Device Ins  ARSTX  READY	ace on the truction? 4. 5.	SEL Bus between a  DRT  WDoT	
3. What when 1. 2. 3.	Sequence of transfers takes place executing a Command Device Ins  ARSTX  REAPY  RSTX	ace on the truction? 4. 5.	SEL Bus between a  DRT  WDoT	
3. What when 1. 2. 3. Duri	Sequence of transfers takes place executing a Command Device Ins  ARSTX  READY  RSTX  Ing which of the above sequences  sequence of transfers takes places	ace on the truction? 4. 5. is the ION	SEL Bus between to DRT WDoT  I's Priority 9?  SEL Bus when the	DRT
3. What when 1. 2. 3. Duri What Enab	Sequence of transfers takes place executing a Command Device Ins  ARSTX  READY  RSTX  ing which of the above sequences  sequence of transfers takes place interrupt Instruction to the	ace on the truction?  4. 5. is the IOM  ace on the IOM  ace on the IOM or RTO	SEL Bus between the DRT WDoT  SEL Bus when the DM?	DRT
3. What when 1. 2. 3. Duri What Enab	Sequence of transfers takes place executing a Command Device Ins  ARSTX  READY  RSTX  ing which of the above sequences  sequence of transfers takes place interrupt Instruction to the AICT	ace on the truction?  4. 5. is the ION lace on the IOM or RTO	SEL Bus between the DRT  W DoT  I's Priority 9?  SEL Bus when the DM?  I CT	DRT
3. What when 1. 2. 3. Duri What Enab	Sequence of transfers takes place executing a Command Device Ins  ARSTX  READY  RSTX  ing which of the above sequences  sequence of transfers takes place interrupt Instruction to the	ace on the truction?  4. 5. is the ION lace on the IOM or RTO	SEL Bus between the DRT WDoT  SEL Bus when the DM?	DRT

	Bit 15 Echo bil
•	Most signals on the SEL Bus are driven low true. What group of signals are driven high true?
	When an IOM is removed from the logic chassis what must be done to the <u>SEL Bus</u> terminator before the system can be used again?  A proper to the SEL Bus
	What indication is observed on the System Control Panel when a Test Device Instruction is executed to a non-present IOM?  For $PSW$ $CC_1 - CC_4 = F$
	The logic chassis backplane is a copper etched board divided into three sigments. The middle section (184 lines) is the SEL Bus. The outer 2 segments are how many lines? Are they interconnected? What are they used for?
	A. 50 lines described
	$\mathcal{N}_{\mathcal{O}}$
	c. I/O connections
	What is the difference between SEL Bus Priority and Interrupt Priority?  When the SEL Bus response line "READY" is generated, what does it indicate?  The device being reported to Send Status " No previous instruction in it waiting for Data  How many lines on the SEL Bus are associated with Priority Interrupts?
	In reference to the preceding question, name the lines and explain what functions they perform.  Secial polling
	there is a series of code to be examined

DAY 8

**SECTION 8** 

MEMORY SUBSYSTEM

**MAPPING** 

## MEMORY SUBSY TEM

#### CONTROLLED BY MEMORY BUS CONTROLLER (MBC)

MBC INTERFACES MEMORY MODULE TO SEL BUS CHECKS AND GENERATES PARITY MBC CONTROLS UP TO 16 MEMORY MODULES

#### MBC CAN ADDRESS:

BIT: SMALLEST MEMORY VALUE ADDRESS BY INSTRUCTION

BYTE: 8 BITS OR 2 HEX CHARACTERS

HALFWORD: 16 BITS (LEFT OR RIGHT)

FULLWORD: 32 BITS - 2 HW - 4 BYTES/8 HEX CHARACTERS


DOUBLEWORD: 64 BITS (2 WORD FETCH)

#### MEMORY MODULES:

8/16 KW (32/64 KB) CORE MODULES, BYTE PARITY

32/64 KW (128/256 KB) MOS MODULES, WORD ECC

## **MEMORY SUBSYSTEM**



#### CORE MBC'S

2150 WIRE/WRAP

2162 COPPER - 4 PORT, 600/900NS

2164 WIRE/WRAP - 2 PORT, 600NS

### MOS MBC'S

2377 32KW/900ns

2382 COPPER

#### CORE MEMORY MODULES

2152 8KW/600 NS

2153 16KW/900 NS

### MOS MEMORY MODULES


2378 32KW/600 NS

2376 32KW/900 NS


2379 64KW/600 NS

2381 64KW/900 NS


8-3



21.00



9-0



#### MEMORY ADDRESS INTERRELATIONSHIP Medile Select A 3 ts Program Counter on 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Display Panel HEX break down Memory Reference Instruction 8 KW ADDRESS WITHIN 8 KW BLOCK **FORMAT** starts here MODULE **BITS SELECT** BITS (0 - F)., SEL BUS 10 11 12 13 14 15 16 17 18 19 20 21 22 23 F DESTINATION BUS 8 KW **FORMAT** MODULE · BITS **SELECT** BITS 16 15 14 13,12 11 10 MEMORY BUS MODULE **MEMORY ADDRESS** 1.

**SELECT** 

CONTROL PANEL ADDRESS DISPLAY

8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

MODULE
SELECT
BITS

MEMORY MODULE #	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE	MEMORY MODULE #	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE
0	00000 - 07FFC	8 KW	8	40000 - 47FFC	72 KW
i	08000 - OFFFC	16 KW	9	48000 - 4FFFC	80 KW
2	10000 - 17FFC	24 KW	Α	50000 - 57FFC	88 KW
3	18000 - 1FFFC	32 KW	В	58000 - 5FFFC	96 KW
4	20000 - 27FFC	40 KW	C	60000 - 67FFC	104 KW
5	28000 - 2FFFC	48 KW	<b>D</b>	68000 - 6FFFC	112 KW
6	30000 - 37FFC	56 KW	E	70000 - 77FFC	120 KW
7	38000 - 3FFFC	64 KW	F	78000 - 7FFFC	128 KW

#### 16 KW MEMORY ADDRESSING

CONTROL PANEL ADDRESS DISPLAY	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
				   	SE	DUI ELE ( BITS	T	( ( (														•		

MEMORY MODULE	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE	MEMORY MODULE	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE
0	00000 - OFFFC	16 KW	8	80000 - 8FFFC	144 KW
1	10000 - 1FFFC	32 KW	9	90000 - 9FFFC	160 KW
. 2	20000 - 2FFFC	48 KW	· A	A0000 - AFFFC	176 KW
3	30000 - 3FFFC	64 KW	В	B0000 - BFFFC	192 KW
4	40000 - 4FFFC	80 KW	С	COOOO - CFFFC	208 KW
5	50000 - 5FFFC	96 KW	D	DOOOO - DFFFC	224 KW
6	60000 - 6FFFC	112 KW	E	E0000 - EFFFC	240 KW
7	70000 - 7FFFC	128 KW	F	F0000 - FFFFC	256 KW

### 32 KW MEMORY ... DDRESSING

CONTROL PANEL ADDRESS DISPLAY	8 9 10 111 12 13 14	1 115 16 17 18 19	20 21 22 23 24	25 26 27 28 29 30 31
.•	MODULE SELECT BITS	 		

MEMORY MODULE #	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE	MEMORY MODULE #	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE
0	000000-01FFFC	32 KW	8	100000-11FFFC	288 KW
1	020000-03FFFC	64 KW	9	120000-13FFFC	320 KW
2	040000-05FFFC	96 KW	A	140000-15FFFC	352 KW
3	060000-07FFFC	128 KW	В	160000-17FFFC	384 KW
4	080000-09FFFC	160 KW	C-	180000-19FFFC	416 KW
5	OAOOOO-OBFFFC	192 KW	, D	1A0000-1BFFFC	448 KW
6	OCOOOO-ODFFFC	224 KW	E	1C0000-1DFFFC	480 KW
7	0E0000-0FFFFC	256 KW	<sub>.</sub> F	1E0000-1FFFFC	512 KW

#### 64 KW MEMORY ADDRESSING

CONTROL ADDRESS		10 11 12 13 14	15 16 17 18 19 20	21 22 23	24 25 26 27 28 2	29 30 31
. 1		MODULE SELECT BITS				
MEMORY MODULE	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE		MEMORY MODULE	HEX ADDRESS RANGE	PHYSICAL MEMORY SIZE
0	000000-03FFFC	64 KW		8	200000-23FFFC	576 KW
1	040000-07FFFC	128 KW		9	240000-27FFC	640 KW
2	080000-08 FFFC	192 KW		A	280000-2BFFFC	704 KW
3	OCOOOO-OFFFFC	256 KW		В	2C0000-2FFFFC	768 KW
4	100000-13FFFC	320 KW		C	300000-33FFFC	832 KW
5	140000-17FFFC	384 KW		, D	340000-37FFFC	896 KW
6	180000-1BFFFC	448 KW		E	380000-3BFFFC	960 KW
7	1C0000-1FFFFC	512 KW	•	F	3C0000-3FFFFC	1024 KW

		•				
CONTROL PANEL ADDRESS DISPLAY	8 9 10 11	12 13 14 15 16 17	18 19 20 21 22	2 23 24 25 2	6 27 28 29 30	31
WORD ADDRESS	MODULE #	LOCATION #				
0000	0	0	·			
0004	1	0				
0008	0	8				
000C	1	8				
0010	0	10				٠
0014	1	10	•			
0018	0	18				
001C 7FF8		18               				
7FFC	1	7FF8	•			
8000	0	4				
8004	1	4				
8008	0	С				
800C	1	С				

CONTROL PANEL ADDRESS DISPLAY	8 9 10 1	1 12 13 14 15 1	6117 18 19 20 21 22 23 24 25 26 2	7 28 29 30 31	·
WORD ADDRESS	MODULE #	LOCATION #	WORD ADDRESS	MODULE #	LOCATION #
0000	0	0	10000	0	8
0004	1	0	10004	1	8
0008	2	.0	10008	2	8
000C	3	0	1000C	3	8
0010	0	10	10010	0	18
0014	1	10	10014	1	18
0018	2	10	10018	2	_18
001C	3	10	1001C	3	18
					•
8000	0	4	18000	0	C
8004	1	4	18004	1	C
8008	2	4	18008	2	C
800C	3	4	1800C	3	C
8010	0	14	18010	0	10
8014	1	14	18014	1	10
8018	2	14	18018	2	10
801C	3	14	1801C	3	10



### Technical Support Bulletin

TITLE Multiported, MBC	Jumpering Information	TSB Number
Product	Model Number 2164 & 2162	Date 1/27/78

The following pages contain all the jumpering information required for the installation of a model 2164 or 2162 Multiported Memory Bus Controller. Pictorial diagrams (Pages 7 & 8) are included to assist in cabling the Multiported MBC's.

Refer to TSB #0006 for information on configuring shared memory. TSB #0006 references the Model 2150 MBC; jumpers referred to in that TSB should be cross-referenced to the Multiported MBC jumpers called out on pages 2 through 6 of this TSB. The Model 2164 & 2162 MBC's do not require shared memory jumpers referenced in TSB #0006.

NOTE: An MBC cannot be configured with both dedicated memory module zero and 2 or 4 way interleaved memory; these features are mutually exclusive.

ITLE Multiported,	MBC Jump	ering Informat	ion	TSB N
• .	P			
	( Model) 2164	(Wire Wrap)	(Model) 2162	(Copper)
8k & 16k Memory	Loc.	Jumpers	Loc	Jumpers
Non-dedicated Memory Module Zero	D5 D13	1,4 & 7	D19 D18	1, 4, 6 7
8k & 16k Memory	1	•		•
Dedicated Memory Module Zero	D5	1, 4, 7	D19	1, 4, & 7
	D13	1 & 6	D18	1, 6 & 8
8k Memory Modules	]			•
2 Way Interleaved	D5 D13	2,4 & 7 2 & 6	D19 D18	2, 4 & 7 2 & 6
Sk Memory Modules	7			
4 Way Interleaved	D5 D13	2, 5 & 7 2 & 4	D19 D18	2, 5 & 7 2 & 4
16k Memory Modules				
2 Way Interleaved	D5 D13	1, 3 & 7 3 & 6	D18	1, 3 & 7 3 & 6
16k Memory Modules	1			
4 Way Interleaved	D5 D13	1, 3 & 6 3 & 5	D19 D18	1, 3 & 6 3 & 5
•	Config Sk or	Paration Jumper	s for ules	
	Model 2164		Model 2162	
<u></u>	Loc.	Jumpers	Loc.	Jumpers
8k Memory Modules	<b>G</b> 5	1, 3, 5 & 7	C19	1, 3, 5 & 7
16k Memory Modules	G 5	2, 4, 6 & 8	C19	2, 4,68

TITLE Multiported, MBC Jumpering Information 0020

		Wire Model	Wrap *	Copper Model 2162		
8k & 16k Memory	Bus Priority	Loc	Jumpers	Loc	Jumpers	
	. 1	B17	1	A18	1	
	2	B17	. 2	A18	2	
SEL BUS Transmit	3	B17	3	A18	3	
Priority	4	B17	4	A18	4	
	5	B17	5	A18	5	
	6	B17	· 6	A18	6	
	7	B17	7	A18	7	
	8	B17	8	Als	8	

8k & 16k Memory		Model	2164 💥	Mode	1 2162
	1	B18	None	B17	None
	2	B18	1	B17 .	1
	3	B18	1 & 2	B17	1 & 2
•	4	818	1, 2 & 3	B17	1, 2
SEL BUS Receive	5	B18	1, 2, 3 & 4	B17	1, 2, 3 & 4
Priority	6	BlS	1, 2, 3, 4, & 5	B17	1, 2, 3, 4, & 5
	7	BlS	1, 2, 3, 4, 5 & 6	B17	1, 2, 3, 4, 5 & 6
	8	BlS	1, 2, 3, 4, 5, 6, & 7	B17	1, 2, 3, 4, 5, 6,

TLE Multiported,	Inhibit Line 0 1 2		(Wire Wr Model 21 Jumpers None	;ap), <sub>(//</sub>	(Copper) Model 2162 Jumpers None 1 2
Ek & 16k Memory	Line 0 1 2	Loc   L23   L23   L23	Model 21 Jumpers None 1	Loc L14 L14	Jumpers None
Sk & 16k Memory	Line 0 1 2	Loc   L23   L23   L23	None 1 2	L14	None 1
	2	1.23	2	L14	1
	2	1.23	2		
		4		L14	2
	3	L23	1		
	,		1 & 2	114	1 & 2
Ek & 16 Memory		mper I	Loc N2 X nstalled		1 = Jam 165 = roc #16
				Jumper Pi	
	Addres	s	MSB 1 2 3	4 5 6 7	LSB 8 9
·	000 001 002		$\begin{array}{cccccccccccccccccccccccccccccccccccc$		1 0
Lower Address	003 004		1 1 1	1 1 1 1 1 1 1 0	0 0
Boundary in	005 006	·	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 0 1 1 1 0	0 1
8k Word Increments	007 008 009		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 0 1 1 0 1 1 1 0 1	0 0 1 1 1 0
	00A 00B			1 1 0 1 1 1 0 1	0 1
	00C		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 0 0	1 1
	OOF		1 1 1	1 1 0 0	0 1 .
	lfe lff		0 0 0	0 0 0 0	0 1 . 0 0
			070-7	7 R	•

TITIE			TSB NO.
	Multiported,	MBC Jumpering Information	0020


8k & lók Memory	Model 216	4 = I	.oc	LO	2	Mo	de	1 2	16	2 =	Loc	
	l = Jumpe	r Ins	ta	lle	a							
	0 = Jumpe	r Ren	Removed									
		<u> </u>				imper Pins					7	
	Address	MS	B 2	3	4	5	6	7	8	LSB 9	7	
	000	1	+	<del>-</del>	7	<del>-</del>	+	÷	÷	1	-	
	001	i	i	1	1	1	i	<del>-</del>	Ť	0	-	
	002	i	ī	1	1	1	i	1	0	1	┪	
	003	Ī	1	ī	1	ī	1	1	Ö	0	7	
pper Address	004	1	1	1	1	1	1	0	1	1	7	
	005	1	I	1	1	1	1	0	1	0	7	
oundary in	006	1	1	1	1	1	1	0	0	1		
_	007	1	1	1	1	1	1	0	0	0		
Bk Work Increments	008	1	1	1	1	1	0	1	1	1		
	009	1	1	1	1	1	0	1	1	0		
•	00A	1	1	1	1	1	0	1	0	_1		
	008	1	1	1	1	1	0	1	0	0		
	000	1	<u> 1</u>	<u> 1</u>	<u> 1</u>	<u> 1</u>	0	0	1	1		
	000	1 1	<u> </u>	<u> </u>		<u> </u>	0	0	1	0	4	
	300	1	<u> </u>	<del>-</del> !-	<u>.</u>	<u> </u>	ŏ	0	0	1	_	
	OOF		<u> </u>	1	1	L	0	0	0	0	ل	
	lFE	0	0	0	0	0	0	0	0	1	7	
	155	1 0	0	ō	Ō	0	0	Õ	0	Ō	٦	


٠,	77		·			•
1	1 L	. <b>L</b>	Multiported,	MBC	Jumpering	Information

TSB NO.


•		Wire Wrap) Model	2164	(Copper) Model	216
3k & 16k Memory	Loc	Jumpers	Loc	Jumpers	1
Parity Selection option (odd)	N02	10 Removed	H16	10 Removed	
Parity Selection option (even)	ท02	10 Installed	H16	10 Installed	

NOTE: Parity is normally selected as odd.





Refers to Model 2164 & 2162



8-23



### TECHNICAL SUPPORT BULLETIN

TITLE	MOS MEMORY BUS CO	NTROLLER	TSB No. 0069B
Product	` '	Model No.	Date
32/77		2382	03/25/82

The following pages contain the necessary jumpering information to install the MOS MBC.

#### MBC ADDRESS JUMPERS (Jumpers Installed)

		•						<i>\</i>	<i>)</i>	4	<b>9</b> )					_	٠,	3- <sup>7</sup>	<b>ক</b> ্	B				
	MOD	m.E.					N	Y L	OW.	ER	L	IM	ΙΤ				✓,	Œ.	PE	R	LI	MI	T	
	NUM	-	LO	ra /	UPP:	<del></del>		-	_	<b>a</b>	_	0								0				`
•	¥	4×		DRESS		ress		1	•	1	1	7	3-6	3-6	1-6	1-7	7	1-9	1-8	2-		5-9	2-8	ם ד
_	32K	64		MIT	<b>LIM</b>	1 ~	010	<u>ဗ်</u>	<u>013</u>	<u>ฮ</u>		<u> </u>	<u>ವ</u>	<u>ีว</u>	<u>당</u>	<u>c</u>	CII	<u> </u>	ರ	$\overline{\mathbf{c}}$	ರ	ប	<u>១</u> ខ	<u> </u>
$\cdot$	0	0	00	0000	00	FFFC	X	X	X	X	X.	X	X	X	X	X	X	X	X	X	X	X	X	
1	0	0	01	7	01	FFFC		X		X	X	X	X		X	X	X	X	X	X	X	X		
1	1	0	02	0000	02	FFFC		X		X		X		X		X	X	X	X	X	X		X	1
Ļ	1	0	03		_	FFFC				X		X			X					X	X			_
1	2	1	04		1 - 1	FFFC		X		X	X		X	X		X			X	X			X	1
1	2	1	05	0000		FFFC		X		X	X		X		X	X	X		X	X		X		- 1
١	3	1	06	0000		FFFC		X		X	X			X		X		X	_				X	
-	3	2	07		08	FFFC			$\frac{x}{x}$	X	X.	~	X		*-	X		$\frac{x}{x}$		X	_	X	·	괵
ŀ	4	2	09		09	FFFC		X.		X			X	٨	X	X		X	X			X	Δ.	
1	5	2	OA	1	OA	FFFC		X		X		X		X.		1	X		X		X	Λ.	X	
1	5	2	OB		OB	FFFC	1		X				•	•	X			X		•	X		,	
r	6	3	OC.		OC				X			**		X				X			••	-	X	ᅱ
1	6	3	OD		OD	FFFC		X		X			X	••	X	X		X						1
-	7	3	OE		OE		ı	X		X				X		X		X					X	1
	7	3	OF	0000	OF	FFFC	X	X	X	X					X	X	X	X	X					
T		4	10		13		X	X	X		X.	X	X	X	X	X	X	X		X	X			$\neg$
1		. 5	14	0000	17	FFFC	X	X	X		X		X	X	X	x	X	X		X				ı
١		6	18	0000	13	FFFC	X	X	X			X	X	X	X	X	X	X			X			- 1
L		7	10	0000	1F	FFFC	X	X	X				X	X	X	X	X	X						_
٠		8	20	1	23	FFFC	•	X			X	X				1	X			X	X			
		9	24	0000	27	FFFC	1	X			X			X		X				X				
-		10	2B	0000	23	FFFC	1	X		X		X	X			X			X		X			
L		11	2C	-	2F			X		X				X		_	X		X				-	-
		12	30	1	33		1	X					X			X					X			
		13	34	1	37	FFFC	1	X			X			X			X			X				
-		14	38	1	3B		1	X				X	X			•	X				X			
L		15	3C	0000	3F	FFFC	X	X			-		X	X	X	X	Ž				_	_		

TSB No. 0069B

#### SEL BUS PRIORITY TRANSMIT (Jumpers)

PRI 1 - A16-7

PRI 2. - A16-6

PRI 3 - A16-3

PRI 4 - A16-8

PRI 5 - A16-5

PRI 6 - A16-4

PRI 7 - A16-1

PRI 8 - Al6-2

#### SEL BUS PRIORITY RECEIVE (Jumpers)

PRI 1 - NONE

PRI 2 - A18-8

PRI 3 - A18-8,6

PRI 4 - A18-8,6,4

PRI 5 - A18-8,6,4,7

PRI 6 - Al8-8,6,4,7,5

PRI 7 - A18-8,6,4,7,5,3

PRI 8 - A18-8,6,4,7,5,3,2

## Dedicated Option

tout hur

#### 32K Module

C12-2,3,4,5

C10-4,2

Cl1-4,3

#### 64K Module

C12-3,4,5

C10-4

C11-5,4,3,2

7 mbas

# Configuration Jumpers (Jumpers Installed) Non Dedicated - No Interleave

32K Module		64K Module
C10-2	*	C11-4,3,2
C11-3,4	, .	C12-5
C12-5		C13-4
C13-4		C14-4,9,6
C14-4,9,2,7		C15-5,8,1
C15-5,9		C16-3,7
C16-3,7		C17-6
C17-6		D15-2
D15-1,2		

#### 2 Way - Interleave - Non Dedicated

32K Module	64K Module
C10-2 C11-4,3 C12-5 C13-5 C14-4,9,2,7 C15-5,9 C16-3,10 C17-6 D15-1,2	C11-4,3,2 C12-5 C13-4 C14-5,9,6 C15-5,8,1 C16-3,5 C17-6 D15-2 D15-2

#### 4 Way - Interleave - Non Dedicated


32K Module	64K Module
C10-2	C11-4,3,2
C11-4,3	C12-5
C12-5	C13-4
C13-5	C14-5,6
C14-3,9,2,7	C15-10,5,8,1
C15-5,9	C16-3,5
C16-3,10	C17-9
C17-7	D15-2
D15-1,2	

TSB No. 0069B

#### INHIBIT/ECHO DECODE (JUMPERS)

A modification has been made to the Model 2382 MBC, (160-103265-001 Rev. G or higher), to allow proper operation with the Concept 32/87 CPU. However, this does effect all other systems, (32/7X, 32/57, etc...), in which this board is used.

The following chart should be used for jumpering the INHIBIT/ ECHO Bits.



#### ERROR DETECTION OPTION (JUMPERS)

SINGLE BIT C17-3 \* Not Reported & Disout
NORMAL DOUBLE BIT NONE \*\*
PROGRAM CONTROL A18-1

\*NOTE: Double Bit detection is the standard mode used when running under the operating system.

\*\*NOTE: When performing Preventative Maintenance or troubleshooting a suspected problem in memory, the jumper for Single Bit detection should be inserted on the MBC. The Error Correction jumpers on the 32K and 64K MOS Memory Modules, (reference TSB 073A and TSB 0102), in location C10, should also be in the disabled positions

TSB No. 0069B

when troubleshooting/performing P.M. Jumpering for Single Bit detection will not report Double Bit errors.

Any module that fails the memory diagnostic should be replaced as soon as possible.

Before returning the system to the customer/user, the MBC should be jumpered for Double Bit detection, (remove C17-3), and the MOS Memory Modules should have the Error Correction enabled.

and is not necessarily abstracted from approved or proposed SYSTEMS documentation. Therefore, no representation is made as to its accuracy nor will there be any assumption of liability by SYSTEMS for damages arising from its use.



## TECHNICAL SUPPORT BULLETI

TITLE MOS Memory Jumper Configur	TSB No.	
Product	Model No.	Date
- 32 A 64K Word MOS Memory	2376, 2378, 2379, 2301	- 3/20/79

# 32K Word Module Storage Board Jumpers

	Pin Number									
Socket Location	1	2	3	4	5	6	7	8	. 9	10
B13	X		X		X		X		X	•
814		X	•	X		X		X		

#### 32K Word Module Interface Board Jumpers

Memory Module Number	Socket A15 Pin Humber	Socket Alb Pin Number	Socket A168 Pin Number	Socket C10 Pin Number
	12345678910	1 2 3 4 5 6 7 8 9 10	1234	1234
0 1 2 3	X X X X X X X X X X X X X X X X X X X	X	X X X X X X X X X X	X X X X X X
4 5 6 7	X X X X X X X X X X X X X X X X X X X	X	X X X X X X X	X X X X X X X X
8 9 - A B -	X X X X X X X X X X X X X X X X X X X	X	X X X X X X X	X X X X X X X X X X X X X X X X X X X
C D E F	X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	X X	X X X X X X

Ţ 

#### 64K Word Module Storage

#### Board Jumpers

Socket Location	1	2	3	4	5	6	7	8	9	10
B13	X		X		X		X		X	
B14		X		X	,	X		X	X	

#### 64K Word Module Interface Board Jumpers

Hemory Hodule Number	Socket Al5 Pin Number	Socket A16 Pin Number	Socket A188 Pin Number	Socket C10 Pin Number			
	1 2 3 4 5 6 7 8 9 10	1 2 3 4 5 6 7 8 9 10	1234	1234			
0 1 2 3.	X X X X X X X X X X X X X X X X X X X	X	X X X X X X X X X X X X X X X X X X X	X X X X X X			
4 5 6 7	X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	X X X X X X			
8 9 A B	X	X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	X X X X X X			
C D E F	- X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	X X X	X X X X X X			

X= Jamber in

Not Error fine

## 900NS Module Refresh Board Jumpers

Cashad	Pin Number											
Socket Location	1	2	3	4	5	6	7	8				
86			X		X	X	X					
<b>C</b> 7				X								
C11				X								

#### 600NS Module Refresh

#### Board Jumpers

Cachad	Pin Number												
Socket Location	1	2	3	4	5	6	7	8					
B6	•		X		X	X	X						
<b>C7</b>		X											
C11		X											

The information contained basels is of a proprietary nature and is not reconstity abstracted from approved or projects STETUTE documentation. Therefore, he representation is made as to its accuracy new will there be any assumption of liability by NISTERS for discuss straing from its use.




### TECHNICAL SUPPORT BULLETIN

TITLE		TSB No.
MOS MBC REFRESH TERM	INATOR JUMPER CONFIGURATION	0122
Product	Model No.	Date
SEL 32 MOS MBC		10-20-80


The following chart is an excerpt from drawing 130-103314-000. It will aid in configuring the MOS MBC refresh logic for a MOS memory system. The mechanical section of the bus terminator with jumper locations (160-103314-001) is shown for reference. Refer to TSB 0073A for MOS memory jumper configurations.

MEMORY SYSTEM	SOCKET LOCATION S						AS PIN NO -								A9 PIH NO									
	11	2	1	4	•	16	7	18	7	12	13	4	5	6	7	•	Ti	2	3	4	5	6	7	Te
SOO HANDSECONDS		×								×		Ī					_	_	×		×	×		1
SZK WORDS 600 NANCSECONDS		×			Ī		Ī			×		Γ						×	×		×	×	×	Ť
64K WORDS 600 NANOSECONOS		×			Γ	Γ	Γ			×		İ		-				×	×		×	×	×	1
TIK WORDS	Ī	T	Γ	×	i	Γ	-	-			Γ	×	† i					×	×		×	×	×	Ť
64 K WORDS	T		T	×	Ī	İ	İ					×						×	×		×	×	×	T




The information contained herein is of a proprietary nature and is not necessarily abstracted from approved or proposed SYSTEMS documentation. Therefore, no representation is made as to its accuracy nor will there be any assumption of liability by SYSTEMS for damages arising from its use. MEMORY MAPPING

# 512 KB MAPPED MODE




# MAPPED EXTENDED MODE



56,t Addresses W BITS MAXIMIM LOGICAL ADORESS IS 2FFFF OR MOE A REGISTER CONTENTS PROGRAM COUNTER INSTRUCTION - ADDRESS GENERATION ( 512KB MAPPED MODE ) 1 2 2 4 5 6 7 6 9 10 11 12 13 14 MISS - 18 O MIT WALLE FPOTECTED IN MILE PROTECTED POOL CONTR. BITS 1+17-B MVALID PAGE ENTRY -1 VALID PAGE ENTRY PAGE ENTRY 8 BITS 0 - 16 - NOT USED LOGICAL ADDRESS MAPPING CO. PONENTS MAER OF INDEX REGISTER HAP HANGE DESCRIPTORS (PART OF SHARED MEMORY TABLE ENTRY) (PRHAMARY MAP) 0 1 2 3 4 5 6 7 6 8 15 11 12 13 14 15 16 17 16 18 13 20 21 22 23 24 55 36 27 38 28 30 31 MARY MAP 2 PRIMARY MAP PRIMARY MAP O PRIMARY MAP HAPDWARE REGISTERS IN CR ENTRY ENTRY ADDRESS PROVIDES UP TO 112 KW MANGE DESCRIPTORS MAGE DESCRIPTORS MSTHUCTION MAP IMAGE DESCRIPTER LIST POINTER PRIMARY MAP BITS D.7 NUMBER OF MAPPAGES TO BE LOADED. BITS D.311 MAIN MEMORY LOCATON OF MAP MAGE DESCRIPTERS IMPLS) ENTRY EMTAY PC - BEGMENT PAGE COUNT, MAP LOCATION How many then Bags MPL BASE MYSICAL ADDRESS SCRATCHPAD OADED AT IN, TIME TO 784 FOR NUMBER OF WAPS IN THE TASK SOÇ - SEGMENT DESCRIPTOR ACCOUNT MAP SEGMENT DESCRIPTERS SOF Thathe MAINTAINED MAN HEGMENT DESCRIPTORS Sinten Cinten 10 11 12 13 14 16 16 17 18 19 20 21 22 23 24 25 24 24 26 29 30 2 3 4 5 6 7 6 8 10 11 12 13 14 15 16 17 16 10 20 17 22 24 25 25 17 25 20 20 20 PHYSICAL HARDWARE MAP COMPONENTS MAP SEGMENT DESCRIPTER LIST POWTER PROGRAM COUNTER BULLT BY SYSCEN ROUTING MASTER PROCESS LIST (MP. PROGRAM STATUS DOUBLEWORD (PSD) -- BORROW BIT

## MAPPING EXAMPLE



#### EXPLANATION OF MAPPING EXAMPLE

ASSUME A NEED TO LOAD INTO MEMORY, FROM THE DISC, A TASK CALLED "A", REQUIRING 16K OF CORE. MPX DETERMINES THAT MODULES 6 AND 9 ARE AVAILABLE, SO IT BUILDS SOFTWARE TABLES, NAMELY, A MAP SEGMENT DESCRIPTOR LIST (MSDL) FOR TASK "A", SPECIFYING A TWO PAGE MAP IMAGE DESCRIPTOR LIST (MIDL); A MIDL, SPECIFYING MODULES 6 AND 9; AND A PROGRAM STATUS DOUBLEWORD (PSD) WHICH WILL POINT TO TASK "A" AND BE USED TO LOAD THE MAP.


MPX NOW EXECUTES A "LOAD PROGRAM STATUS DOUBLEWORD AND CHANGE MAP" (LPSDCM) INSTRUCTION. FIRMWARE INDEXES INTO THE MASTER PROCESS LIST (MPL), ADDING THE CONTENTS OF SCRATCHPAD LOCATION 83 TO THE PSD's CPIX. IT FINDS THE "BORROW BIT" SET IN THE ENTRY FOR TASK "A" (ALL TASKS ON DISC ARE INCLUDED IN THE MPL), SO FIRMWARE RETURNS AND INDEXES AGAIN, THIS TIME USING THE PSD's BPIX, WHICH IS ALWAYS ZERO.

THE FIRST ENTRY IN THE MPL IS REFERENCED. THIS WILL BE A MAP SEGMENT CONTROL DESCRIPTOR (MSCD), POINTING TO ONE MAP SEGMENT DESCRIPTOR (MSD). THIS MSD SPECIFIES FOUR PAGES TO BE LOADED INTO THE CPU MAP FROM THE MPX MIDL IN MEMORY. THE MAP IS LOADED, PAGE BY PAGE, DECREMENTING THE PAGE COUNT UNTIL ALL FOUR PAGES ARE LOADED.

FIRMWARE NOW INDEXES AGAIN, USING THE CPIX. NOW TASK "A"s MSCD IS REFERENCED, WHICH LOADS PAGES 4 AND 5 OF THE MAP FROM TASK "A"s MIDL, WHICH WAS JUST CREATED.

THE REMAINING MAP PAGE ENTRIES HAVE THEIR VALID BITS RESET. TASK "A" NOW GOES INTO EXECUTION.

# MAPPING ADDRESS TRANSLATION



O

# BUILDING CPU'S RAM MIDL SEQUENCE USING PAGES 4-10 and 4-11 (FIG.S 4-2 and 4-3) of the REFERENCE MANUAL

- I. LOAD NEW PSD
- II. CPIX AND BASE ADDRESS FROM SCRATCH PAD ADDRESS MAP SEGMENT CONTROL DESCRIPTORS (MSCD)
- III. CHECK BORROW BIT
  - A. IF RESET:
    - (1) ADDRESS MAP SEGMENT DESCRIPTOR (MSD)
  - B. IF SET:
    - (1) USE BPIX AND BASE ADDRESS TO RE-ADDRESS MSCD
- IV. ASSUME FOR EXPLANATION PURPOSES THAT THE BORROW BIT WAS SET.
  - V. MSCD POINTS TO MAP SEGMENT DESCRIPTOR (MSD)
    - A. SDC COUNTER IS LOADED WITH COUNT FROM MSCD
      - (1) ASSUME COUNT OF 2
- VI. MSCD ADDRESS MSD
- VII. MSD POINTS TO MAP IMAGE DESCRIPTOR IN MAIN MEMORY
  - A. SPC COUNTER LOADED WITH COUNT FROM MSD
    - (1) ASSUME A COUNT OF 2
- VIII. FIRMWARE LOADS 16-BIT PAGE ENTRY INTO THE CPU'S MAP RAM.
  - IX. SPC DECRIMENTED BY 1
    - A. COUNT IN SPC IS NOW 1
    - X. FIRMWARE NOW LOADS SECOND 16-BIT PAGE ENTRY INTO ITS OWN RAM
      - A. COUNT IN SPC IS NOW O
  - XI. SDC COUNTER IS DECREMENTED BY 1
    - A. COUNT IS NOW 1
    - B. NEW MSD IS USED TO ADDRESS MID
    - C. SPC COUNTER NOW LOADED WITH NEW COUNT
      - (1) ASSUME COUNT OF 1

· Q

- XII. NEW MID IS LOADED INTO CPU'S RAM
- XIII. SPC COUNTER IS DECREMENTED BY 1
  - A. SPC COUNTER EQUALS 0
- XIV. SDC COUNTER DECREMENTED BY 1
  - A. COUNTER NOW EQUAL TO O
  - XV. SINCE BORROW BIT WAS SET, FIRMWARE NOW GOES BACK TO THE MSD.
- XVI. CPIX AND BASE ADDRESS ARE NOW USED TO ADDRESS MSCD
  - A. BORROW BIT IS IGNORED AT THIS TIME
- XVII. SEQUENCE OF ADDRESSING MSD, MID, AND LOADING SDC/SPC COUNTERS BEGINS AGAIN.
  - A. FIRMWARE CONTINUES TO BUILD CPU'S RAM MIDL UNTIL BOTH SPC AND SDC ARE EQUAL TO 0
- XVIII. FIRMWARE NOW SIGNALS CPU IT HAS BUILT MIDL PROGRAM INTO RAM
  - XIX. CPU INITIATES PROGRAM

NOTE: IF PROGRAM CALLS FOR CHANGING ANY MAP REGISTER, ALL REGISTER PRECEDING REGISTER TO BE CHANGED WILL ALSO BE CHANGED. THIS CALLS FOR RE-INITIALIZING FIRMWARE SEQUENCING JUST DISCUSSED.

EXP.: YOU WISH TO CHANGE PRIMARY MAP REGISTER 4.

FIRMWARE WILL CHANGE REGISTER 0,1,2,3,AND 4.

#### System 32/75 Mapping Lab Exercise

#### Introduction:

The purpose of this worksession is to familiarize the student with the mapping instructions used by the 32/75.

The student will be given the information to enter into memory and registers in order to execute the instruction. The student will write down the results observed after execution.

#### Reference:

SYSTEMS 32/75 Reference Manual

#### Procedure:

 Enter a set extended address (Sea) instruction in hexadecimal into memory as follows:

Location	Data	Comments
00000	000D0002	Sea Instruction

Set P.C. to 00000

Press Instruction Step

After Execution

PSD1 =

2. Enter a "Load Map" (LM) instruction and execute as follows:

Location	Data	Comments
00004	8000000	PSD2 Map Mode
00784	01002000	Map Segment Control Descriptor
01000	2C070000	Load Map Instruction
02000	02003000	Map Segment Descriptor
03000	FFFFFFF	Map Image Descriptor

Set P.C. to 01000

Press Instruction Step

Note: You have just set up the 1st two page entries in the map register. DO NOT press system reset. In order to prove it was loaded the map register entries must be read back into a GPR. Execution of the next step will read it back.

3. Enter a "Read Map" in order to verify the previous step.

Location Data Comments

01004 2CAA0002 Transfer Map to Register Instruction

Set P.C. to 01004

Press Instruction Step

GPR1 =

Why does GPR1 appear as it does?

4. System reset and re-execute the "Transfer Map to Register" instruction.

GPR1 =

Why does GPR1 appear as it does?

5. Enter a "Load Program Status Doubleword" (LPSD) instruction and execute as follows:

Location	Data	Comments
00008	F9800010	LPSD Instruction
00010	FFC7FFFF	Data to PSD1
00014	8000000	Data to PSD2

Set P.C. to 00008

Press Instruction Step

PSD1 =

Why does PSDI appear as it does?

6. Enter and execute a program that will load all CPU map registers with the following pattern.

Location	Data	Location	Data
08000	00000001	08020	00160017
08004	00020003	08024	00180019
08008	00040005	08028	00200021
0800C	00060007	0802C	00220023
08010	00080009	08030	00240025
08014	00100011	08034	00260027
08018	0000001	08038	00280029
0801C	00140015	0803C	00300031

Enter program as follows:

Location	Data	Comments
00784	01002000	Map Segment Control Descriptor
02000	20008000	Map Segment Descriptor
02004	2C070000	Load Map Instruction
02008	0000000	PSD1
0200C	8000000	PSD2

Enter 00002008 into GPR 0.

Set P.C. to 02004

Press Instruction Step

Note: The program just loaded the data pattern into the CPU map registers. DO NOT press system reset. In order to look at the data pattern in the map registers unload it into memory with the next step.

7. The following program must be entered to unload the CPU map registers into memory starting at location 03000.

DO NOT system reset.

Location	Data	Comments
02100	C980FFC0	Load a Neg. Index into R3
02104	2CAA0002	Transfer map to GPR1
02108	D4E03040	Store GPR1 at Loc. 3000
0210C	23230002	Add +1 to bit 30 in GPR2
02110	F5C02104	<pre>Incr. GPR3 if # branch</pre>
02114	0000000	Halt (finished)

Set P.C. to 02100

Press Run

Enter below what locations 03000 to 0303C contain

03000 =

#### DAY 8

## MEMORY SYSTEM AND MEMORY MAPPING - WORKSESSION

#### REFERENCES:

32/70 SERIES REFERENCE MANUAL SECTION IV

TECHNICAL MANUAL SECTION 1, III

WORKBOOK

Objectives: After completing the referenced reading sections of the Reference and Technical Manual, and completing the general information questions of this worksession; the student will be capable of:

- 1. Describing the functions of the MBC.
- 2. Identifying the various circuit units of the MBC and describe their purpose.

1.	One Memory Bus Controller (MBC) can handle up to
2.	What is contained in the Source Address Buffers on an MRT?  Contain addresses of memory tocations referenced by  the Memory find transfer Physical Address of Requesting Device (CP)
3.	When writing or reading from memory (8K memory modules), what do address bits 13 thru 16 define? They define the module to be selected
4.	Does an MBC have a SEL Bus priority? Interrupt priority?  SEL Bus priority = 1  Does not have Interrupt Prior
5.	The primary map has page entry locations? The extended map has? 5
6.	How do we gain access to the extended man? Through the
7.	Where in scratchpad is the MPL base address stored?  A × '83'
8.	The extended map is used for storage and retrieval of only.  Operands (Data)
9.	What instruction is used to put the system into the extended addressing mode? SEA Set Extended Addressing
10.	What bit(s) of the PSD set the system into the mapped mode of operation? Bit a indicates Wapped, Unmapped  Bit 32,33
11.	What defines the lower and upper address limits of an MBC?

When does the MBC activate its inhibit, line? When is 12. removed? when its buffer is 3/4 full. when buffer is 3/4-empty inhibit removed?

When is the "LOAD MAP INSTRUCTION" normally used? Why? 13. For Diagnostics, It loads the Map Image Descriptor List from main memory into the CPU MAP Registers are good What instruction is used to perform context switching

in the mapped mode? Load Program Status Double word and Change Map


15. If an MBC is improperly jumpered for high address, and attempts to access a non-present module, what error indications will be displayed.

Parity Error

Halt Light

Non-Present Memory Trap from the Display

Write Stores Parity Error Read Displays Parity Error



DAY 9

SECTION 9

IOM'S


• INPUT/OUTPUT MICROPROGRAMMABLE PROCESSOR (IOM)

PROVIDES DIRECT COMMUNICATION BETWEEN PERIPHERAL & SEL BUS FIRMWARE PROGRAMMABLE I/O CONTROL GENERATES I/O SERVICE INTERRUPTS (INTERNAL SI)

• TLC - TTY/LINE PRINTER/CARD READER CONTROLLER

MULTIPLEXER CHANNEL (ALL 3 UNITS ACTIVE)
DEDICATED I/O CONNECTOR SLOTS
3 SEPARATE SERVICE INTERRUPTS

# **CONSOLE DEVICES**



- TLC CONTROLLER MODEL 9004 WIRE/WRAP
  - MODEL 9005 COPPER

# MAG TAPE SLOSYSTEM

· 1955年 - 196

MAG TAPE CONTROLLER - MODEL #9012 (W/W)-

#9013 (PC)

- \* 4 UNITS MAX
- \* SELECTOR CHANNEL (ONLY 1 UNIT ACTIVE AT A TIME)
- \* CLASS E 128 KW ADDRESSING
- \* 4096 HALFWORD = 8192 BYTE RECORD LENGTH

LOW SPEED TAPE PROCESSOR - MODEL #9020 -

- \* 4 UNITS (OPTIONAL 8) . 4 CLASSF
- \* MULTIPLEXER CHANNEL (ALL 4/8 ACTIVE)
- \* CLASS 'F' 16 MB ADDRESSING
- \* INFINITE RECORD SIZE

HIGH SPEED TAPE PROCESSOR - MODEL #8050

- CLASS F
- \* 4 UNITS (OPTIONAL 8)
- \* MULTIPLEXER CHANNEL .
- \* CLASS 'F' 16 MB ADDRESSING
- INFINITE RECORD SIZE


- SUPPORTS PERTEC & KENNEDY:

- \*IMBEDDED FORMATTER
- × \*45 IPS TENSION
  - \*75 IPS VACUUM
- 3256 X \*800 BPI (NRZI)
- 3277 × \*1600 BPI (PE)

#### DEDICATED TO STC DRIVES:

- \*75 IPS VACUUM
- \*125 IPS VACUUM
- \*800 BPI (NRZI)
- \*1600 BPI (PE) 1 BIT CORRECT
- \*6250 BPI (GCR) 2 BIT CORRECT
- \* AUTO LOAD & UNLOAD
- \* AUTO & MANUAL DENSITY SELECT

# MAG TAPE SUBSYSTEM



MAG TAPE CONTROLLER - MODEL # 9012 (W/W) # 9013 (PC)


LOW SPEED TAPE PROCESSOR - MODEL # 9020

HIGH SPEED TAPE PROCESSOR - MODEL # 8050

# DISC SUBSYSTEM

MODEL #:	9010 (W/W)	73-9032 (W/W)	9024 DISC PROCESSOR	8055 DP II
CLASS: DEVICE TYPE:	E, 128 KW ADDR  5heads 40, 80, 150, 300 MB		F, 16 MB 80, 300 MB	F, 16 MB 5 MB FHD, 32 MB CMD 80, 300 MHD, 600 FMD
CHANNEL OPERATION:	SELECTOR CHAN (4 UNIT MAX) ALL SAME DEVICES	SELECTOR CHAN (4 UNIT) DUAL PORT ALL SAME	MULTIPLEXER (8 UNIT MAX) DUAL PORT (MIXED DEVICES)	MULTIPLEXER (8 UNIT MAX) DUAL PORT (MIXED DEVICES)
ERROR CORRECTION:	9 BIT ECC	9 BIT ECC	9 BIT ECC	9 BIT ECC

# DISC SUBSYSTEM



DISC PROCESSOR 11 - MODEL # 8055

DISC PROCESSOR - NOBEL # 9024

9-6

#### ICL DEVICE ENTRY FORMAT

YATKI

\*DEVXX\*FCILCASA (,NN) Format #1

where:

IL


defines that the record contains a controller \*DEY definition entry:

XX is the hexadecimal address that will be used by macro level input/output instructions to address the controller.

is a necessary delimiter. Each letter to the 80.00 right of this delimiter represents one X77 2 13 hexadecimal digit (four binary bits). # 1 1 PE

flags used by the CPU for input/output emulation. Presently, this field is always zero.

defines the class of controller being emulated.
Presently, this field can contain one of the following values:



is the hexadecimal interrupt level of the Service Interrupt (1.27, priority levels 1416 through 2316) for the defined controller.

is the havadecimal controller address as defined by the hardware switches on the IOM.

is the lowest hexadecimal device subaddress

used by the ethkroller. This field is
normally sero when more than one device is

| / | configured. SA

denotes potional parameter.

is a delimiter that must be used when more than one device is configured.

is a 2-digit hexadecimal number that specifies the number of devices configured on the controller.

The subaddress (SA) field must reflect the follow-NOTE 1: ing for the Teletype, Line Printer, Card Reader (TLC) controller:


1. Card Reader is subaddress 016.

2. Teletype is subaddress 116.

3. Line Printer is subaddress 216.

# ICL PEVICE ENTRY FORMAT DEVICE STRUM SOLVED


Test, F. ALLO HOLEN TO THE TOTAL CO.



SCRATCHPAD DEVICE BENTRY


LOC 78 IN

Class,




SCRATCHPAD INTERRUPT ENTRY

LOC AØ IN SCRATCHPAD



Total Reader 12 Months Con 1 To

#### SCRATCHPAD DEVICE ENTRY



FLAGS	FLAGS				
BIT	DEFINITION				
<b>00</b>	PROGRAM VIOLATION				
01	NOT ASSIGNED				
02	NOT ASSIGNED				
03	NOT ASSIGNED				

CL	ASS			
	<b>B</b> 1	7S :		DEFINITION
04	0-5	0.6	07	
٥	0	0	0	CLASS 0 - TLC LINE PRINTER
0	0	0	1	CLASS 1 - 'TLC' CARD READER
0	0	1	0	CLASS 2 - TLC' TELETYPEWRITER
0	0	1	1	CLASS 3 - RTOM INTERVAL TIMER
1	1	1.	0	CLASS E' STANDARD I/O CONTROLLERS
1	1	1	1	CLASS 'F' 1/O CONTROLLER

#### INTERRUPT LEVEL

BITS 09-15 PROVIDE THE ONES COMPLEMENT OF THE I/O CONTROLLER INTERRUPT LEVEL

#### PHYSICAL ADDRESS

BITS 17 - 23 PROVIDE THE I/O CONTROLLER (IOM) PHYSICAL ADDRESS, WHICH MUST MATCH THE IOM'S ADDRESS SWITCH CONFIGURATION

#### SUBADDRESS


BITS 28-31 PROVIDE THE SUBADDRESS OF SPECIFIC I/O DEVICE

- NOTES: 1. DEVICE ENTRIES ARE IN SCRATCHPAD ADDRESSES 00-7F.
  - 2. CORRESPONDS TO THE SCRATCHPAD ADDRESS:
  - 3. DEVICE ENTRY SCRATCHPAD ADDRESS CAN ALSO BE OBTAINED FROM THE INTERRUPT TABLE ENTRY, VECTOR FIELD (REFER TO FIGURE \$-50).


Format - Scratchpad Device Entry

~	000	(	SEL	32 S	CRAT	CHPAD LA	YOUT
$\infty$	$\infty$						
						•	
	- 1			•			
	. 1						
	1				n naka . Alama		
	1					1	e de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co
	I				EVICE	ENTRIES	
	I						
	1						
	}						
	}						
	ļ						
		FLAGS	CLASS	INT	LEVEL	PHY	SUB ADDR
	ł	•		•		Andrew Communication	
	ŀ						
	78	0000	0001	1101	1 1 1 1	0111100-0	0000000
	•		٠.			1 44.10 1 3.44	
	75						
	80	INTR	FLAGS	RTOM		VECTOR ADDRES	
	81	INTR	FLAGS		ENTRY	VECTOR ADDRES	5
	82 <u>।</u> 83	MASTER	PROCESS	I IST RAS	RY ADDRESS		
	84	101/101	DEVICE	ENTRY	F WOOKESS	(~70 <del>4</del> )	
	85	ACTIVA	IED INTER		EL COUNTER		
	86	SERIAL	PANEL DA		AY AND CON	TROL AREA	
	ļ	LOCATIO	ONS 86 -	8D, 8E N	IOT USED.		
	1	•			· · · · · · · · · · · · · · · · · · ·		
	3 5						
	8F 90	IDENTI	Y DEVICE	PROTOCO	L RESPONSE	(DRT) ONLY VALID.	FOLLOWING IPL
	91		PSD WOR				
	92	INTR. FL	ATUS WORD		ENTRY	VECTOD ADDDESO	
	93		AGS		ENTRY	VECTOR ADDRESS VECTOR ADDRESS	
	94	INTR. FL	AGS		E VECTOR	S.I. VECTOR ADD	
	1	LOCATION	IS 94 - A	3 USED B	Y I/O CHAN	NEL SERVICE INTERR	
	اد			•			<del></del>
	A3 A4						
		A4 - FF	USED FOR	SYSTEM	AND EXTERN	AL INTERRUPTS.	
	j					•	and the second of the second
	1			1949			
	- 1				•		

#### SCRATCHPAD DUMP





METODIO NOMES ESSENTIALE DE SE



IOM Sel Bus Interface Block Diagram

# IOM





BOARD JUMPERING





the thirty

# TECHNICAL SUPPORT BULLETIN

· 1		The state of the s	
	TITLE Cense!	TS B No.	
ै	TLE Juni	per Configuration 0063	
	Product	Model No.	
	THE THE	Model No. Date	

This TSB contains configuration jumper information for the 9004 TLC and the new Copper 9005 RLC.

To configure transmit priority, one jumper should be installed for the desired priority.

1.5				
-	anemit Priorit	<b></b>	9004	9005
••				3000
			\$ 1 4 CO	35
-	£	<b>316</b>	11-16 223	X1 1-16
	1. 2.3	<b>A1</b> 8	3 : 2-15	X1 2-15
S. Pr	Line old		3-14	
	£1-7 18		. 1 2 - 61 - 62 - 17 - 17 - 17 - 17 - 17 - 17 - 17 - 1	X1_3-14
			1:4-13:22	X1, 4-13
	· · · · · · · · · · · · · · · · · · ·	A1	1.IS-2222	X1 5-12
인남	01-T <b>6</b> A	218	9 <b>6-11</b> 413	X1 6-11
			7-10213	X1 7-10
u, di	· 商业和企业的总			
	E			X1 8-9
	<b></b>	11	7-1-16007	XX 1-16
		11	/ <b>[ 14] 5</b> 070	X2 /2-15
	A-4-77 TATA		)-j=14:22	X3 2-14
		AL	F-13/	X2:4-13
		Als	5-12-13	X2 5-12
	14		) 6-11	X2 6-11
			7-10	x2 7-10
	The same of the sa			
	16	141	9-9	X2 8-9
tre i	17	A20	1-16	X3 1-16
	10	391	2-15	X3 2-15
	到我来说: S. 在作品的 图 2011 [12] [13] \$1 \$25 \$25 \$2 \$2 \$4 \$2 \$2 \$2 \$2 \$2 \$2 \$2 \$2 \$2 \$2 \$2 \$2 \$2	大学でも かいしんべん あきりがしんさい		the second secon
***	19	3 111 V 12 10 - 7 2 CH 17 17 17 17 17	3 3-14	X3 3-14
	20	1.25	4-13	X3 4-13
	* 22	7.21	) <b>5-12</b>	X3 5-12
	^ 22	1.20	7 6-11	x3 6-11
a franch	살다 나는 아무리 중에 나타를 되었다.	and the state of the second		

TSB No.

# To configure receive priority a jumper should be installed for all priorities below the transmit priority.

Receive Priority	9004		9005
	#10 1-1E		- UA 9-18 -
<u>.</u>	C18 2-15		X4 2-15
3,	C18 3-14		X4 3-14
3	C18 4-13		X4 4-13
4	C18 5-12		X4 5-12
5	C18 6-11		X4 6-11
6	C18 7-10		X4 7-10
. 7	C18 8-9		X4 8-9
8	C19' 1-16		X5 1-16
9	C19 2-15		X5 2-15
10	C19 3-14		X5 3-14
11	C19:4-13		XS 4-13
12	C19 5-12		X5 5-12
13	C19 6-11		X5 6-11
14	C19 7-10		X5 7-10
15	C19 8-9		X5 8-9
16	C20 1-16	ger Aller State (1997)	X5 1-16
17	C20 2-15	•	X6 2-15
18	C20 3-14		X5 3-14
19	C20 4-13		X6 4-13
20	C20 5-12		X6 5-12
i e		* · · · · · · · · · · · · · · · · · · ·	X5 6-11
21	C20 6-11	1	90 0-77

AND MARKET AND A STATE OF

Principal Material Control of Con

e al castel, en l'este paper répet par les papes (per castelles de la castelle de l'este de la castelle de l'este de la castelle de l'este de la castelle de

0063

The band rate for the console device is selected as follows:

9005

BAUD- RATE	REX	CODE	X	8	×	9	X10	
	X8 )	(9 X10	1234	5678	1234	5679	1234	5678
110	10 1	17 2C	0001	000x	0001	0111	XOIX	11 XX
150	10 6	7 24	0001	000 X	0110	0111	XOLX	01XX
300	20 9	E 48	0010	OCOX	1001	1110	X10X	10 XX
600	40	79 20	0100	X000	0111	1001	XOlX	00XX
900	80	7 40	1000	000X	1101	0111	XTOX	OUXX
1200	80 8	6 40	1000	OOC X	1110	0110	*X10%	COXX
1600	02 1	25 00 EC	0000	001%	1101	1011	XOCX-	OCXX
2400	02 5	00 0	0000	001%	0101	1101	XOOX	XXOC
3600	04	3A 00	0000	010X	0011	1010	XOOX	00 XX
4200	04 1	2 00	0000	010X	1111	0010	XOOX	00 XX
7200	C8 e	C 00	0000	100%	10110	1100	XOCX	OOXX
9600	08 0	C 00	0000	100%	1100	1100	XOOX	00XX

C C

0 = 0

care

9004

BAUD	HE	X C	DDE	\$ W	N1	13	12	21	3
RATE	N1	H2	N3	123	4 5678	1234	5478	1234	5679
110	<b>X7</b>	80	33		> 0111	1000	0000	0011	0011
150	X5	80	58	1	0101	1000	0000	0101	1011
300	XX	40	B6		1010	0100	0000	1011	0110
600	X4	20	60		. 0100	0010	0000	0110	1101
900	XS	10	F3		1000	0001	0000	1111	0011
1200	XS	10	DA		1000	0001	0000	1101	1010
1600	XO	08	E7		0000	0000	1000	1110	0111
2400	XO	08	75	- , -	0000	0000	1000	0111	0101
3600	XO	04	2E		0000	0000	0100	0010	1110
4800	CX	04	Ελ		0000	0000	0100	1110	1010
7200	XO	02	5C	(1) T. (1)	0000	0000	0010	0101	1100
9600	xo	02	D4	I	> 0000	3000	0010	1101	0700

\*

The Information contained herein is of a proprietary neture and is not necessarily abstracted from approved or proposed SEL documentation. Therefore, no representation is made as to its accuracy nor will there be any assumption of liability by SEL for damages arising from its use.

9004


# BAUD RATE SWITCH SETTINGS FOR THE $\underline{\mathsf{TLC}}$ ICM (WIREWRAP)

	SWITCH N1	Switch N2	SWITCH N3	
BAUD RATE	POSITIONS 12345678	POSITIONS 12345678	POSITIONS 12345678	
110	00**0111	10000000	00110011	
150	00**0101	10000000	0;011011	
300	00**1010	01000000	10110110	
600	00**0100	00100003	01101101	
900	00**1000	00010000	11110017	
1260	00**1000	00010000	11011010	
1300	0000	00001000	11100111	
2400	00**0000	00001000	01110101	
3600	00**0000 .	00000100	00101110	
4300	00**000	00000100	11/01010	
7200	00**0000	00000010	01011100	
9600	00**0000	00000010	11910100	
MODES POSITION POSITION		<u>ent</u>		

### SEL BUS PRIORITY ENABLE JUMPER CONNECTIONS

The sockets that are to be jumpered for SEL Bus priority are located on the SEL Bus terminator circuit card with coordinates: S1, S2, S3. When an IOM or MBC is installed, the appropriate jumper points are left OPEN (NOT JUMPERED).

As an example, the following assignments are made for a given system; and the jumpered sockets would result, as is illustrated for SI, S2, and S3.



\* S1 is a 14 pin DIP socket; S2 & S3 are 16 pin DIP sockets.

PICTORIAL ILLUSTRATION OF S1, S2, S3 JUMPER SOCKETS ON SEL BUS TERMINATOR CIRCUIT CARD

NOTE: EXAMPLE ONLY

### NON-STANDARD IOM CONFIGURATION

#### MAG TAPE IOM:

DEVICE ADDRESS
PHYSICAL ADDRESS
SEL BUS PRIORITY
S.I. PRIORITY
TCW DED. LOC.

IVL DED. LOC.

1A8
1E8
10CD DED. LOC.

840

CALCULATE TOW & IVL ADDRESS FOR ANY INTERRUPT GREATER THAN 23:

EX: INT LVL 3A (HEX)


- 14 SUBTRACT 14 (HEX)

26 (HEX)

010 0110

+ 4 0 ADD 40 (HEX)
1 E 8 (HEX) IVL DED. LOC.

# ICL DEVICE ENTRY: \*DEVOO=0E3A0A00



CALCULATE THE IOCD ADDRESS FOR ANY INTERRUPT GREATER THAN 23:

EX: INT LVL 3A (HEX)

- 14 SUBTRACT 14 (HEX)

26 (HEX)

010 0110

SHIFT ANSWER LEFT 3 PLACES

0001 0011 0000 (MULTIPLY BY 8)

+ 7 1 0 ADD 710 (HEX) 8 4 0 (HEX) IOCD DED. LOC.

#### PROBLEMS:

- 1) TCW ADDR = IVL ADDR FOR INT LVL 2A
- 2) IOCD ADDR dedicated for something else?

### THE REPORT WAS THAT IN A TEMPONI

THE RESERVE STATES

一起解例表。例如第 YTIAULAN ... TOU SET, COU . Did Jaki Jes

SECRETAL AND SHIP Settanial, was used .00.1 499 T.M.

TARREST AND THE STATE OF THE ST



被刑 网络克 为非 计数语数 破美一行

THE ENGLISHED WITH PURE LINE

The second second section in

#### NON-STANDARD IOM CONFIGURATION WORKSESSION

#### ROBLEM:

- 1) CONFIGURE THE M/T IOM USING ANY INTERRUPT LEVEL GREATER THAN 3F
- 2) USE A DEVICE ADDRESS OF 00
- 3) JUMPER THE PHYSICAL ADDRESS TO OA
- 4) JUMPER SEL BUS PRIORITY FOR 03
- 5) GENERATE THE PROPER ICL ENTRY FOR CONFIGURATION OF 4 DEVICES ON THE CONTROLLER.
- 6) WRITE A THUMB-IN TO 'WRITE' TO THE TAPE DRIVE THAT IS PHYSICAL UNIT #2.

#### MILLIME

- TO THE ASPECIAL LIGHTS TWENTY FOR SHEAD INC. THE SHEAD THE
  - 21 WE A DEVICE ADDRESS OF DR.
  - AD BY THE BURNEY BY SHIPS IN
    - THE STATE OF THE STATE OF
- a la la casa ser da captara e se recitaren iran gan gutur 1900 batue 1900 en 1900 en 1900 en 1900 en 1900 en 1
  - the rest courses of the party party as of their at the protect by the



#### WORKSESSION

### Input/Output Microprocessor (IOM)

#### Objectives:

This worksession will help to reinforce your knowledge of the IOM. It may also make you aware of some features of the IOM that are not obvious. This worksession may also stimulate questions that you may bring up in class on points that you do not understand.

#### Referenced Reading:

- 1. 32/70 System Architecture Course Student Workbook.
  - A. Microprocessor, Functional Block Diagram
  - B. SEL Bus Interface Block Diagram
- 2. SEL 32 Series Computer Tech. Manual, Pgs. 1-9 and 1-10, 3-20 thru 3-31.
- 1. How many input data lines are there from the device logic to the Microprocessor?
- 2. How many data input lines are there to the Microprocessor from the SEL Bus?
- 3. What locations in memory are reserved for Input/Output Command Doublewords (IOCD)? 700-778
- 4. What is the major difference between a Class 0,1,2 IOCD and a Class 'E' IOCD?

  First Code TCW
- 5. When is an IOM's SEL Bus Priority zero?

  DRT response to CPU

What normally causes a "Service Interrupt?" to be generated by an IOM? 16 There is a substitution of the substitution Termination I

What is the difference between Interrupt Level and 7. SEL Bus Priority? Interpret is for CPU source services

Contention for SEV 100 Local Energy of \*DEVOS-0E160800.04

- - What Device Address would be used to issue and too CD 'Write' command to drive #2? Device of

Ledding Bases and

- b) What is Drive \$2 s.T. priority The state of the second state of the second state of the second s
- List the 3 functional areas of an IOM and give a brief description of the function of each.

  Microprocessor Device Introduce. SEL BUS
- What does the IOM place on the Data Bus when performing a Memory Read? The physical Address of requesting

THE PARTY OF THE P

THE STANDARD WAS LIKE THE STANDARD OF THE CONTROL OF


the device

**DAY 10** 

SECTION 10

CLASS 'F' PROGRAMMING


or worrest



#### CLASS 'F' I/O:

- DMA, 16 MB ADDRESSING', 65 KB TRANSFERS, INFINITE RECORD LENGTH CAPABILITY (DATA CHAINED IOCL CMDS).
- INTELLIGENCE TO PERFORM CONTROL OF MULTIPLE I/O ACTIONS FOR COMPLEX I/O PROCESS
- CLASS F MACRO INSTRUCTION SET PROVIDES FOR ADDRESSING 128 CHANNELS WITH EACH HAVING 255 SUBADDRESSES (DVC'S).
- DYNAMIC STATUS POSTING IN ASSIGNED AREAS OF MEMORY FOR DIRECT VIEWING.
- CLASS F MACRO INSTRUCTION SET HAS A STANDARD I/O PROTOCOL FOR ALL CLASS F PROCESSORS.
- CLASS F: TAPE PROCESSOR DISC PROCESSOR

I/O INTERRUPT PROCESSING



The section of the supplied to the section to the section of the s


TO THE REPORT OF THE PROPERTY

CONTRACTOR OF THE MUNICIPAL ASSESSMENT AS A CONTRACT OF THE MUNICIPAL OF T

THE ALL A

FORT TO HE BOARD TO BOARD .

## CLASS 'F' DEVICE ENTRY FORMAT



### CLASS FOR YEAR BONES FOR THE

### CLASS F I/O

INSTRUCTION FORMAT

All Class F I/O instructions will be in the following format:

			55.85															
				4 ( )		-	ALI	6	T							-		7
			1	_				_		<b>.</b>			6.00					. 1
. 0	CODE	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		<b>7</b>	SUE O		CO				ANNE	•			MAN	DORES		
11.1.1	. 1 . 1	11	, , ,		1. 1		11.	1 .1	10	13.				1.6	100			
													Constitution of the last					. البين
0 1 2	2 3 4		. 6	77 6	8 10	11 12	· 10 10 10 10 10 10 10 10 10 10 10 10 10	14 11		17	15 19	20.7	N 22	23 ZI	₹ <b>.</b>	27 28	29 20	31

Op Code bits 0-5 and Aug Code hits 13-15 nucl contain ones. The R field (bits 6-6) if nonzero, specifies the general-register whose contents will be added to the channel and subaddress field bits 16-31 to form the logical channel and subaddress. If R is specified as zero, only the channel and subaddress fields will be used. The format of the computed logical channel and subaddress is:

Į,	LOGICAL CHANNEL STANDAR	ESS
,		1
	0 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	20 30 31

The subaddress will be ignored by the channel if the operation does not apply to a controller or davice.

The sub op field bits 09-12 specify the type of operation that is to be performed as described below:

#### BITS 09-12 SUB OP 0 0 0 0 - X'0' Unassigned Unassigned START 1/0 (SIO) 0 0 0 1 - X'1' 0 0 1 0 - X'2' TEST I/O (TIO) STOP I/O (STPIO) RESET CHANNEL (RSCHNL) HALT I/O (HIO) GRAB CONTROLLER (GRIO) 0 0 1 1 - X'3' 0 1 0 0 - X'4' 1 - X'5' 0 1 1 - 1'6' 1 0 0 0 - X'8' RESET CONTROLLER (RSCTL) 1 0 0 1 - X'9' ENABLE WRITE CHANNEL WCS (ECWCS) Unassigned WRITE CHANNEL WCS (WCWCS) ENABLE CHANNEL INTERRUPT (ECI) 0 1 0 - X'A' 0 1 1 - X'B' 0 0 - X'C' 1 1 1 1 0 1 1 1 1 0 1 1 1 1 - X'D' DISABLE CHANNEL INTERRUPT (DCI) ACTIVATE CHANNEL INTERRUPT (ACI) DEACTIVATE CHANNEL INTERRUPT (DACI) - X1E1 1 1 - X'F'

#### NOTES


- 1. Channel must be ICL'd as Class F.
- 2. EXR, EXRR, and EXM may not be used.
- 3. Must be in PSD mode.
- 4. CCs must be tested after each instruction.
- 5. CD, TD, EI, DI, AI, DAI, and RI cannot be executed to Class f channel.

#### CLASS F CONDITION CODES

The condition codes will be set for the execution of all Class F I/O instructions and indicate the successful or unsuccessful initiation of an I/O instruction. The condition codes can be set by the CPU, for channel busy and inoperable or undefined channel, or by the information passed directly from the channel. The assignments for the condition codes are:

CC1	CCS	<u>CC3</u>	<u>cc4</u>	
0	0	0	0	REQUEST ACTIVATED, WILL ECHO STATUS CHANNEL BUSY
0	0	1	0	CHANNEL INOPERABLE OR UNDEFINED SUBCHANNEL BUSY
0	1	0	0	STATUS STORED UNSUPPORTED TRANSACTION
0	1	1	0	UNASSIGNED UNASSIGNED
1	0	0	1	REQUEST ACCEPTED AND QUEUED, NO ECHO STATUS UNASSIGNED
1	0	1	1	UNASSIGNED UNASSIGNED UNASSIGNED
1	i	Ŏ	0	UNASSIGNED UNASSIGNED
i	i	i	ĭ	UNASSIGNED

Although 16 encoded conditions are possible, only the assigned patterns will occur.



#### BIT ASSIGNMENTS IN THE COMMAND ARE:

X	X	X	X	0	0	0	0	CHANNEL CONTROL
M	M	M	M	0	1	0	0	SENSE
X	X	X	X	.1	0	0	0	TRANSFER IN CHANNEL
M	M	M	M	1	1	0	0	READ BACKWARD
M	M	M	M	M	M	0	1	WRITE
M	M	M	M	M	M	1	0	READ
M	M	M	M	M	M	1	1	CONTROL

#### FLAG BIT ASSIGNMENTS ARE:

1	0	0	0	0	0	DATA CHAIN
0	1	0	0	0	0	CMD CHAIN
0	0	1	0	0	0	SUPPRESS INCORRECT LENGTH
0	0	0	1	0	0	SKIP
0	0	0	0	1	0	POST PROGRAM CONTROLLED INTERRUPT


#### C. BIT ASSIGNMENTS ARE:

BIT 30	BIT 31	
0	0	BYTE 0 OR FULLWORD
0	1	BYTE 1 OR FIRST HALFWORD
1.	0	BYTE 2 OR DOUBLEWORD*
1 '	1	BYTE 3 OR SECOND HALFWORD

<sup>\*</sup>IF DOUBLEWORD IS INDICATED TO A CHANNEL, AMBIGUOUS RESULTS MAY OCCUR.

Input/Output Command Doubleword (IOCD)


# CLASS IS 'SIQ' FLOW



1/0 Control Words (Class F)

213 TO GOO! TELL ERROUGH BUTATE TAND

## CLASS F'SIO' SEQUENCE



EACH I/O HANDLER HAS A SCRATCHPAD AREA IN MAIN MEMORY WHERE THE HANDLER KEEPS TRACK OF THE DEVICE CHARACTERISTICS SUCH AS MODEL, TYPE OF RECORDING (NRZI, PE, etc.), AND ALSO EACH DEVICE'S STATUS ADDRESS.

MODEL

RECORDING, NRZI, PE, SEC

STATUS ADDRESS DEV. 0

STATUS ADDRESS DEV. 1


STATUS ADDRESS DEV. 2

STATUS ADDRESS DEV. 3

THE FIRST TIME THE HANDLER (SDITWARE) EXECUTES AN I/O INSTRUCTION TO A DEVICE. THE 1ST 10CD IN THE I/O COMMAND LIST CONTAINS THE INITIALIZATION BUFFER ADDRESS (SCRATCH-PAD AREA).

2007 12 12 13 13 13 13 13 13 13 13 13 13 13 13 13	208 NOTABLES
EXAMPLE:	Company of the property of the comments of the property of the company of the com
1ST IDGD CMA	THIT BUF ADDRESS ( 1 7 27
FLAGS	200 21767 12562
The state of the s	SOTATE REAL PATA ADDRESS 11-
FLAGS	BYTE XER (QOLD)T

WHEN AN INTERRUPT REQUESTION SENT TO THE CRUEFROM THE I/O CHANNEL, THE CPU DOES MOT KNOW WHICH DEVICE IS SHARED REQUESTING. THE CHANNEL SENTERRUPT LEVELS IS SHARED BY ALL DEVICES ON THE CHANNEL DURING THE SEL BUS AICT, ICT SEQUENCE THE CHANNEL SENOS THE REQUESTING DEVICE STATUS ADDRESS ON THE DATA BUSINITHIA DRT.



THE CPU STORES THE DEVICE STATUS ADDRESS
IN THE ICB (WORD 6)

	ICB
WORD 1	OLD PSD1
WORD 2	OLD PSD2
WORD 3	NEW PSD1
WORD 4	NEW PSD2
WORD 5	SOL ADDRESS
WORD 6	I/O STATUS ADDRESS

THE I/O HANDLER CAN NOW ACCESS THE DEVICE STATUS USING THE STATUS ADDRESS IN THE ICB.

DEVICE STATUS IS AS FOLLOWS:

WORD	1	SUB	ADDR	REAL IOCD	ADDR
MODI	2	ST	ATUS	BYTE CO	INT
HUND	-	CHAN	DEVICE	<b>71.5</b>	



ing the second of the second o



of their Pip of 340 COURSE-REVIEW (t) a mi dies think the substant of wind alvert off erect

What extended functions are available on the Serial Panel?

Resolution (20m Sec)

Lawrence august and the Color of the first the surround of the

2. How can PSD2 be displayed on the Serial Panel? Parallel Read E

sponson wind workfor in Scratchpade to Register.

What are the 4 modes of memory addressing used in the mapped man-cuteded - Limited 12000 per task (instructions operands) or vision is proposed extended in IMB/task (Stirst mp Rayer) unapped extended in 100 mB is (instructions below 128km) Ulimapped mon-extendent - Limited 128km total (instructions below

4. How many bits are in the 'Program Counter' portion of the PSD? 13-29 = 176K

12. How to an IPL IOUD formed? What do the fluite means the particular participant for the first

The state of the state of

And South 5. What is the purpose of the SEA instruction?

Discovery Anidam Set Charles addicary

This year of the first at the first action of t

What bir in PSDI indicates Mapped Mode?

艺工"恋性

is. What is the Bissi Mode Tinunit Index will it acute

7. On execution of a TD4000, where would IOM status be found?

His your grown yourse

with south the

The Emailian Codes of PSW, PSD

Volte in manary is the dedicaged IVL for Makery Parity It of Machine Charle Traps

8. What field in a CD instruction tells the CPU where to locate the Device Entry in Scratchpad?

Device Address Field Logical Address

9. When executing of TD2000, where is device status stored in Memory? At location specified by TCW deducated location for that device

- 10. Where in Scratchpad is the 'IPL' Device Entry stored?
- 11. How do we determine where a Device Interrupt entry is located in Scratchpad?

  11. How do we determine where a Device Interrupt entry is located in Scratchpad Location

12. How is an IPL IOCD formed? What do the fields mean?

By CPU firmware word 1 + 8-7 (mmand 8-29 Rew Date Adde 30,31 = C bits

15 60 7 FF F Community word = 30-36 Flags 16-31 Byle Wer Count

13. If a trap occurs with CPU traps enabled, where would the CPU Status Word be located? If traps are not enabled, where would the CPU Status Word be located?

Enabled traps the CPU Status would be located 5th word of TCB. Traps Disabled the CPU status would be located 5th word located 538.

- 14. What is the BLOCK MODE TIMEOUT TRAP? When will it occur?

  A watch dog timer. A wait instruction is petermed with intertupts blacked or if more than 128 instructions are executed with interrupts blacked
- 15. Where in memory is the dedicated IVL for Memory Parity Trap? Machine Check Trap?

088 Momory Parity Trap IVL 184 Machine Check Trap

10-13

- 16. What type of trap occurs when an unpriveleged program tries to write into a protected area of memory?

  Privelege Violation Trap 198
- 17. What causes a System Check Trap? Software failure that attempted to force the CFU into an illogical sequence.
- 18. What causes a Machine Check Trap? [Initial Power-Up)

  Hardware / Firmware failure that occurred during
  an interrupt or context switch.

  PSS-7 PSS
- 19. What happens if the PSD Traps are not enabled and a trap condition occurs? The CPU will half 530 540 will contain info\_
- 20. In the PSD Mode, if the CPU Trap Halts, can you find out why? What information is available? yes.

  The type of trap is displayed and by checking the OLD PSD the location (or priving location) of instruction that caused trap and CPU status word provide More specific into,
- 22. Write a 'READ CPU STATUS' instruction into Register Zero.

  0009 0002 RD575; NoOp

  CPU Status a Reg 9
- 23. What is the IVL for the REAL TIME CLOCK? Power Fail?

24. What function does the 'SVC' instruction perform? Supervise Call

Causes a pseudo trap, it similarly vertor is grabbed

from a table, price a specific trap subscortace

(an use proceed instructions in non-privileged mode

25. Which Traps do not Halt the CPU if they occur and are not enabled?

Supervisor Call Arithmetic Exception

(all Windows

Console Interrupt

26. How can the 32/75 CPU be put into the PSW Mode?

By using the Set CPU mode or changing a jumper on the CPU C Bourd.

Set 15+ 10

27. You have a requirement to install an external interrupt, the 4th RTOM in your system has the LDVINTRØl line available. What would be the physical pin on the backplane to connect to and what ICL interrupt entry would you generate?

28. What jumpers must be in L24 CPU 'C' board for 75 Mode and Parallel Control Panel?

29. What component of the system has the highest SEL Bus priority? The lowest? CPU; CPU 33

30. What are the field assignments on the Destination Bus for a DRT?

31. What is the Tag Line configuration for an MRT?

- 32. When in the Mapped Mode, does the 'Program Count' in PSDI give you the real memory address of an instruction? Why?

  No. The address is modified by PSDR. Gives Logical Address

  PC is only 17 bits
- 33. In the Mapped Mode, do programs have to be in contiguous memory? Why? No. The MAP Registers specify correct Sequence of 8kw Blocks
- 34. What is the minimum amount of memory a program is allocated in the Mapped Mode?  $8k\omega$
- 35. What is the minimum amount of memory that can be WRITE protected at any given time?

  8KW mapped

  512KW Non mapped
- 36. When is the "BPIX" used in PSD2? Gets used in mapping mode determined by Borrow Bit

  Used only once when loading mPX (0.5.)
- 37. How is the CPU put into the Mapped Mode?

  By Load Program Status Doubleword Change Map

  32,33 of PSD
- 38. How can you examine the contents of the CPU Map Registers?

  Xfor Map Reg
- 39. How many bits are used in one Map Register entry (8KW MAP IMAGE)? What are they?

9 msB Address -9

40. Class 'F' I/O operations using the DATA CHAIN flag in several IOCD's involves how many records?

1 Record 00 length

THE STREET SECTION OF THE PROPERTY OF THE SECTION O

Branch and the secretary and the second was provided the second of the s

# SECTION 11

# MISCELLANEOUS INFORMATION.


Q


er Monoge


0


# TROUBLESHOOTING

## FLOWCHART













# S.E.L. 32 TROUBLESHOOTING FORM

MAILIE							
WEEK		DAY_		IME EX	PENDED		
TROUBLE	E WAS:	BOARD_		CHI	.P		
SYMPTON	MS:	•					•
				.*		•	
	•						
	•				·		
	•						
TEST &	MAINT	ENANCE	ROUTINES	USED 1	O FIND	PROBLEM:	: _
	•		•				
			•				

STUDENTS COMMENTS:

• . • 

# S.E.L. 32 TROUBLESHOOTING FORM

NAME						
WEEK_	DAY_	1	IME EXP	ENDED_		
TROUBLE	WAS: BOARD		CHIP			
SYMPION	1S :			•		
	•		.*		•	
	•					
	•					•
TEST &	MA INTENANCE	ROUTINES	USED TO	FIND	PROBLEM:	-
	•					
			•			

STUDENTS COMMENTS:

• -• . . .

# S.E.L. 32 TROUBLESHOOTING FORM

NAME						
WEEK	DAY		IIME EXP	ENDED_		
TROUBL	E WAS: BOARD		CHIP			
SYMPTO	MS:					
			.•		•	
	•					
	•					
TEST &	MA INTENANCE	ROUTINES	USED TO	FIND	PROBLEM:	-
	•					

STUDENTS COMMENTS:

• . 

## S.E.L. 32 TROUBLESHOOTING FORM

NAME							
WEEK		DAY_		IME EXP	ENDED_	· · · · · · · · · · · · · · · · · · ·	
TROUBLE	E WAS:	-		CHIP			
SYMPTON	1S :	•		_			
				·			
			. •			•	
				٠		•	
TEST &	MAINT	ENANCE	ROUTINES	USED TO	FIND	PROBLEM:	

STUDENTS COMMENTS:

11-9

• · • •

# ABBREVIATIONS

• . .

#### LIST OF ABBREVIATIONS

ADS ASYNCHRONOUS DATA SET, USED TO INTERFACE COMMUNICATIONS TERMINALS AND MODEMS TO THE SYSTEM.

AICT ADVANCE INTERRUPT CONTROL TRANSFER. SELBUS.

ALIM ASYNCHRONOUS LINE INTERFACE MODULE, IS A GPDC, USED TO INTERFACE COMMUNICATIONS DEVICES TO THE SYSTEM.

ANALOG DIGITAL INTERFACE, INTERFACES REAL TIME PERIPHERALS (RTP'S) SUCH AS ANALOG TO DIGITAL, DIGITAL TO ANALOG, CONVERTERS, ETC. TO THE SYSTEM.

ALU ARITHMETIC LOGIC UNIT.

ANSI AMERICAN NATIONAL STANDARDS INSTITUTE.

ARSTX ADVANCE READ STATUS TRANSFER, IS A SELBUS TRANSFER.

BLIM BINARY SYNCHRONOUS LINE INTERFACE MODULE, USED TO INTERFACE COMMUNICATIONS DEVICES TO THE SYSTEM.

BOT BEGINNING OF TAPE.

BPI BITS PER INCH, NUMBER OF BITS PER INCH ON MAG TAPE.

BPIX BASE PROCESS INDEX, 32/75 PSD2.

CALM CALL MONITOR, USED IN SOFTWARE TO COMMUNICATE WITH THE REAL TIME MONITOR (RTM).

CC CONDITION CODE. FOUR BITS IN THE PSW.

DC CARTRIDGE DISC OR COMMAND DEVICE (INSTRUCTION).

CDC CARTRIDGE DISC CONTROLLER, IS AN IOM.

CE CUSTOMER ENGINEER.

CR CARD READER, READ PUNCHED CARDS.

CMOS CAPACITOR METAL OXIDE SEMI-CONDUCTOR.

CPIX CURRENT PROCESS INDEX. 32/75 PSD2.

CROM CONTROL READ ONLY MEMORY, USUALLY THE FIRMWARE FOR A MICROPROCESSOR.

CP CARD PUNCH, PUNCHES HOLES IN CARDS.

CPC CARD PUNCH CONTROLLER, GPDC.

CPM CARDS PER MINUTE. SPEED OF CARD READER.

CPU CENTRAL PROCESSING UNIT, USED TO CONTROL THE ENTIRE SYSTEM.

CRC CYCLICAL REDUNDENCY CHECK, PARITY CHECK CHARACTER ON NINE LEVEL (9 TRACK) MAGNETIC TAPE.

CRT CATHODE RAY TUBE, USED AS OPERATOR CONSOLE OR COMMUNICATIONS TERMINALS.

CYL CYLINDER, TERM USED WITH DISC DEVICES.

DCC DEVICE CONTROLLER CHANNEL. USED TO IDENTIFY DEVICES DURING SYSGEN.

DRT DATA RETURN TRANSFER. SELBUS.

DSS DEVELOPMENT SUPPORT SYSTEM.

ECC ERROR CORRECTION CODE. MOVING HEAD DISC.

ECL EMITTER COUPLED LOGIC.

ECO ENGINEERING CHANGE ORDER.

EOT END OF TAPE.

FCB FILE CONTROL BLOCK. SOFTWARE.

FIXED HEAD DISC, HEADS ARE ELECTRONICALLY SELECTED TO DESIRED TRACK.
THERE IS A FIXED READ/WRITE HEAD FOR EACH TRACK. MAGNETIC STORAGE
DEVICE.

FM FREQUENCY MODULATION, ALSO FILE MARK ON MAG TAPE.

FPU FLOATING POINT UNIT, USED TO PERFORM HIGH SPEED ARITHMETIC COMPUTATIONS.

FXD FULL DUPLEX. COMMUNICATIONS TERM.

GPDC GENERAL PURPOSE DEVICE CONTROLLER, USED WITH THE GPMC.

GPIO GENERAL PURPOSE INPUT OUTPUT MICROPROCESSOR.

GPMC GENERAL PURPOSE MULTIPLEXING CONTROLLER, USED TO CONTROL UP TO SIXTEEN GPDC'S.

HSD HIGH SPEED DATA INTERFACE, USED TO INTERFACE HIGH SPEED DEVICES TO THE SYSTEM. SUCH AS ANOTHER COMPUTER.

HXD HALF DUPLEX. COMMUNICATIONS TERM.

IBL INTER-BUSS LINK. USED TO CONNECT TWO SELBUSSES.

ICB INTERRUPT CONTEXT BLOCK, OR INITIAL CLEAR BUS.

ICL INITIAL CONFIGURATION LIST. USED TO DEFINE THE PHYSICAL SYSTEM EN-VIRONMENT TO THE CPU. STORED IN CPU SCRATCHPAD. ICT INTERRUPT CONTROL TRANSFER. SELBUS.

IOCB INPUT OUTPUT COMMAND BLOCK.

IOCD INPUT OUTPUT COMMAND DOUBLEWORD.

IOCL INPUT OUTPUT COMMAND LIST.

IOM INPUT OUTPUT MICROPROCESSOR. USED TO CONTROL I/O DEVICES.

IPL INITIAL PROGRAM LOAD. USED TO LOAD PROGRAMS INTO THE SYSTEM

FROM AN INPUT DEVICE.

IPS INCHES PER SECOND ( TAPE SPEED ).

IRG INTER RECORD GAP. MAG TAPE.

LED LIGHT EMITTING DIODE.

LP LINE PRINTER.

LPM LINES PER MINUTE.

LRC LONGITUDINAL REDUNDINCY CHECK. TRACK PARITY-ON TAPE.

LSB LEAST SIGNIFICANT BIT.

LSI LARGE SCALE INTEGRATION.

MBA MEMORY BUS ADAPTER. USED TO CONNECT A SELBUS TO REMOTE MEMORY.

MBC MEMORY BUS CONTROLLER. CONTROLS MEMORY MODULES.

MDF MONITOR DISTRIBUTION FILE. SOFTWARE.

MHD MOVING HEAD DISC. DIRECT ACCESS DEVICE.

MIA MEMORY INTERFACE ADAPTER. SAME AS MBA.

MID MAP IMAGE DESCRIPTOR, 32/75 MEMORY MANAGEMENT COMPONENT.

MIOP MULTIPLEXING INPUT OUTPUT PROCESSOR. USED TO CONTROL VARIOUS TYPES

OF I/O CONTROLLERS ON A TIME SHARING BASIS.

MIU MEMORY INTERFACE UNIT.

MOS METAL OXIDE SEMI-CONDUCTOR.

MPE MEMORY PARITY ERROR.

MPL MASTER PROCESS LIST. LOCATIONS 784 THRU 7FC. (32/75) -

MPX MAPPED PROGRAM EXECUTIVE. 32/75 OPERATING SYSTEM SOFTWARE.

MRLT MEMORY READ AND LOCK TRANSFER. SELBUS

MRT MEMORY READ TRANSFER.

MSD MOST SIGNIFICANT DIGIT.

MTF MAGNETIC TAPE FORMATTER

MUX MULTIPLEXOR. USUALLY A CHIP THAT SELECTS ONE OF SEVERAL INPUTS AND

SENDS IT TO THE CHIP'S OUTPUT.

MSDL: MAP SEGMENT DESCRIPTOR LIST. 32/75 MEMORY MANAGEMENT.

MTU MAGNETIC TAPE UNIT.

MWT MEMORY WRITE TRANSFER. SELBUS.

PCB PRINTED CIRCUIT BUARD.

PDX PROGRAM DEVELOPMENT EXECUTIVE.

PE PHASE ENCODED. A TYPE OF MAGNETIC RECORDING USED ON TAPE.

PFS POWER FAIL SAFE.

PLO PHASE LOCK OSCILLATOR. USED IN DISC DEVICES.

PROM PROGRAMMABLE READ ONLY MEMORY. ROM CHIP.

PSD PROGRAM STATUS DOUBLEWORD. 32/75

PSW PROGRAM STATUS WORD. 32/55

PTR PAPER TAPE READER.

PTRP PAPER TAPE READER AND PUNCH.

OC QUALITY CONTROL.

RAM RANDOM ACCESS MEMORY. SOLID STATE DEVICE (CHIP).

ROM READ ONLY MEMORY. SOLID STATE DEVICE.

RPU REGIONAL PROCESSING UNIT.

RSTX READ STATUS TRANSFER. SELBUS.

RTOM REAL TIME OPTION MODULE. USED TO HANDLE INTERRUPTS.

RTM REAL TIME MONITOR, 32/55 SOFTWARE OPERATING SYSTEM.

SCPI SYSTEM CONTROL PANEL INTERFACE. AN IOM.

SDC SEGMENT DESCRIPTOR COUNT. 32/75 MEMORY MANAGEMENT COMPONENT.

SDF SYSTEM DIRECTORY FILE. USED DURING SYSGEN.

SDI SERIAL DATA INTERFACE.

SDS SYNCHRONOUS DATA SET.

SEC SECTOR ON A DISC.

SI SERVICE INTERRUPT. OCCURS WHENEVER A DEVICE TERMINATES.

SLIM SYNCHRONOUS LINE INTERFACE MODULE, COMMUNICATIONS TERM. IS A GPDC.

SYSGEN SYSTEM GENERATION. SOFTWARE SYSTEM BUILT ON DISC.

TAW TRANSFER ADDRESS WORD.

TCW TRANSFER CONTROL WORD. HAS TRANSFER COUNT AND DATA ADDRESS.

TLC TELETYPE, LINE PRINTER, CARD READER, CONTROLLER.

TSA TASK SERVICE AREA. SOFTWARE TERM.

TSB TECHNICAL SUPPORT BULLETIN. CUSTOMER SERVICE.

TSM TERMINAL SERVICES MANAGER. SOFTWARE, USED WITH MPX FOR TERMINAL SUPPORT.

TSS TERMINAL SUPPORT SYSTEM. SOFTWARE, USED WITH RTM FOR TERMINAL SUPPORT.

TTY TELETYPE TERMINAL.

UART UNIVERSAL ASYNCHRONOUS RECEIVE AND TRANSMIT. (CHIP)

VFO VARIABLE FREQUENCY OSCILLATOR.

VLSI VERY LARGE SCALE INTEGRATION.

VRC VERTICAL REDUNDANCY CHECK. BYTE PARITY ON MAG TAPE.

WCS WRITABLE CONTROL STORAGE. CPU OR I/O MICROPROCESSOR.

WDOT WORD DATA OR ORDER TRANSFER. SELBUS.

## GLOSSARY OF BUZZ WORDS

A

## ACCESS TIME

-The time interval between the request for information and the instant this information is available.

## ACCOUNTING MACHINE

- 1. A keyboard actuated machine that prepares accounting records.
- 2. A machine that reads data from external storage media, such as cards or tapes, and automatically produces accounting records or tabulations, usually on continuous forms.

## ACCUMULATOR

A device which stores a number and which, on receipt of another number, adds the two and stores the sum.

## ACCURACY

The degree of freedom from error, that is, the degree of conformity to truth or to a rule. Accuracy is contrasted with precision. For example, four-place numerals are less precise than six-place numerals, nevertheless a properly computed four-place numeral might be more accurate than an improperly computed six-place numeral.

## ACK

Acknowledge message sent upon a communication link to indicate the reception of correct data. Used with error detectors in block and tree codes.

#### GLOSSARY OF BUZZ WORDS

## A (Cont'd)

## <u>ADAPTER</u>

A device used to effect operative capability between different parts of one or more systems or subsystems.

## **ADDER**

Switching circuit that combines binary bits to generate the Sum and Carry of these bits.

## ADDKESS

An address is a coded instruction designating the location of data or program segments in storage. The address may refer to storage in registers or memories or both. The address code itself may be stored so that a location may contain the address of data rather than the data itself. This form of addressing is common in microprocessors.

Addressing modes vary considerably because of efforts to reduce program execution time.

#### ADDRESS FORMAT

- The arrangement of the address parts of an instruction. The expression "plus-one" is frequently used to indicate that one of the addresses specifies the location of the next instruction to be executed, such as one-plus-one, two-plus-one, three-plus-one, four-plus-one.
- The arrangement of the parts of a single address, such as those required for identifying channel, module, track, etc., in a disc system.

## GLOSSARY OF BUZZ WORDS

#### A (Cont'd)

#### ADDRESS REGISTER

A register in which an address is stored.

#### ALGORITHM

A term used by mathmaticians to describe a set of procedures by which a given result is obtained.

#### ALPHANUMERIC CODE

A code whose code set consists of letters, digits, and associated special characters.

## ALU (ARITHMETIC AND LOGIC UNIT):

The ALU is one of the three essential components of a microprocessor... the other two being the registers and the control block. The ALU performs various forms of addition and subtraction; the logic mode performs such logic operations as ANDing the contents of two registers, of masking the contents of a register.

#### ANALOG REPRESENTATION

A representation that does not have discrete values but is continuously variable.

#### ARCHITECTURE

Any design or orderly arrangement perceived by man; the architecture of the microprocessor. Since their existance microprocessors vary considerably in design, their architecture has become a bone of contention among specialists.

#### GLOSSARY OF BUZZ WORDS

## A (Cont'd)

#### ARITHMETIC SHIFT .

- 1. A shift that does not affect the sign position.
- 2. A snift that is equivalent to the multiplication of a number by a positive or negative integral power of the radix.

#### ARRAY LOGIC

A logic network whose configuration is a rectangular array of intersections of its input-output leads, with elements connected at some of these intersections. The network usually functions as an encoder or decoder.

#### ASCII

American National Standard Code for Information Interchange. The standard code, using a coded character set consisting of 7-bit coded characters (8 bits including parity check), used for information interchange among data processing systems, communication systems, and associated equipment. The ASCII set consists of control characters and graphic characters. Synonymous with USASCII.

#### **ASSEMBLE**

To prepare a machine language program from a symbolic language program by substituting absolute operation codes for symbolic operation codes and absolute or relocatable addresses for symbolic addresses.

#### ASSEMBLER

A computer program that assembles.

#### GLOSSARY OF BUZZ WORDS

#### A (Cont'd)

## ASSEMBLER PROGRAM

The Assembler Program translates man readable source statements (mnemonics) into machine understandable object code.

#### ASSEMBLY LANGUAGE

A machine oriented language. Normally the program is written as a series of source statements using mnemonic symbols that suggest the definition of the instruction and is then translated into machine language.

## ASYNCHRONOUS

Operation of a switching network by a free-running signal which signals successive instructions, the completion of one instruction triggering the next. There is no fixed time per cycle.

#### ASYNCHRONOUS DEVICE

A device in which the speed of operation is not related to any frequency in the system to which it is connected.

В

#### BAUD

A unit of signaling speed equal to the number of discrete conditions or signal events per second. For example, one baud equals one-half dot cycle per second in Morse code, one bit per second in a train of binary signals, and one 3-bit value per second in a train of signals each of which can assume one of eight different states.

#### GLOSSARY OF BUZZ WORDS

## B (Cont'd)

#### BAUD RATE

A measure of data flow. The number of signal elements per second based on the duration of the shortest element. When each element carries one bit, the Baud rate is numerically equal to bits per second (bps). The Baud rates on UART data sheets are interchangeable with bps.

#### BAUDOT CODE

Information code used in data transmission.

## BCD (BINARY CODED DECIMAL)

Each decimal digit is binary coded into 4-bit words. The decimal number 11 would become 0001 0001 in BCD. Also known as the 8421 code.

#### BENCHMARK

Originally a surveyor's mark used as a reference point in surveys. In connection with microprocessors, the benchmark is a frequently used routine or program selected for the purpose of comparing different makes of microprocessors. A flow chart in assembly language is written out for each microprocessor and the execution of the benchmark by each unit is evaluated on paper. It is not necessary to use hardware to measure capability by benchmark.

### BENCHMARK PROBLEM

A problem used to evaluate the performance of hardware or software or both.

#### GLOSSARY OF BUZZ WORDS

## B (Cont'd)

#### BIDIRECTIONAL

A term applied to a port or bus line that can be used to transfer data in either direction.

#### BINARY

A system of numbers using 2 as a base in contrast to the decimal system which uses 10 as a base. The binary system requires only two symbols, 0 and 1. Two is expressed in binary by the number 10 (read one, zero). Each digit after the initial 1 is multiplied by the base 2. Hence the following table expresses the first ten numbers in decimal and binary:

Decimal	Binary	Decimal	Binary
0.	0	- 5	101
1	1	6	110
2	10	7	111
·. 3	11	· 8	1000
4	100	9	1001

## BINARY CODED DECIMAL (BCD)

A binary numbering system for coding decimal numbers in groups of 4 bits. The binary value of these 4-bit groups ranges from 0000 to 1001, and codes the decimal digits "0" through "9". To count to 9 takes 4 bits; to count to 99 takes two groups of 4 bits; to count to 999 takes three groups of 4 bits, etc.

#### GLOSSARY OF BUZZ WORDS

## B (Cont'd)

#### **BLOCK**

- A set of things, such as words, characters, or digits handled as a unit.
- A collection of contiguous records recorded as a unit. Blocks are separated by block gaps and each block may contain one or more records.
- 3. A group of bits, or n-ary digits, transmitted as a unit. An encoding procedure is generally applied to the group of bits or n-ary digits for error-control purposes.
- A group of contiguous characters recorded as a unit.

#### BLOCK DIAGRAM

A diagram of a system, instrument, or computer in which the principal parts are represented by suitable associated geometrical figures to show both the basic functions and the functional relationships among the parts.

#### **BUOTSTRAP**

A technique or device designed to bring itself into a desired state by means of its own action, e.g., a machine routine whose first few instructions are sufficient to bring the rest of itself into the computer from an input device.

#### GLOSSARY OF BUZZ WORDS

## B (Cont'd)

#### BORROW

An arithmetically negative carry.

#### **BRANCH**

Refers to the capability of a microprocessor to modify the function or program sequence. Such modification depends on the actual content of the data being processed at any given instant.

#### BRANCHING

A method of selecting, on the basis of results, the next operation to execute while the program is in progress.

#### BUS DRIVER

An integrated circuit which is added to the data bus system to facilitate proper drive to the CPU when several memories are tied to the data bus line. These are necessary because of capacitive loading which slows down the data rate and prevents proper time sequencing of microprocessor operation.

#### BUS SYSTEM

A network of paths inside the microcomputer which facilitate data flow. The important busses in a microprocessor are identified as Data Bus, Address Bus, and Control Bus.

## GLOSSARY OF BUZZ WORDS

## B (Cont'd)

#### BUFFER

An isolating circuit used to avoid reaction of a driven circuit on the corresponding driver circuit. Also, a storage device used to compensate for a difference in the rate of flow of information or the time of occurrence of events when transmitting information from one device to another.

BUS

One or more conductors used for transmitting signals or power.

## BYTE

A sequence of 8 adjacent binary digits operated upon as a unit.

C

## CALL

To transfer control to a specified closed subroutine.

#### **CARRY**

- One or more digits, produced in connection with an arithmetic operation on one digit place of two or more numerals in positional notation, that are forwarded to another digit place for processing there.
- 2. The number represented by the digit or digits in definition 1 above.

#### GLOSSARY OF BUZZ WORDS

## C (Cont'd)

#### COMBINATORIAL LOGIC SYSTEM

Digital system not utilizing memory elements. A circuit arrangement in which the output state is determined by the present state of the input. Also called Cominbatorial logic. (See also SEQUENTIAL LOGIC.)

#### COMMUNICATION CONTROL CHARACTER

A control character intended to control or facilitate transmission of data over communication networks.

#### COMMUNICATION LINK

The physical means of connecting one location to another for the purpose of transmitting and receiving data.

#### COMPILE

To prepare a machine language program from a computer program written in another programming language by making use of the overall logic structure of the program, or generating more than one machine instruction for each symbolic statement, or both, as well as performing the function of an assembler.

#### COMPILER

A program that compiles.

## CONDITION CODE

Refers to a limited group of program conditions such as carry, borrow, overflow, etc., which are pertinent to the execution of instructions.

The codes are contained in a Condition Codes Register. (See also STATUS WORD REGISTER.)

#### GLOSSARY OF BUZZ WORDS

## C (Cont'd)

#### CONDITIONAL JUMP

A jump that occurs if specified criteria are met.

## CONTROL BLOCK

This is the circuitry which performs the control functions of the CPU. It is responsible for decoding microprogrammed instructions, and then generating the internal control signals that perform the operations requested.

### CONTROL BUS

Conveys a mixture of signals which regulate system operation. These "traffic" signals are commands which may also originate in peripherals for transfer to the CPU or the reverse.

## CONTROL CHARACTER

A character whose occurrence in a particular context initiates, modifies, or stops a control operation, e.g., a character that controls carriage return, a character that controls transmission of data over communication networks. A control character may be recorded for use in a subsequent action. It may in some circumstances have a graphic representation.

#### CONTROLLER

Digital subsystem responsible for implementing "how" a system is to function. Not to be confused with "timing" as timing tells the system "when" to perform its function.

#### GLOSSARY OF BUZZ WORDS

## C (Cont'd)

- 3. Most commonly, a digit as defined in definition 1 above that arises when the sum or product of two or more digits equals or exceeds the radix of the number representation system.
- 4. Less commonly, a borrow.
- 5. To forward a carry.
- 6. The command directing that a carry be forwarded.

#### CARRY LOOK-AHEAD

A type of adder in which the inputs to several stages are examined and the proper carries are produced simultaneously.

#### CENTRAL PROCESSOR UNIT (CPU)

Part of a computer system which contains the main storage, arithmetic unit, and special register groups. It performs arithmetic operations, controls instruction processing, and provides timing signals and other housekeeping operations.

#### CHANNEL

- A path along which signals can be sent, e.g., data channel, output.
   channel.
- 7. The portion of a storage medium that is accessible to a given reading or writing station, e.g., track, band.

## GLOSSARY OF BUZZ WORDS

## C (Cont'd)

#### CHARACTER

A letter, digit, or other symbol that is used as part of the organization, control, or representation of data. A character is often in the form of a spatial arrangement of adjacent or connected strokes.

## CHECK BIT

A binary check digit, e.g., a parity bit.

#### CLOCK

A generator of pulses which controls the timing of switching circuits in a microprocessor. Clock frequency is not the only criterion of data manipulation speed. Hardware architecture and programming skill are more important. Clocks are a requisite for most microprocessors and multiple phased clocks are common in MOS processors.

#### CODE

.. ;

- A set of unambiguous rules specifying the way in which data may be represented, e.g., the set of correspondences in the standard code for information interchange. Synonymous with coding scheme.
- 2. In telecommunications, a system of rules and conventions according to which the signals representing data can be formed, transmitted, received, and processed.
- 3. In data processing, to represent data or a computer program in a symbolic form that can be accepted by a data processor.

#### GLOSSARY OF BUZZ WORDS

## C (Cont'd)

## CONTROL PROGRAM

The Control Program is a sequence of instructions that will guide the CPU through the various operations it must perform. This program is stored permanently in ROM memory where it can be accessed by the CPU during operations.

#### COUNTER

A circuit which counts input pulses and will give an output pulse after receiving a predetermined number of input pulses.

### CPU (CENTRAL PROCESSING UNIT)

The heart of any computer system. Basically the CPU is made up of storage elements called registers, computational circuits in the ALU, the Control Block, and I/O. As soon as LSI technology was able to build a CPU on an IC chip, the microprocessor became a reality. The one-chip microprocessors have limited storage space, so memory implementation is added in modular fashion. Most current microprocessors consist of a set of chips, one or two of which form the CPU.

#### CRC

The Cyclic Redundancy Check character.

## CROM (CONTROL READ ONLY MEMORY)

This is a major component in the control block of some microprocessors. It is a ROM which has been microprogrammed to decode control logic.

### GLOSSARY OF BUZZ WORDS

# C (Cont'd)

# CROSS-ASSEMBLER

When the program is assembled by the same computer that it will run on, the program that performs the assembly is referred to as the resident or native or self-assembler. If the program is assembled by some other computer, the process is referred to as cross-assembly.

# CYCLE

- An interval of space or time in which one set of events or phenomena is completed.
- Any set of operations that is repeated regularly in the same sequence. The operations may be subject to variations on each repetition.

D

## DAISY CHAIN

A bus line which is interconnected with units in such a way that the signal passes from one unit to the next in serial fashion. The architecture of the Fairchild F-8 provides an example of daisy-chained memory chips. Each chip connects to its neighbors to accomplish daisy-chaining of interrupt priorities beginning with the chip closest to the CPU.

#### DATA

Information in numerical code which is assigned an address in memory that the CPU uses when storing or fetching the information.

# GLOSSARY OF BUZZ WORDS

# D (Cont'd)

#### DATA BUS

The microprocessor communicates internally and externally by means of the data bus. It is bidirectional and can transfer data to and from the CPU, memory storage, and peripheral devices.

## DATA PROCESSING

The execution of a systematic sequence of operations performed upon data. Synonymous with information processing.

#### DATA PROCESSOR

A device capable of performing data processing, including desk calculators, punched card machines, and computers. Synonymous with processor.

#### DEBUG

To detect, locate, and remove mistakes from a routine or malfunctions from a computer. Synonymous with troubleshoot.

## D-BUS (See DATA BUS)

# DECIMAL

- 1. Pertaining to a characteristic or property involving a selection, choice, or condition in which there are ten possibilities.
- 2. Pertaining to the number representation system with a radix of ten.

# DECIMAL DIGIT

In decimal notation, one of the characters 0 through 9.

## GLOSSARY OF BUZZ WORDS

# D (Cont'd)

# DECODER

A conversion circuit that accepts digital input information - in the memory case, binary address information - that appears as a small number of lines and selects and activates one line of a large number of output lines.

## DECREMENT

A programming instruction which decreases the contents of a storage location. (See also INCREMENT and DECREMENT.)

## DEDICATED

To set apart for some special use. A dedicated microprocessor is one that has been specifically programmed for a single application such as weight measurement by scale, traffic light control, etc. ROMs by their very nature (Read-Only) are "dedicated" memories.

#### DIAGNOSTIC

Pertaining to the detection and isolation of a malfunction or mistake.

#### DIGIT

A symbol that represents one of the non-negative integers smaller than the radix. For example, in decimal notation, a digit is one of the characters from 0 to 9. Synonymous with numeric character.

## DIGITIZE

To use numeric characters to express or represent data, e.g., to obtain from an analog representation of a physical quantity, a digital representation of the quantity.

## GLOSSARY OF BUZZ WORDS

# D (Cont'd)

## DIRECT ACCESS

- Pertaining to the process of obtaining data from, or placing data into, storage where the time required for such access is independent of the location of the data most recently obtained or placed in storage.
- 2. Pertaining to a storage device in which the access time is effectively independent of the location of the data.
- 3. Synonymous with random access.

# DIRECT ADDRESSING

Method of programming that has the address pointing to the location of data or the instruction that is to be used.

# DIRECT MEMORY ACCESS CHANNEL (DMA)

A method of input-output for a system that uses a small processor whose sole task is that of controlling input-output. With DMA, data are moved into or out of the system without program intervention.

#### DOT MATRIX

A matrix of dots that is used to identify alphanumeric characters.

# DOUBLE PRECISION

Pertaining to the use of two computer words to represent a number.

## GLOSSARY OF BUZZ WORDS

# D (Cont'd)

## DUMP -

- To copy the contents of all or part of a storage, usually from an internal storage into an external storage.
- 2. A process as in definition 1 above.
- 3. The data resulting from the process as in definition 1 above.

# DUPLEX

The method of operation of a communication circuit in which each end can simultaneously transmit and receive.

#### E

## **EBCDIC**

Extended Binary Coded Decimal Interchange Code. An 8-bit, 256-character code used in transmission of binary data.

# ECL CIRCUITS

Bipolar emitter-coupled logic circuits, also called current-mode logic circuits.

#### EDGE TRIGGERING

Activation of a circuit at the edge of the pulse as it begins its change. Circuits then trigger at the edge of the input pulse rather than sensing a level change.

# GLOSSARY OF BUZZ WORDS

# E (Cont'd)

# EDIT

To modify the form or format of data, e.g., to insert or delete characters such as page numbers or decimal points.

## ELECTROSTATIC STORAGE

A storage device that stores data as electrostatically charged areas on a dielectric surface.

## EMULATE

To imitate one system with another such that the imitating system accepts the same data, executes the same programs, and achieves the same results as the imitated system.

## ENCODE

To apply a set of unambiguous rules specifying the way in which data may be represented such that a subsequent decoding is possible. Synonymous with code.

#### END-AROUND CARRY

A carry generated in the most significant digit place and sent directly to the least significant place.

## ENTRY POINT

In a routine, any place to which control can be passed.

### **ERASE**

To obliterate information from a storage medium, e.g., to clear, to overwrite.

#### GLOSSARY OF BUZZ WORDS

F

## FAN-OUT.

The number of loads connected to the output of a logic stage. (A load normally consists of the input impedance of a logic circuit.)

# FEEDBACK LOOP

The components and processes involved in correcting or controlling a system by using part of the output as input.

#### FEEDBACK SYSTEM

See INFORMATION FEEDBACK SYSTEM.

#### FETCH

To go after and return with things or objects. In a microprocessor, the "objects" fetched are instructions and data which are entered in the Instruction and Data Registers. The next, or a later step in the program will cause the machine to execute what it was programmed to do with the fetched instructions and data.

## FIELDS

A source statement is made up of a number of code fields, usually four, which are acceptable by the assembler. The four fields may connote Label, Operator, Operand, and Comment. Fields are also applicable to data storage. The eight bits stored in a memory location might contain two 4-bit fields, or eight 1-bit fields, etc.

## FIRMWARE

(See SOLID STATE SOFTWARE.)

## GLOSSARY OF BUZZ WORDS

# F (Cont'd)

## FIXED-POINT BINARY NUMBER

A binary number represented by a sign bit and one or more number bits, with a binary point fixed somewhere between two neighboring bits.

## FLAG

- Any of various types of indicators used for identification, e.g., a wordmark.
- 2. A character that signals the occurrence of some condition, such as the end of a word.
- Synonymous with mark, sentinel, tag.

# FLAG BIT

An information bit which indicates some form of demarcation has been reached such as overflow or carry. Also an indicator of special conditions such as interrupts.

# FLIP-FLOP (STORAGE ELEMENT)

A circuit having two stable states and the capability of changing from one state to another with the application of a control signal and remaining in that state after removal of signals.

# FLOATING-POINT BINARY NUMBER

A binary number expressed in exponential notation. That is, a part of the binary word represents the mantissa and a part the exponent.

## GLOSSARY OF BUZZ WORDS

# F (Cont'd)

# FLOW CHART OR FLOW DIAGRAM

A sequence of operations charted with the aid of symbols, diagrams, or other representations to indicate an executive program. Flowcharts enable the designer to visualize the procedure necessary for each item on the program. A complete flowchart leads directly to the final code.

# FORMAT

The arrangement of data in a usable form.

#### **FORTRAN**

(FORmula TRANslating system) A language primarily used to express computer programs by arithmetic formulas.

# FULL-ADDER

A logic circuit like the half-adder, but with a provision for a carry-in from a preceding addition.

# **FUNCTION**

- 1. A specific purpose of an entity, or its characteristic action.
- In communications, a machine action such as a carriage return or line feed.

G

# GENERAL-PURPOSE COMPUTER

A computer that is designed to handle a wide variety of problems.

## GLOSSARY OF BUZZ WORDS

Н

## HALF-ADDER

A logic circuit capable of adding two binary numbers with no provision for a carry-in from a preceding addition.

## HANDSHAKING

A colloquial term which describes the method used by a modem to establish contact with another Modem at the other end of a telephone line. Often used interchangeably with buffering and interfacing, but with a fine line of difference in which handshaking implies a direct package to package connection regardless of functional circuitry.

#### HARDWARE

The individual components of a circuit, both passive and active, have long been characterized as hardware in the jargon of the engineer. Today, any piece of data processing equipment is informally called hardware. Physical equipment, as opposed to the computer program or method of use, e.g., mechanical, magnetic, electrical, or electronic devices.

## HARD-WIRED LOGIC

Random Logic design solutions require interconnection of numerous integrated circuits representing the logic elements. An example of hard-wired logic is the use of a hand-wired diode matrix instead of a ROM. These interconnections, whether done with soldering iron or by printed circuit board, are referred to as hard-wired logic in contrast to the software solutions achieved by a programmed ROM or Microprocessor.

#### GLOSSARY OF BUZZ WORDS

# H (Cont'd)

#### HIGH-LEVEL LANGUAGE

This is a problem-oriented programming language as distinguished from a machine-oriented programming language. The former's instruction approach is closer to the needs of the problems to be handled than the language of the machine on which they are to be implemented.

### HEXADECIMAL

Whole numbers in positional notation using 16 as a base. (See Octal and compare.) Since there are 16 hexadecimal digits (0 through 15) and there are only ten numerical digits (0 through 9) an additional six digits representing 10 through 15 must be introduced. Recourse is had to the alphabet to provide the extra digits. Hence, the least significant hexadecimal digits read: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F. The decimal number 16 becomes the hexadecimal number 10. The decimal number 26 becomes the hexadecimal number 1A.

# I

## IMMEDIATE ADDRESS

Pertaining to an instruction in which an address part contains the value of an operand rather than its address. Synonymous with zero-level address.

# INCREMENT (AND DECREMENT)

These two words are software operations most often associated with the stack and stack pointer. Bytes of information are stored in the stack register at the addresses contained in the stack pointer. The stack

## GLOSSARY OF BUZZ WORDS

# I (Cont'd)

pointer is decremented after each byte of information is entered into the stack; it is incremented after each byte is removed from the stack. The terms can also refer to any addressable register.

## INDEXED ADDRESS

An address that is modified by the content of an index register prior to or during the execution of a computer instruction.

#### INDEXING

In computers, a method of address modification that is implemented by means of index registers.

#### INDEX REGISTER

A register whose content may be added to the operand address prior to or during the execution of a computer instruction.

#### INDIRECT ADDRESSING

Programming method that has the initial address being the storage location of a word that contains another address. This indirect address is then used to obtain the data to be operated upon.

## INITIALIZE

The reset control unit is used to start execution of program for initial startup. At the beginning of each new program, initialization requires re-setting all hardware controls to starting values.

#### GLOSSARY OF BUZZ WORDS

# I (Cont'd)

# INPUT/OUTPUT DEVICES (I/O)

Computer hardware by which data is entered into a digital system or by which data are recorded for immediate or future use.

## INSTRUCTION

One of a number of computer operations stored in memory that may, when called upon, command the CPU to perform arithmetic and logic functions, control peripheral devices, or indicate succeeding instructions.

## INSTRUCTION COUNTER

A counter that indicates the location of the next computer instruction to be interpreted.

# INSTRUCTION REGISTER

A register that stores an instruction for execution.

## INSTRUCTION SET

Constitutes the total list of instructions which can be executed by a given microprocessor and is supplied to the user to provide the basic information necessary to assemble a program.

## INTERFACE

A shared boundary. An interface might be a hardware component to link two devices or it might be a portion of storage or registers accessed by two or more computer programs.

#### GLOSSARY OF BUZZ WORDS

## I (Cont'd)

# INTERLEAVE (OR INTERLACE)

To assign successive storage location numbers to physically separated memory storage locations. This serves to reduce access time.

## INTERPRETER

A method or program that translates high level language into machine assembleable information. (See also Machine and High Level Language.)

#### INTERRUPT

An interrupt involves the suspension of the normal programming routine of a microprocessor in order to handle a sudden request for service. The importance of the interrupt capability of a microprocessor depends on the kind of applications to which it will be exposed. When a number of peripheral devices interface the microprocessor, one or several simultaneous interrupts may occur on a frequent basis. Multiple interrupt requests require the processor to be able to accomplish the following: to delay or prevent further interrupts; to break into an interrupt in order to handle a more urgent interrupt; to establish a method of interrupt priorities; and, after completion of interrupt service, to resume the interrupted program from the point where it was interrupted. (See also VECTOR INTERRUPT.)

# INTERRUPT MASK BIT

The Interrupt Mask Bit prevents the CPU from responding to further interrupt requests until cleared by execution of programmed instructions.

It may also be manipulated by specific mask bit instructions.

## GLOSSARY OF BUZZ WORDS

# I (Cont'd)

# I/O (INPUT/OUTPUT)

Package pins which are tied directly to the internal bus network to enable I/O to interface the microprocessor with the outside world.

J

JUMP

The Jump operation, like the Branch operation is used to control the transfer of operations from one point to a more distant point in the control program. Jumps differ from Branching in not using the Relative Addressing mode.

# JUMP CONDITIONS

Conditions defined in a transition table that determine the changes of flip-flops from one state to another state.

L

## LABEL

A label may correspond to a numerical value or a memory location in the programmable system. The specific absolute address is not necessary since the intent of the label is a general destination. Labels are a requisite for jump and branch instructions.

# LANGUAGE

A set of representations, conventions, and rules used to convey information.

# GLOSSARY OF BUZZ WORDS.

# L (Cont'd)

# LARGE-SCALE INTEGRATION (LSI)

The simultaneous realization of large-area chips and optimum component packing density, resulting in cost reduction by maximizing the number of system connections done at the chip level. Circuit complexity above 100 gates.

# LEVEL

The degree of subordination in a hierarchy.

## LIBRARY

A collection of complete programs written for a particular computer, minicomputer, or microprocessor. For example, Second Order Differential Equation may be the name of a program in the Library of a particular computer; this program will contain all the subroutines necessary to perform the solution of second order differential equations written in machine language and using the instruction set of this machine.

## LIFO

Last-In-First-Out. (See PUSH-POP Stack.)

# LINK REGISTER

This is a register of 1 bit (sometimes called the Carry register) which acts as an extension of the Accumulator during rotation or carry operations.

## GLOSSARY OF BUZZ WORDS

# L (Cont'd)

## LOGIC -

A mathematical treatment of formal logic in which a system of symbols is used to represent quantities and relationships. The symbols or logical functions are called AND, OR, NOT, to mention a few examples. Each function can be translated into a switching circuit, more commonly referred to as a "gate." Since a switch (or gate) has only two states open or closed - it makes possible the application of binary numbers for the solution of problems. The basic logic functions obtained from gate circuits is the foundation of complex computing machines.

## LOGIC SHIFT

A shift that affects all positions.

## LOOK AHEAD

- 1. A feature of the CPU which allows the machine to mask an interrupt request until the following instruction has been completed.
- A feature of adder circuits and ALUs which allow these devices to look ahead to see that all carrys generated are available for addition.

# LOOP

A sequence of instructions that is executed repeatedly until a terminal condition prevails.

# GLOSSARY OF BUZZ WORDS

# L (Cont'd)

## LOOPING

Repetition of instructions at delayed speeds until a final "alue is determined (as in a weight scale indication) is called looping. The looped repetitions are usually frozen into a ROM memory location and then jumped to when needed. Looping also occurs when the CPU is in a wait condition.

# LSB

Least Significant Bit. (See SIGNIFICANT BITS.) -

# LSI (LARGE SCALE INTEGRATION)

At the beginning of the LSI era a count of 100 gates qualified for LSI. Today an 8-bit CPU can be fabricated on a single chip.

#### М

#### MACHINE CODE

An operation code that a machine is designed to recognize.

#### MACHINE LANGUAGE

The only language the microprocessor can understand is binary. All other programming languages must be translated into binary code before entering the processor and decoded back into the original language after leaving it.

# GLOSSARY OF BUZZ WORDS

# M (Cont'd)

## MACRO COMMAND

A program entity formed by a string of standard, but related, commands which are put into effect by means of a single macro command. Any group of frequently used commands can be combined into a macro command. The many become one.

## **MACROINSTRUCTION**

An instruction in a source language that is equivalent to a specified sequence of machine instructions.

# MACROPROGRAMMING

Programming with macroinstructions.

# MAIN FRAME

Same as Central Processing Unit.

#### MASK

- A pattern of characters that is used to control the retention or elimination of portions of another pattern of characters.
- 2. A filter.

### MATRIX

1. In mathematics, a two-dimensional rectangular array of quantities.

Matrices are manipulated in accordance with the rules of matrix algebra.

#### GLOSSARY OF BUZZ WORDS

# M (Cont'd)

- 2. In computers, a logic network in the form of an array of input leads and output leads with logic elements connected in some of their intersections.
- 3. By extension, an array of any number of dimensions.

#### MICROPROGRAMMING

Control technique used to implement the stored program control function.

Typically the technique is to use a preprogrammed read-only memory chip
to contain several control sequences which normally occur together.

## MNEMONIC CODE

These are designed to assist the human memory. The microprocessor language consists of binary words which are a series of 0's and I's making it difficult for the programmer to remember the instructions corresponding to a given operation. To assist the human memory, the binary numbered codes are assigned groups of letters (or mnemonic symbols) that suggest the definition of the instruction. LDA for load accumulator, etc. Source statements can be written in this symbolic language and then translated into machine language.

# MNEMONIC SYMBOL

A symbol chosen to assist the human memory, e.g., an abbreviation such as "mpy" for "multiply".

#### MICROCOMPUTER

(See MICROPROCESSOR.)

## GLOSSARY OF BUZZ WORDS

# M (Cont'd)

#### MICROPROCESSOR '

The microprocessor is a Central Processing Unit fabricated on one or two chips. While no standard design is visible in existing units, a number of well-delineated areas are present in all of them: Arithmetic & Logic Unit, Control Block, and Register Array. When joined to a memory storage system and peripheral I/O's, the resulting combination is referred to in today's usage as a Microcomputer. It should be added that each microprocessor is supplied with an Instruction Set listing the basic operations which the processor performs.

#### MICROPROGRAM

This word pre-dates the microprocessor and refers to computer instructions which do not reference the main memory storage. It is a computer technique which performs subroutines by manipulating the basic computer hardware and is often referred to as "computer within computer." The word has not changed its basic meaning when used in connection with microprocessors. A series of instructions stored in a ROM, any portion of which can implement a higher language program, is labeled a microprogram.

MICROINSTRUCTION: (See MICROPROGRAM)

#### GLOSSARY OF BUZZ WORDS

M (Cont'd)

#### MEMORY

The part of a computer system into which information can be inserted and held for future use. Storage and memory are interchangeable expressions. Memories accept and hold binary numbers only. Memory types are core, disk, drum, and semiconductor.

## MODEM

(MOdulator-DEModulator) A device that modulates and demodulates signals transmitted over communication facilities.

# MOS TRANSISTOR (METAL-OXIDE-SEMICONDUCTOR TRANSISTOR)

An active semiconductor device in which a conducting channel is induced in the region between two electrodes by a voltage applied to an insulated electrode on the surface of the region.

#### MOS (METAL OXIDE SEMICONDUCTOR)

The structure of an MOS Field Effect Transistor (FET) is metal over silicon oxide over silicon. The metal electrode is the gate; the silicon oxide is the insulator, and carrier doped regions in the silicon substrate become the drain and source. The result is a sandwich very much like a capacitor, which explains why MOS is slower than bipolar since the 'capacitor sandwich' must charge up before current can flow. The three great advantages of MOS are its process simplicity because of reduced fabrication stages; the savings in chip real estate resulting in functional density; and the ease of interconnection on chip. These qualities enabled MOS to break the LSI barrier, something bipolar is

#### GLOSSARY OF BUZZ WORDS

# M (Cont'd)

just beginning to achieve. The hand-held calculator and the microprocessor are triumphs of MOS-LSI technology.

MSB

Most Significant Bit. (See Significant Bits.)

#### MULTIPLEX

To interleave or simultaneously transmit two or more messages on a single channel.

## MULTIPLEXING

Multiplexing describes a process of transmitting more than one signal at a time over a single link, route, or channel. Of the two methods in use, one frequency-shares the bandwidth of a channel in the same way hurdlers run and jump in their assigned lanes thus permitting many contestants to compete simultaneously on the same track. The second way is to time-share multiple signals in the same way that pole vaulters jump over the same bar one after the other. The two methods may be described as parallel and serial processing. Time-sharing may not seem "simultaneous," but it should be remembered that the signal speed is so fast that it is possible to multiplex four different numbers through a single decoder-driver and have them appear on four different displays without a flicker to disturb the eye.

N

### NEGATIVE LOGIC

. .

Logic in which the more-negative voltage represents the "1" state; the less-negative voltage represents the "0" state.

## GLOSSARY OF BUZZ WORDS

## N (Cont'd)

#### NESTING

Nesting is referred to when a subroutine is enclosed inside a larger routine, but is not necessarily part of the outer routine. A series of looping instructions may be nested within each other.

#### NOISE

A term referring to spurious or undesirable electrical signals.

### NONDESTRUCTIVE READ OUT

A memory designed so that read-out does not affect the content stored. It is not necessary to perform a write after every read operation.

0

# OBJECT CODE

Output from a compiler or assembler which is itself executable machine code or is suitable for processing to produce executable machine code.

## OBJECT LANGUAGE

The language to which a statement is translated.

# OBJECT PROGRAM

The end result of the source language program after it has been translated into machine language.

## OCTAL

Whole numbers in positional notation using 8 as a base. The decimal or base 10 number, 125, becomes 175 in octal or base 8. Here is a

# GLOSSARY OF BUZZ WORDS

# O (Cont'd)

convenient way to convert a decimal number into an octal number:

- 1 7 Divide the decimal number by 8. The answer is 15
- 8 15 5 and 5 left over.
- B 125 Divide the answer, 15, by 8 again. The answer is 1 and 7 left over.

The octal number is 175.

To prove your answer is correct, do the following:

 $5 \times 1 = 5$  Arrange the octal number vertically with the

 $7 \times 8 = 56$  significant digit on top.

1 x 64 =  $\frac{64}{125}$  The least significant digit represents one's, so multiply 5 x 1 = 5.

The next digit in the octal number represents 8's, so multiply  $7 \times 8 = 56$ .

The third digit of the octal number represents 64's, so multiply 1 x 64 = 64.

The sum is the decimal number 125.

### OPERATING SYSTEM

Software which controls the execution of computer programs and which may provide scheduling, debugging, input/output control, accounting, compilation, storage assignment, data management, and related services.

## **OPERAND**

A quantity on which a mathematical operation is performed. One of the instruction fields in an addressing statement. Usually the statement consists of an operator and an operand. The operator may indicate an "add" instruction; the operand will indicate what is to be added.

#### GLOSSARY OF BUZZ WORDS

## O (Cont'd)

#### **OPERATION**

- A defined action, namely, the act of obtaining a result from one or more operands in accordance with a rule that completely specifies the result for any permissible combination of operands.
- 2. The set of such acts specified by such a rule, or the rule itself.
- 3. The act specified by a single computer instruction.
- 4. A program step undertaken or executed by a computer, e.g., addition, multiplication, extraction, comparison, shift, transfer. The operation is usually specified by the operator part of an instruction.
- 5. The even or specific action performed by a logic element.

# OPERATION CODE (OPCODE)

A code that represents specific operations. Synonymous with instruction code. Source statements which generate machine codes after assembly are referred to as operating codes.

# OVERFLOW

Overflow results when an arithmetic operation generates a quantity beyond the capacity of the register. Also referred to as arithmetical overflow. An overflow status bit in the condition code register can be checked to determine if the previous operation caused an overflow.

# PACK

To compress data in a storage medium by taking advantage of known characteristics of the data, in such a way that the original data can be recovered, e.g., to compress data in a storage medium by making use of bit or byte locations that would otherwise go unused.

## GLOSSARY OF BUZZ WORDS

# P (Cont'd)

## PAGE

A natural grouping of memory locations by higher-order address bits. In an 8-bit MPU,  $2^8$  = 256 consecutive bytes may constitute a page. Then words on the same page only differ in the lower order 8 address bits.

## PAGE MODE ADDRESSING

A technique used in MPU's to directly address memory locations stored within the page. (See PAGE.)

# PARALLEL OPERATION

Processing all the digits of a word or byte simultaneously by transmitting each digit on a separate channel or bus line.

## **PARAMETER**

A variable that is given a constant value for a specific purpose or process.

# PARITY BIT

A check bit appended to an array of binary digits to make the sum of all the binary digits, including the check bit, always odd or always even.

## PARITY CHECK

The technique of adding one bit to a digital word to make the total number of binary ones or zeros either always even or always odd. This type of checking will indicate an error in data but will not indicate the location of the error.

# ERIPHERAL EQUIPMENT

Units which work in conjunction with a computer but are not part of it.

## GLOSSARY OF BUZZ WORDS

# P (Cont'd)

# PIPELINE REGISTER

A register placed on the output of the microprogram memory to essentially split the system in two. This allows the micro-instruction fetch to occur in parallel with the data operation rather than serially, allowing the clock frequency to be doubled. Stack processing is done on a last-in-first-out basis while pipeline processing is first-in-first-out.

#### POINTER

A register which serves as a reference point to a memory location.

## POLLING

Polling is the method used to identify the source of interrupt requests. When several interrupts occur at one time, the control program decides which one to service first.

# PORT

Device terminals which provide electrical access to a system or circuit. The point at which the I/O is in contact with the outside world.

## POSITIVE LOGIC

Logic in which the more positive voltage represents the "1" state; the less positive voltage represents the "0" state.

# PRIORIJY INTERRUPT (See INTERRUPT.)

Designation given to method of providing some commands to have precedence over others thus giving one condition of operation priority over another.

## GLOSSARY OF BUZZ WORDS

# P (Cont'd)

# **PROCESSOR**

- 1. In hardware, a data processor.
- In software, a computer program that includes the compiling, assembling, translating, and related functions for a specific programming language, COBOL processor, or FORTRAN processor.

# **PROGRAM**

A procedure for solving a problem and frequently referred to as Software.

- 1. A series of actions proposed in order to achieve a certain result.
- 2. Loosely, a routine.
- 3. To design, write, and test a program as in definition 1 above.
- 4. Loosely, to write a routine.

## PROGRAM COUNTER

One of the registers in the CPU which holds addresses necessary to step the machine through the program. During interrupts, the program counter value containing the address of the next instruction is saved. Branching also requires loading of the return address in the program counter.

PROGRAMMABLE READ ONLY MEMORY (PROM) (See ROM ALSO.)

A fixed program, read only, semiconductor memory storage element that can be programmed after packaging.

## **PROM**

(See PROGRAMMABLE READ ONLY MEMORY.)

# GLOSSARY OF BUZZ WORDS

# P (Cont'd)

## PROPAGATION DELAY

The time required for a change in logic level to be transmitted through an element or a chain of elements.

# PUSHDOWN LIST

A list that is constructed and maintained so that the item to be retrieved is the most recently stored item in the list, i.e., last in, first out.

## PUSHDOWN STACK

A register which implements a pushdown list.

# PUSH-POP STACK

A register that receives information from the Program Counter and stores the address locations of instructions on a last-in-first-out basis. Two operations are involved in stack processing: "Pushing" describes the filling of the stack from register; "Popping" involves emptying the stack for transfer to registers.

# P-STACK (See PUSH-POP STACK.)

## PUSHUP LIST .

A list that is constructed and maintained so that the next item to be retrieved and removed is the oldest item still in the list, i.e., first in, first out.

#### GLOSSARY OF BUZZ WORDS

R

RAM

(See RANDOM ACCESS MEMORY.)

# RANDOM ACCESS MEMORY (RAM)

A memory from which all information can be obtained at the output with approximately the same time delay by choosing an address randomly and without first searching through a vast amount of irrelevant data.

# READ ONLY MEMORY (ROM)

A fixed program semiconductor storage element that has been preprogrammed at the factory with a permanent program.

# REAL TIME

- 1. Pertaining to the actual time during which a physical process transpires.
- Pertaining to the performance of a computation during the actual time that the related physical process transpires, in order that results of the computation can be used in guiding the physical process.

# REAL TIME OPERATION

Data processing technique used to allow the machine to utilize information as it becomes available, as opposed to batch processing at a time unrelated to the time the information was generated.

# REDUNDANCY

The technique of using more than one circuit of the same type to implement a given function.

# GLOSSARY OF BUZZ WORDS

# R (Cont'd)

#### REFRESH

Because electrical charges momentarily applied to Dynamic memory circuits (representing data or instructions) leak off rapidly, periodic recharging is necessary to keep memory voltage levels intact and determinable.

#### REGISTER

A register is a memory on a smaller scale. The words stored therein may involve arithmetical, logical, or transferral operations. Storage in registers may be temporary, but even more important is their accessibility by the CPU. The number of registers in a microprocessor is considered one of the most important features of its architecture.

# RELATIVE ADDRESSING

The relative addressing mode specifies a memory location referenced to the CPU's Program Location Counter register. This addressing mode is mainly used for Branch instructions in which case an opcode is added to or subtracted from the Program Counter to complete the branching instruction.

RESIDENT ASSEMBLER (See CROSS-ASSEMBLER.)

# ROM (READ ONLY MEMORY)

In its virgin state the ROM consists of a mosaic of undifferentiated cells.

One type of ROM is programmed by mask pattern as part of the last manufacturing stage. Another, more popular type better known as P/ROM, is programmable in the field with the aid of programmer equipment. Program data stored in

## GLOSSARY OF BUZZ WORDS

# R (Cont'd)

ROMs are often called firmware because they cannot be altered. However, another type of P/ROM is now on the market called EPROM which is erasible by ultra violet irradiation and electrically reprogrammable.

(See READ ONLY MEMORY also.)

S

#### **SCRATCHPAD**

This term is applied to information which the Processing unit stores or holds temporarily. It is a memory containing subtotals for various unknowns which are needed for final results.

#### SCRATCH-PAD MEMORY

A small local memory utilized to facilitate local data handling on a temporary basis.

## SEQUENCING

Control method used to cause a set of steps to occur in a particular order.

## SEQUENTIAL LOGIC

A circuit arrangement in which the output state is determined by the previous state of the input. (See also COMBINATION LOGIC.)

# SERIAL OPERATION

The organization of data manipulation within circuitry wherein the digits of a word are transmitted one at a time along a single line. The serial mode of operation is slower than parallel operation, but utilizes less complex circuitry.

#### GLOSSARY OF BUZZ WORDS

S (Cont'd)

.SHIFT .

A movement of data to the right or left.

# SHIFT REGISTER

A register in which the stored data can be moved to the right or left.

SIGNED NUMBERS (See TWO'S COMPLEMENT NUMBERS.)

## SIGNIFICANT BITS

The most significant bit (MSB) in a byte of 8 numbers is on the extreme left. The least significant bit (LSB) is on the extreme right. The remaining bits are weighted according to their position in the byte between the MSB and the LSB.

## SIMULATE

- To represent certain features of the behavior of a physical or abstract system by the behavior of another system.
- 2. To represent the functioning of a device, system, or computer program by another, e.g., to represent the functioning of one computer by another, to represent the behavior of a physical system by the execution of a computer program, to represent a biological system by a mathematical model.

## SIMULATOR

A device, system, or computer program that represents certain features of the behavior of a physical or abstract system.

## GLOSSARY OF BUZZ WORDS

S (Cont'd)

SKIP

To ignore one or more instructions in a sequence of instructions.

## **SNAPSHOT**

A CRT representation of a contiguous portion of a machine's memory addresses and data contained therein. A series of snapshots can capture the entire state of a machine including memory contents, registers, flags, etc.

## SOFTWARE

What sheet music is to the piano, software is to the computer. Looked at from a practical point of view, one might say that software is the computer's instruction manual. The name, software, was obviously chosen to contrast with the formidable hardware which confronted the first programmers. Software is the language used by a programmer to communicate with the computer. Since the only language spoken by a computer is mathematical, the programmer must convert his verbal instructions into numbers. In the case of microprocessors, which vary from maker to maker, software libraries are assembled by the manufacturer for the benefit of the user.

# SOURCE LANGUAGE

The language from which a statement is translated.

# SOURCE PROGRAM

A computer program written in a source language.

# GLOSSARY OF BUZZ WORDS

# S (Cont'd)

# SOURCE STATEMENT

A program written in other than machine language, usually in three-letter mnemonic symbols, that suggest the definition of the instruction. There are two kinds of source statements: "executive instructions" which translate into operating machine code (opcode); and "assembly directives" which are useful in documenting the source program, but generate no code.

#### STACK

The stack is a block of successive memory locations which is accessible from one end on a last-in-first-out basis (LIFO). The stack is co-ordinated with the stack pointer which keeps track of storage and retrieval of each byte of information in the stack. A stack may be any block of successive information locations in the read/write memory.

# STACK POINTER

The stack pointer is coordinated with the storing and retrieval of information in the stack. The stack pointer is decremented by one immediately following the storage in the stack of each byte of information. Conversely, the stack pointer is incremented by one immediately before retrieving each byte of information from the stack. The stack pointer may be manipulated for transferring its contents to the Index register or vice versa.

#### GLOSSARY OF BUZZ WORDS

# S (Cont'd)

## STATE"

The condition of an input or output of a circuit as to whether it is a logic "1" or a logic "0". The state of a circuit (gate or flip-flop) refers to its output. A flip-flop is said to be in the "1" state when its Q output is "1". A gate is in the "1" state when its output is "1".

## STATUS WORD REGISTER

A group of binary numbers which informs the user of the present condition of the microprocessor. In most microprocessors, the Status Register provides the following five pieces of information: plus or minus sign of the value in Accumulator, overflow indication, carry bit, all zero's in accumulator, and interrupt bit status. (See also Condition Code Register. Also called Program Status Word.)

# **STORAGE**

The word storage is used interchangeably with memory. In fact, it has been recommended as the preferred term by people who would rather not imply that the computer has any relationship with the human brain.

## STORED PROGRAM

A set of instructions in memory specifying the operation to be performed.

# SUBROUTINE

Part of a master routine which may be used at will in a variety of master routines. The object of a Branch or Jump command.

# GLOSSARY OF BUZZ WORDS

# S (Cont'd)

# SYNCHRONOUS CIRCUIT .

A circuit in which all ordinary operations are controlled by equally spaced signals from a master clock.

# SYSTEM

- 1. An assembly of methods, procedures, or techniques united by regulated interaction to form an organized whole.
- 2. An organized collection of men, machines, and methods required to accomplish a set of specific functions.

T

# TABLE LOOK-UP

A procedure for obtaining the function value corresponding to an argument from a table of function values.

## TEMPORARY STORAGE

In programming, storage locations reserved for intermediate results. Synonymous with working storage.

## TERMINAL

A point in a system or communication network at which data can either enter or leave.

# GLOSSARY OF BUZZ WORDS

# T (Cont'd)

## THROUGHPUT

The speed with which problems or segments of problems are performed is called Throughput. Defined in this way, it is obvious that throughput will vary from application to application. As an index of speed, throughput is meaningful only in terms of your own application.

## TRANSFER

Same as jump.

# TRANSLATE

To transform statements from one language to another without significantly changing the meaning.

### TRUTH TABLE

A chart that tabulates and summarizes all the combinations of possible states of the inputs and outputs of a circuit. It tabulates what will happen at the output for a given input combination.

## TTL

Bipolar semiconductor transistor-transistor coupled logic circuits.

# TWO'S COMPLEMENT NUMBERS

The ALU performs standard binary addition using the 2's complement numbering system to represent both positive and negative numbers. The positive numbers in 2's complement representation are identical to the positive numbers in standard binary.

## GLOSSARY OF BUZZ WORDS

# T (Cont'd)

+ 127 in standard binary = 01111111 + 127 in 2's complement = 01111111.

Note that the eighth or most significant digit indicates the sign: 0 = plus;

1 = minus.

However, the negative 2's complement is the reverse of the negative standard binary plus 1.

- 127 in standard binary = 111111111. To form the 2's complement of - 127.

First reverse all the digits except the sign = 10000000

Then add 1  $\frac{1}{10000001} = -127$  in 2's complement.

U

UART (UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER)

This device will interface a word parallel controller or data terminal to a bit serial communication network.

## USASCII

United States of America Standard Code for Information Interchange.

The standard code used by the United States for transmission of data.

Sometimes simply referred to as the "as'ki" code.

# GLOSSARY OF BUZZ WORDS

٧

## VARIABLE

A quantity that can assume any of a given set of values.

# **VECTOR INTERRUPT**

This term is used to describe a microprocessor system in which each interrupt, both internal and external, have their own uniquely recognizable address.

This enables the microprocessor to perform a set of specified operations which are pre-programmed by the user to handle each interrupt in a distinctively different manner.

## VOLATILE STORAGE

A storage device in which stored data are lost when the applied power is removed.

þ

#### WORD

A group of "characters" treated as a unit and given a single location in computer memory. Presumably a byte is a group of 8 bits in contrast to a word which is a group of numeric and/or alphabetic characters and symbols, but the two words are used interchangeably more often than not.

# GLOSSARY OF BUZZ WORDS

# W (Cont'd)

# WRITE ENABLE

Also called read/write or R/W. The control signal to a storage element or a memory that activates the write mode or operation. Conversely when not in the write mode, the read mode is active.

# WRITE TIME

The time that the appropriate level must be maintained on the write-enable line and that data must be present to guarantee successful writing of data in the memory.