

SDS 900891C

\$1.00

DIAGNOSTIC PROGRAM MANUAL
SIGMA 5 AND 7
CPU DIAGNOSTIC SYSTEM (PATTERN)
PROGRAM NO. 704043C

October 1968

This publication supersedes SDS 900891B,
dated June 1968

LIST OF EFFECTIVE PAGES

Total number of pages is 34, as follows:

Page No.	Issue	Page No.	Issue
Title	Original		
A	Original		
i thru ii	Original		
1-1 thru 1-2	Original		
2-1 thru 2-6	Original		
3-1 thru 3-4	Original		
4-1 thru 4-18	Original		

TABLE OF CONTENTS

Section	Title	Page
I	INTRODUCTION	1-1
	1-1 Scope of Manual	1-1
	1-2 Program Objective	1-1
	1-3 General Specifications	1-1
II	OPERATING INSTRUCTIONS	2-1
	2-1 General	2-1
	2-2 Loading Procedure	2-1
	2-3 Success Indications	2-1
	2-4 Error Indications and Recovery Procedures	2-1
	2-5 Options	2-2
	2-6 Loop on Current Test	2-2
	2-7 Repeat Test with Current Parameters	2-2
	2-8 Halt to Change Register Page Limits or Memory Limits	2-2
	2-9 No Halt on Errors	2-2
	2-10 Program Reinitialization	2-2
III	PROGRAM DESCRIPTION	3-1
	3-1 General	3-1
	3-2 Individual Register Test	3-1
	3-3 Register Page Addressing Test	3-1
	3-4 Memory Access Test	3-1
	3-5 Memory Execution Test	3-1
	3-6 Flow Charts	3-1
IV	PROGRAM LISTING	4-1

LIST OF ILLUSTRATIONS

Figure	Title	Page
2-1	Error Analysis Flow Chart	2-4
2-2	Simplified Logic Diagram	2-5
3-1	Pattern Program Flow Chart	3-2

LIST OF TABLES

Table	Title	Page
1-1	General Specifications	1-1
1-2	Testing Prerequisites	1-1
2-1	Switch Settings for Program Loading	2-1
2-2	LT26 Switch Settings	2-2
2-3	Register Block Module Locations	2-3

RELATED PUBLICATIONS

<u>Publication Title</u>	<u>Publication No.</u>
Sigma 5 Computer, Reference Manual	900959
Sigma 5 Computer, Technical Manual	901172
Sigma 7 Computer, Reference Manual	900950
Sigma 7 Computer, Technical Manual	901060
Sigma Symbol and Meta-Symbol, Reference Manual	900952

SECTION I
INTRODUCTION

1-1 SCOPE OF MANUAL

This manual describes the Pattern program of the CPU Diagnostic System designed for the Sigma 5 and Sigma 7 computers, manufactured by Scientific Data Systems.

This manual is made up of four sections. Section I is a general introduction to the Pattern program. Section II contains a discussion of operating procedures. Section III contains a detailed description of the program operation. Section IV contains the program's complete symbolic listing as generated by the Sigma Metasymbol Assembler.

1-2 PROGRAM OBJECTIVE

The purpose of the Pattern program is to detect and report any malfunctioning in any general register of each register page implemented, and to test the ability of the CPU to access and execute instructions from each core memory address.

1-3 GENERAL SPECIFICATIONS

Table 1-1 lists the general specifications for this program.

Table 1-2 shows the testing that must have been successfully completed before the Pattern program is run. Also listed are the testing prerequisites for the other Sigma 5/7 CPU diagnostic programs.

Table 1-1. General Specifications

Computer configuration	Any Sigma 5 or Sigma 7 computer with card reader or paper tape reader for program input
Memory size	4K minimum (4096 words)
Optional equipment	None

Table 1-2. Testing Prerequisites

Program	Prerequisite Program
Sense (Sigma 7 only)	None
Verify	None
Pattern	Verify
Auto	Verify, Pattern*
Suffix	Auto
Float	Auto
Interrupt	Auto
Memory Protect	Suffix
Map (Sigma 7 only)	Suffix
*For the Auto test to run, the block 0 register must be functioning correctly, as tested by the Pattern program	

SECTION II
OPERATING INSTRUCTIONS

2-1 GENERAL

The Pattern diagnostic program consists of two general test sections: the register block test and the memory test. Each of these two sections in turn consists of two subsections. The first subsection of the register block test is to detect any error in any register of register blocks implemented (called type 1 errors). The second subsection is to report any errors (called type 2 errors) caused by interaction between the register blocks.

The memory test consists of the access test (type 3 errors) and the execution test (type 4 errors). The purpose is to reference all available memory locations as operand address and attempt to execute an instruction from each location.

2-2 LOADING PROCEDURE

Table 2-1 shows the control panel switch settings to be used for loading the program.

After the switches have been set as indicated in table 2-1, the following procedure is required:

- a. Place the COMPUTE switch in the IDLE position.
- b. Place the program card deck (or paper tape) in the appropriate reader and start the reader.
- c. Clear memory by pressing the CPU RESET/CLEAR and SYS RESET/CLEAR buttons simultaneously.
- d. Set the UNIT ADDRESS switches to the address of the input device.

Table 2-1. Switch Settings for Program Loading

Switch	Setting
CONTROL MODE	LOCAL
WATCHDOG TIMER	NORMAL
INTERLEAVE SELECT	NORMAL
PARITY ERROR MODE	CONT
AUDIO	ON
CLOCK MODE	CONT
ADDR STOP	Off
SENSE Switches	0

e. Press the LOAD switch.

f. Place the COMPUTE switch in the RUN position.

If the program is loaded with the switches set according to table 2-1, it will automatically branch to the starting location and begin running.

2-3 SUCCESS INDICATIONS

Provided that no errors occur, and if SENSE switches 1, 3, and 4 are all reset during the execution, the program will run continuously in cyclical fashion. A more positive determination of successful operation is obtained by setting SENSE switch 3, which brings the program to halt at a specified location, and then examining the pass count in general register 4.

See pages 2 and 3 of the program listing for a summary of SENSE switch indications and other displayed information.

2-4 ERROR INDICATIONS AND RECOVERY PROCEDURES

The program requires that general register 0 of page 0 is functioning properly. Any errors associated with this register will halt the program at error waits, the locations of which are specified on page 5 of the program listing under the heading of Additional Error Wait Locations.

The program cannot be continued further until register 0 is corrected. If replacing page 0 modules does not correct the malfunction, there could be interaction with either the REU (Register Extension Unit) or other internal pages.

Whenever program halt occurs due to a possible REU interaction, general register 0 will contain zeros in one or more bits of the interacting byte (or bytes). The operator is advised to pull out the BCR module in the CPU associated with failing byte. If the problem is still present, remove the modules for pages 1, 2, or 3 or the CPU. Sigma 5 may be affected by IOFM modules (see table 2-3 for all module locations).

If removing the BCR module does rectify the register 0 error, reinsert the module and follow the procedure given below to pinpoint the fault in the REU which causes the problem.

- a. Ensure that the LT26 switches are set according to table 2-2 (LT26 module sets REU address).
- b. If only some but not all bits in register 0 are failing, the most probable error is interference from page 4, 5, 6, or

7 in the REU at the faulty bits. Refer to table 2-3 for module locations. If, however, all bits of a byte (or bytes) of register 0 are in error, proceed according to the error analysis flow chart, figure 2-1, and perform the following test whenever called for after removing a given module.

TEST: Check register 0 to see if the error is corrected. This is done by storing FFFFFFFF₁₆ in register 0, followed by a display of register 0. (It must be ensured that none of the display lamps are burned out.)

If register 0 still shows the error, reinsert the removed module and continue with the procedure in the flow chart from the point the branch was made to this test.

If, however, register 0 appears to be corrected, the removed module is a possible source of the error. Replace the module with a new one and examine register 0 again.

If the error reappears after replacing the module, refer to Logic Equations (Dwg. No. 124817) or the simplified logic diagram, figure 2-2, for further troubleshooting.

Any error involving other registers in any page will terminate the program at error wait location 1E3. A complete set of error information as to the types and the source is available to the operator on page 4 of the program listing. Module locations are given in table 2-3.

Similarly, any core memory operand access errors or instruction execution errors will halt the program at the same wait location, 1E3. See page 5 of the listing for information associated with these errors.

Table 2-2. LT26 Switch Settings

Register Block Numbers	S3-2	S3-1	S2-2
4 through 7	0	0	1
8 through 11	0	1	0
12 through 15	0	1	1
16 through 19	1	0	0
20 through 23	1	0	1
24 through 27	1	1	0
28 through 31	1	1	1

Note: S2-1, S1-2, S1-1, S4-1, and S4-2 settings are irrelevant

If the loop on current test option (see paragraph 2-6) is invoked before clearing the wait, the error halt will not occur during the loop.

2-5 OPTIONS

Options by means of SENSE switches are incorporated into the Pattern program to give the operator a more flexible tool for diagnosing failures.

2-6 LOOP ON CURRENT TEST

If SENSE switch 1 is set following an error, the test that detected a failure continues to repeat until SENSE switch 1 is reset.

2-7 REPEAT TEST WITH CURRENT PARAMETERS

If SENSE switch 2 is reset, the program calculates the number of implemented register pages and the core memory configuration on the first pass only and uses these values in the subsequent passes. If, however, SENSE switch 2 is set, the program recalculates on every pass. Switch 2 should thus be reset whenever the parameter change option is used (see paragraph 2-8).

2-8 HALT TO CHANGE REGISTER PAGE LIMITS OR MEMORY LIMITS

By setting SENSE switch 3, the operator halts the program at the end of the current program execution pass at location 1AB. At this time, the following information is displayed on the specified registers:

Register	Contents
0	Value of starting test page shown in bits 23-27
1	Last page implemented shown in bits 23-27
2	Minimum test core address
3	Maximum test core address
4	Pass count
5	Error count

Before proceeding, the contents of registers 0, 1, 2, or 3 may be altered to suit the operator's immediate need. The previous option (paragraph 2-7) is normally invoked in conjunction with this option.

2-9 NO HALT ON ERRORS

If SENSE switch 4 is set, no error wait will be recognized by the program except errors associated with register 0. The error count is maintained independent of this option.

2-10 PROGRAM REINITIALIZATION

With the COMPUTE switch at IDLE position, pressing the SYSTEM RESET/CLEAR button returns the program to the starting point. Reinitialization is also achieved by the execution of PCP interrupt.


Table 2-3. Register Block Module Locations

CPU								
Reg. Page No.	Sigma 5				Sigma 7			
	Byte 0	Byte 1	Byte 2	Byte 3	Byte 0	Byte 1	Byte 2	Byte 3
0	09K	19K	05S	09T	01T	15T	01L	01Q
1	10K	18K	06S	10T	02T	16T	02L	02Q
2	11K	17K	07S	11T	03T	17T	03L	03Q
3	12K	16K	08S	12T	04T	18T	04L	04Q
BCR	13K	15K	09S	13T	05T	19T	05L	05Q

REU				
Register Page (Block) Number	Sigma 5/7			
	Byte 0	Byte 1	Byte 2	Byte 3
4, 8, 12, 16, 20, 24, 28	23A	19A	14A	04A
5, 9, 13, 17, 21, 25, 29	22A	18A	13A	03A
6, 10, 14, 18, 22, 26, 30	21A	17A	12A	02A*
7, 11, 15, 19, 23, 27, 31	20A	16A	11A	01A†
*Remove XT10 from 05A †Remove XT10's from 05A, 09A				

IOFM	05K	23K	01S	01T
	06K	22K	02S	02T
	07K	21K	03S	03T
	08K	20K	04S	04T
				05T
				06T
				07T
				08T

Figure 2-1. Error Analysis Flow Chart



900891 B. 201




Figure 2-2. Simplified Logic Diagram

SECTION III PROGRAM DESCRIPTION

3-1 GENERAL

After the program load, program execution begins with testing the proper operation of register 0 and then initialization and determination of the number of register pages implemented in the test computer. This is accomplished by loading a register in each page with X'555555', then examining the register for the content. A positive nonzero content indicates implementation. The value of the maximum implemented pages is stored for future reference.

The core memory size is determined by accessing each location until a nonexistent memory trap occurs at maximum address plus 1. The maximum address is also stored for future reference.

All above parameters can be altered by the operator (see paragraph 2-8).

The actual Pattern program tests are described in paragraphs 3-2 through 3-5.

3-2 INDIVIDUAL REGISTER TEST

Register 0 is independently tested at the beginning of the program. All other registers of all pages are then tested individually in turn. This is done by first storing a number pattern (called test pattern) in the register under test, followed by a routine which loads all remaining registers of the test page with the complement of the test pattern. The test register is then examined for containing the test pattern.

3-3 REGISTER PAGE ADDRESSING TEST

The purpose of this test is to detect errors arising when one page is affected by addressing another page. The test begins by loading all registers of all the implemented pages with ones. Then starting with the first page (test page), registers 0 and 8 of this page are cleared to zero. The

register pointer is then advanced to scan succeeding pages one by one with registers 0 and 8 of each page tested for retaining the previously stored ones.

If no error is reported, the test page is incremented by one and the register pointer is set to the test page. Once again, registers 0 and 8 are cleared, followed by examination of succeeding pages. The process is repeated until all the implemented pages are tested.

3-4 MEMORY ACCESS TEST

Each memory location, from address 300_{16} to maximum, is set equal to its own address. All test memory is then sequentially read, with the content of each location compared against an independent counter that is incremented for each sequential memory access. Errors precipitate a halt at the common error wait.

3-5 MEMORY EXECUTION TEST

All of test memory is preloaded with an unconditional branch to an error routine. Starting with the lowest test address and proceeding sequentially through core to the maximum test address, each test location is loaded with a BIR instruction whose R field equals C and whose effective address is set to the normal program return. Register C is set to $7FFFFFFF_{16}$ and program control is transferred to the test location.

Successful execution of the BIR increments register C once and causes a branch back to the test program, where the process is repeated for the next memory location. Failure of the BIR to execute properly results in a branch to error; the program ultimately halts at the common error wait.

3-6 FLOW CHARTS

Figure 3-1 is a flow chart of the entire Pattern program.




Figure 3-1. Pattern Program Flow Chart (Sheet 1 of 3)




Figure 3-1. Pattern Program Flow Chart (Sheet 2 of 3)




Figure 3-1. Pattern Program Flow Chart (Sheet 3 of 3)

SDS 900891

SECTION IV
PROGRAM LISTING

1
 2 SYSTEM SIGZFDP
 3 * REVISION C00 - REVISION DATE 1 OCT, 1968 PROGRAM REVISED TO RUN WITH
 4 * 1 REGISTER PAGE (PAGE 0), OR MORE. PREVIOUSLY IT REQUIRED MULTIPLE
 5 * PAGES,
 6 *
 7 *
 8 0000000A A EQU X'1A'
 9 0000000B B EQU X'1B'
 10 0000000C C EQU X'1C'
 11 0000000D D EQU X'1D'
 12 0000000E E EQU X'1E'
 13 0000000F F EQU X'1F'

14 PAGE
 15 *
 16 * PROGRAM CONTROL AND DISPLAY INFORMATION
 17 *
 18 *
 19 *
 20 * SENSE
 21 * SWITCH CONDITION ACTION
 22 * -----
 23 * 1 RESET NORMAL OPERATION
 24 * SET LOOP ON CURRENT TEST (SSA MUST BE ON
 25 * TO BYPASS THE ERROR-WAIT)
 26 *
 27 * 2 RESET REPEAT TEST WITH CURRENT PAGE LIMITS
 28 * AND/OR WITH CURRENT CORE PARAMETERS
 29 *
 30 * SET RECALCULATE REGISTER-PAGE LIMITS
 31 * AND/OR CORE SIZE LIMITS
 32 *
 33 * 3 RESET NORMAL OPERATION
 34 * SET HALT TO CHANGE MEMORY LIMITS
 35 * AND/OR RP LIMITS (SEE NEXT PAGE)
 36 *
 37 * 4 RESET HALT ON ERRORS
 38 * SET NO HALT ON ERRORS

39 PAGE

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

*
* PCP INTERRUPT - REINITIALIZE AND EXECUTE PROGRAM.* SENSE SWITCH 3 SET HALTS THE PROGRAM AT LOCATION LAB1. THE FOLLOWING
* REGISTERS WILL DISPLAY THE SPECIFIED INFORMATION :*

* REGISTER CONTENTS

* -----

* -----

* 0 VALUE OF STARTING PAGE SHOWN IN BITS 20-27
* 1 MAXIMUM PAGES IMPLEMENTED (BITS 20-27)
* 2 MINIMUM TEST CORE ADDRESS
* 3 MAXIMUM TEST CORE ADDRESS
* 4 PASS COUNT
* 5 ERROR COUNT

* REGISTERS 0-3 MAY BE ALTERED PRIOR TO CLEARING THE HALT

58 PAGE

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

* AS A RESULT OF ANY REGISTER-PAGE ERRORS :-
* THE FOLLOWING ERROR INFORMATION IS DISPLAYED IN THE SPECIFIED
* REGISTERS SUBSEQUENT TO THE ERROR HALT AT LOCATION LABELLED 'ERHALT'

* REGISTER CONTENTS

* -----

* -----

* 0 ERROR IDENTIFIER AND LOCATION
* 10R00PPR = (TYPE 1) REGISTER PAGE ERROR
* FAULTY BYTE R IN REGISTER R OF PAGE PP
* 20F00PPH = (TYPE 2) MISADDRESSED PAGE PP = ERROR
* IN BYTE R OF REGISTER R* 1 MAXIMUM PAGES IMPLEMENTED (APPLIES TO ALL TYPES)
* 2 CURRENT PATTERN (APPLIES TO ERROR-TYPE 1 ONLY)
* 3 RECEIVED PATTERN (APPLIES TO ERROR-TYPE 1 ONLY)
* 4 DIFFERING BITS IN R2 AND R4 (ERROR-TYPE 1 ONLY)* 5 DESIRED PAGE --- (APPLIES TO ERROR-TYPE 2 ONLY)
* 00000PPD = PAGE DESIRED WAS PP IN ADDRESSING* 'PP' VALUE RANGES ARE 00-1F FOR SIGMA 71 00-0F FOR SIGMA 5
* FOR MODULE LOCATIONS REFER TO TABLE '2-31' OF THE MANUAL

84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119

PAGE

* AS A RESULT OF ANY MEMORY ERROR :-
* THE FOLLOWING ERROR INFORMATION IS DISPLAYED IN THE SPECIFIED
* REGISTERS SUBSEQUENT TO THE ERROR HALT AT LOCATION '1F3'

REGISTER	CONTENTS
-----	-----
0	ERROR IDENTIFIER AND LOCATION 300YYYYY * (TYPE 3) ACCESS ERROR AT CORE ADDRESS YYYY 400YYYYY * (TYPE 4) EXECUTION ERROR AT CORE ADDRESS YYYY
1	MAXIMUM PAGE IMPLEMENTED
2	MAXIMUM CORE ADDRESS
3	ACCUMULATIVE ERROR COUNT
4	NUMBER OF PROGRAM PASSES
5	ERRONEOUS RESULT
6	PREDETERMINED RESULT
7	DIFFERENCE BETWEEN R5 AND R6

* ADDITIONAL ERROR WAIT LOCATIONS:
* HALT AT LOCATION '06A' SIGNIFIES FAULTY REG.0, OR PAGES 1,2,OR3, OR
* REU NO.1 INTERFERENCE, FAULTY BITS INDICATED BY ZEROS IN REGISTER 0
* FOR CORRECTIVE ACTION SEE PARAGRAPH 2-4 OF THE MANUAL
* HALT AT LOCATION '071' SIGNIFIES FAULTY R0 AT BITS SHOWN BY 1
* HALTS AT ALL ODD LOCATIONS '2AF' TO '277' INDICATE SPECIFIC
* SPURIOUS TRAP OR INTERRUPT, SEE LISTING FOR IDENTIFICATION

120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140

01 00040
01 00040

01 00040
01 00041
01 00042
01 00043
01 00044
01 00045
01 00046
01 00047
01 00048
01 00049
01 0004A
01 0004B
01 0004C
01 0004D
01 0004E
01 0004F

PAGE
BRG X1401

* TRAP LOCATIONS

0F4001FC	XPSD,4	NONOP
0F0001FA	XPSD,0	UNIMP
0F0001FE	XPSD,0	STACK
0F000202	XPSD,0	BFLB
0F000206	XPSD,0	FLGAT
0F00020A	XPSD,0	DEC
0F00020E	XPSD,0	TIMER
0F000222	XPSD,0	TRAPUN
0F000212	XPSD,0	CALL1
0F000216	XPSD,0	CALL2
0F00021A	XPSD,0	CALL3
0F00021E	XPSD,0	CALL4
0F000222	XPSD,0	TRAPUN
0F000222	XPSD,0	TRAPUN
0F000222	XPSD,0	TRAPUN
0F000222	XPSD,0	TRAPUN

141
142
143
144
145 01 00050 0F000226
146 01 00051 0F00022A
147 01 00052 3300022E
148 01 00053 3300022F
149 01 00054 33000230
150 01 00055 33000231
151 01 00056 0F000232
152 01 00057 0F000236
153 01 00058 0F00023A
154 01 00059 0F00023E
155 01 0005A 0F000242
156 01 0005B 0F000246
157 01 0005C 0F00024A
158 01 0005D 0F00024C
159 01 0005E 0F000236
160 01 0005F 0F000236

*
* INTERRUPT LOCATIONS
*

XPSD,0 POWON
XPSD,0 POWOFF
MTW,0 PULSE1
MTW,0 PULSE2
MTW,0 PULSE3
MTW,0 PULSE4
XPSD,0 MEMPAR
XPSD,0 INTUN
XPSD,0 CBUNT1
XPSD,0 CBUNT2
XPSD,0 CBUNT3
XPSD,0 CBUNT4
XPSD,0 INRUT
XPSD,0 PCPINT
XPSD,0 INTUN
XPSD,0 INTUN

161
162
163
164
165 01 00060 2F0002C1
166 01 00061 32000290
167 01 00062 48000290
168 01 00063 68300066
169 01 00064 32000000 A
170 01 00065 6830006B
171 01 00066 32000290
172 01 00067 6C000010 A
173 01 00068 69800061
174 01 00069 2E000000 A
175
176
177
178 01 0006A 68000061
179 01 0006B 22000000 A
180 01 0006C 48000000 A
181 01 0006D 68300072
182 01 0006E 6C000010 A
183 01 0006F 6980006B
184 01 00070 2E000000 A
185
186
187
188 01 00071 6800006B

*
* REGISTER 0 TEST - ENTRY FROM PROGRAM LOAD OR PCP INTERRUPT
*
START LRP ZFR8 PAGE 0
REUTST LW,0 MINS1 RO=-1
EBR,0 MINS1 IS RO=-1; TEST FOR REU AND RO
BCS,3 S+3 NR, GR WAIT
LW,0 0 IS RO=0
BCR,3 REUBK YES, NO REU INTERFERENCE
LW,0 MINS1 RO=-1
RD,0 X'10' SS1 SET
BCS,2 REUTST YES, TEST REU AND RO AGAIN
WAIT NO, EITHER REU OR RO FAULTY
*
* FAULTY RO OR REU - SEE PAGE 5 OF THIS LISTING UNDER 'ADDITIONAL ERROR'
*
REUBK B REUTST LOOP UNTIL BOTH REU AND RO ARE BK
LI,0 0 TEST RO FOR OPEN CIRCUIT
EBR,0 0 IS RO=0
BCR,3 ROGRAD YES, PROCEED WITH THE TEST
RD,0 X'10' SS1 SET
BCS,2 REUBK YES, TEST RO FOR OPEN CIRCUITS AGAIN
WAIT NO FAULTY AT BITS INDICATED BY 1
*
* FAULTY RO - SEE PAGE 5 OF THIS LISTING UNDER 'ADDITIONAL ERROR' WAI...
*
B REUBK

```

189
190
191
192 01 00072 321002A0
193 01 00073 6D101200 A
194 01 00074 320002A5
195 01 00075 35000011 A
196 01 00076 320002B9
197 01 00077 35000026 A
198 01 00078 320002C1
199 01 00079 350002BA
200 01 0007A 350002B6
201 01 0007B 320002H4
202 01 0007C 350002A4
203
204
205
206 01 0007D 320002BC
207 01 0007E 350002B6
208 01 0007F 350002B7
209 01 00080 650000R1
210 01 00081 480002RC
211 01 00082 350002B6
212 01 00083 480002A9
213 01 00084 6830008E
214 01 00085 320002C1
215 01 00086 2F0002R6
216 01 00087 32000292
217 01 00088 32100000 A
218 01 00089 6820008E
219 01 0008A 2F0002C1
220 01 0008B 320002R6
221 01 0008C 350002R7
222 01 0008D 68000080
223 01 0008E 2F0002C1
224 01 0008F 320002R7
225 01 00090 480002BC
    
```

PAGE
* INITIALIZATION PROCEDURE

```

*
ROG08D LW,1  ARMINI      ARM AND ENABLE PCP, PARITY INTERRUPT
        WD,1  X'1200'
        LW,0  HALT
        STW,0 X'111'
        LW,0  BRST
        STW,0 X'26'
        LW,0  ZERO      CLEAR PASS COUNTER
        STW,0 PASCTR
        STW,0 PASTAG    CLEAR INITIAL PASSING TAG
        LW,0  ONE       CLEAR ERROR COUNTER TO 1
        STW,0 ERRCTR
    
```

* PROCEDURE TO CALCULATE THE REGISTER PAGE LIMITS

```

*
RESET LW,0  REGLIM      BEGIN TO CALCULATE NO. OF PAGES
      STW,0  PAGE
      STW,0  PAGEP
PSCAN BIR,0  **1        INCREMENT PAGE COUNT
      EBR,0  REGLIM
      STW,0  PAGE      PAGE=00000PPF
      EBR,0  MAXPAG    ARE ALL 32 PAGES IMPLEMENTED
      BCR,3  ENDPAG    YES
      LW,0  ZERO
      LRP   PAGE
      LW,0  FIVES     FIVES =X'555555'
      LW,1  0          IS THIS PAGE IMPLEMENTED
      BCR,2  ENDPAG    NO
      LRP   ZERO      YES, INVESTIGATE NEXT PAGE, BY PAGE 0
      LW,0  PAGE
      STW,0  PAGEP
      B     PSCAN
      LRP   ZERO      SCAN NEXT PAGE
      LW,0  PAGEP     USE PAGE 0
      EBR,0  REGLIM   MASK OUT 4 LEAST SIG. DIGITS
    
```

```

227
228
229
230
231 01 00092 320002C2
232 01 00093 350002B6
233 01 00094 320002B6
234 01 00095 480002R9
235 01 00096 683000F5
236 01 00097 320002B6
237 01 00098 480002B6
238 01 00099 6500009A
239 01 0009A 350002B6
240
241
242
243 01 0009B 2F0002C1
244 01 0009C 320002B6
245 01 0009D 350000A5
246 01 0009E 3200029D
247 01 0009F 350002B6
248 01 000A0 320002B6
249 01 000A1 650000A2
250 01 000A2 350002B6
251 01 000A3 480002B6
252 01 000A4 68300094
253
254
255
256 01 000A5 00000000 A
257 01 000A6 350002B6
258 01 000A7 4800029D
259 01 000A8 35000290
260 01 000A9 320000A5
261 01 000AA 650000AB
262 01 000AB 350000A5

```

PAGE

```

*
* SELECT THE PAGE TO BE TESTED
*
TESTPG LW,0 7FSZB0 RO=X'FFFFFFF0'
STW,0 PAGE INITIALIZE PAGE COUNTER
NEWPAG LW,0 PAGE GET CURRENT PAGE
EBR,0 PAGLIM IS THIS LAST PAGE
BCR,3 TESTPP YES, GO TO DB PAGE ADDRESSING TEST
LW,0 PAGE GET CURRENT PAGE AGAIN
EBR,0 REGLIM EBR WITH F
BIR,0 **1 INCREMENT PAGE COUNTER
STW,0 PAGE STORE NEW PAGE COUNTER
*
* SELECT TEST PATTERNS IN CONSECUTIVE ORDER
*
GETPAT LRP ZERO RETURN TO PAGE ZERO
LW,0 PATSCT PATSCT=LW,0 PATTRN
STW,0 PATNBW SET PATTERN SELECTOR CODE
LW,0 MINS1 ALL 1'S
STW,0 PATCNT SET PATTERN COUNTER **1
LW,0 PATCNT GET PATTERN COUNTER
BIR,0 **1 INCREMENT PATTERN COUNTER
STW,0 PATCNT
EBR,0 PATLIM LAST PATTERN
BCR,3 NEWPAG
*
* EXECUTE ' LW,0 PATTRN + PATCNT ' TO POINT TO PROPER PATTERN
*
PATNBW DATA 0 SELECT TEST PATTERN
STW,0 PATSTB PUT CURRENT TEST PATTERN IN MEMORY
EBR,0 MINS1 FIND 1'S COMPLEMENT OF TEST PATTERN
STW,0 CMPATR STORE IT IN MEMORY
LW,0 PATNBW
BIR,0 **1
STW,0 PATNBW

```

```

263
264
265
266
267 01 000AC 320002C1
268 01 000AD 35000297
269 01 000AE 35000298
270 01 000AF 32000296
271 01 000F0 350000B4
272 01 000B1 3200029E
273 01 000B2 350000C0
274 01 000B3 2F0002B6
275 01 000B4 00000000 A
276
277
278
279
280 01 000B5 2F0002C1
281 01 000B6 32000298
282 01 000B7 48000297
283 01 000B8 683000BF
284 01 000B9 3F000294
285 01 000BA 48000298
286 01 000BH 350000D0
287 01 000BC 2F0002B6
288 01 000BD 00000000 A
289 01 000BE 2F0002C1
290 01 000BF 32000298
291 01 000C0 48000291
292 01 000C1 650000C2
293 01 000C2 35000298
294 01 000C3 4800029A
295 01 000C4 683000C6
296 01 000C5 680000B6

```

PAGE

```

*
* LOAD CURRENT REGISTER WITH PATTERN
*
DUMPAT LW,0 ZERO
STW,0 R R=0
STW,0 RR R-COUNTER = 0
LW,0 LDBPAT LDBPAT = LW,0 PATS TO
STW,0 SELECT GET REGISTER SELECTOR CODE
LW,0 STRPAT STRPAT = STW,0 TEMP
STW,0 STORE SET REGISTER STORAGE CODE
LRP PAGE SET PRINTER TO CURRENT PAGE
SELECT DATA 0 LOAD PATTERN TO CURRENT REGISTER R
*
* LOAD ALL REGISTERS ( EXCEPT CURRENT REG.) OF THE CURRENT PAGE WITH
* COMPLEMENT OF THE CURRENT PATTERN
*
REGLD LRP ZERO RETURN TO PAGE 0
LW,0 RR GET R-COUNTER
EBR,0 R IS R-COUNTER = TO CURRENT REG. R
BCR,3 PRESRG YES, SKIP LOADING IT WITH CMPATR
LW,0 LADDRG LADDRG = LW,0 CMPATR
EBR,0 RR MODIFY R FIELD
STW,0 REGM8D SET REGISTER SELECTOR CODE
LRP PAGE ADVANCE TO CURRENT PAGE
LW,0 REGM8D LOAD COMPL. OF PATTERN TO REG. R
DATA 0 RETURN TO PAGE 0
LRP ZERO GET R-COUNTER
LW,0 RR GET R-COUNTER
EBR,0 FIVEFS MODIFY LOWER BYTES FOR INCREMENTING
RIR,0 **1 INCREMENT R-COUNTER
STW,0 RR STORE IT BACK
EBR,0 RMAX WAS THIS LAST REGISTER
BCR,3 TSTREG YES, GO TEST THE CURRENT TEST-REG.
B REGLD REPEAT TO LOAD NEXT REGISTER

```

297
298
299
300
301 01 000C6 22000000 A
302 01 000C7 35000298
303 01 000C8 32000286
304 01 000C9 693000CC
305 01 000CA 32000297
306 01 000CB 683000D2
307 01 000CC 2F000286
308 01 000CD 00000000 A
309 01 000CE 2F0002C1
310 01 000CF 3200029F
311 01 000D0 4800028F
312 01 000D1 693000DF
313 01 000D2 32000297
314 01 000D3 48000291
315 01 000D4 650000D5
316 01 000D5 35000297
317 01 000D6 4800029A
318 01 000D7 683000A0
319
320 01 000D8 32000297
321 01 000D9 48000296
322 01 000DA 35000084
323 01 000DB 32000297
324 01 000DC 4800029E
325 01 000DD 350000CD
326 01 000DE 68000083

PAGE

* EXAMINE THE TEST REGISTER FOR CONTAINING THE CURRENT PATTERN

TSTREG	LI,0	0	
	STW,0	RR	INITIALIZE R-COUNTER
	LW,0	PAGE	IS THIS PAGE 0
	BCS,3	EXAMIN	YES, MAKE TEST
	LW,0	R	IS THIS R0 OF PAGE 0
	BCR,3	REG00D	YES, DO NOT TEST R0
EXAMIN	LRP	PAGE	RETURN TO TEST PAGE
STORE	DATA	0	STORE REG. R IN LOCATION TEMP
	LRP	ZERO	RETURN TO PAGE 0
	LW,0	TEMP	FETCH STORED DATA
	EBR,0	PATST0	COMPARE WITH CURRENT PATTERN
	BCS,3	BYTERR	UNEQUAL GO TO FIND FAULTY BYTE
REG00D	LW,0	R	GET R
	F0R,0	FIVEFS	MODIFY TO INCREMENT BY OVERFLOW
	BIR,0	*+1	INCREMENT R
	STW,0	R	STORE NEW VALUE OF R
	EBR,0	RMAX	LAST REGISTER
	BCR,3	NXTPAT	YES, REPEAT CURRENT PAGE TEST WITH NEXT PATTERN
	LW,0	R	
	F0R,0	LOADPAT	LOADPAT = LW,0 PATST0
	STW,0	SELECT	MODIFY LOAD LOCATION FOR NEXT REG.
	LW,0	R	
	EBR,0	STRPAT	STRPAT = STW,0 TEMP
	STW,0	STORE	MODIFY STORE LOCATION FOR NEXT REG.
	R	NEXTRG	GO TEST NEXT REGISTER

327
328
329
330
331 01 000DF 320002C1
332 01 000E0 35000288
333 01 000E1 32000286
334 01 000E2 350000F3
335 01 000E3 00000000 A
336 01 000E4 3500029C
337 01 000E5 3200029F
338 01 000E6 4800028F
339 01 000E7 4800029C
340 01 000E8 69300188
341 01 000E9 32000288
342 01 000EA 650000EB
343 01 000EB 35000288
344 01 000EC 48000284
345 01 000ED 683000F2
346 01 000EE 320000F3
347 01 000EF 650000F0
348 01 000F0 350000E3
349 01 000F1 680000E3
350
351
352
353 01 000F2 6C000010 A
354 01 000F3 698000DF
355 01 000F4 680000D2

PAGE

* FIND FAULTY BYTE IN THE SPECIFIED REGISTER

BYTERR	LW,0	ZFR0	
	STW,0	BYTCNT	INITIALIZE THE BYTE COUNTER
	LW,0	BYTMD	BYTMD = LW,0 BYT0
	STW,0	BYTN0W	SET BYE MODIFYING CODE
BYTN0W	DATA	0	GET PROPER BYT0'S MASK
	STW,0	MASK	STORE IN MASK
	LW,0	TEMP	GET STORED BYTE
	EBR,0	PATST0	TEST THE BYTE WITH ORIGINAL BYTE
	AND,0	MASK	DISCARD OTHER INTERFERING BYTES
	BCS,3	REGERR	ERROR, GO TO ERROR ROUTINE
RFTBYT	LW,0	BYTCNT	NO ERROR
	BIR,0	*+1	INCREMENT BYTE COUNTER
	STW,0	BYTCNT	
	EBR,0	RYTMAX	LAST BYTE
	BCR,3	TSTSS1	YES, TEST SS1 FOR REPETITION
	LW,0	BYTN0W	NO
	BIR,0	*+1	MODIFY LOCATION TO GET NEXT BYTE
	STW,0	BYTN0W	
	R	BYTN0W	GO TEST NEXT BYTE
	TSTSS1	R0,0	SS = SET IF TESTING THE SAME FAULTY REGISTER DESIRED
	BCS,8	BYTERR	IS SS1 SET
	R	REG00D	YES, REPEAT TESTING SAME REGISTER
			NO, ADVANCE TO TEST NEXT REGISTER

```

356
357
358
359
360 01 000F5 2F0002C1 TESTPP LRP ZERO SET RP TO PAGE ZERO
361 01 000F6 320002B9 LW,0 PAGLIM IS ONLY PAGE 0 IMPLEMENTED *C
362 01 000F7 68300156 BCR,3 CORRIZ YES, GO TO CORE TEST *C
363 01 000F8 320002C1 LW,0 ZERO
364 01 000F9 350002B6 STW,0 PAGE INITIALIZE PAGE COUNTER
365 01 000FA 320002C1 FILLIS LW,0 ZERO
366 01 000FB 35000297 STW,0 R R=0
367 01 000FC 32000295 LW,0 LDMNS1 SET CODE TO LOAD REGISTERS ==1
368 01 000FD 350000FF STW,0 MODREG
369 01 000FE 2F0002B6 LADREG LRP PAGE SET CURRENT PAGE
370
371
372
373 01 000FF 00000000 A * EXACUTE ' LW,R ==1 ' IN ORDER TO LOAD ALL REGS. OF CURRENT PAGE ==1
374 01 00100 2F0002C1 MODREG DATA 0
375 01 00101 32000297 LRP ZERO BACK TO PAGE 0
376 01 00102 48000291 LW,0 R FETCH R
377 01 00103 65000104 EBR,0 FIVEFS MODIFY LOWER BITS FOR INCREMENTATION
378 01 00104 35000297 BIR,0 *+1 INCREMENT R BY OVERFLOW
379 01 00105 4800029A STW,0 R STORE NEW R
380 01 00106 6830010B EBR,0 RMAX LAST REGISTER IN CURRENT PAGE
381 01 00107 32000297 BCR,3 FLPAGE YES, FLIP THE PAGE
382 01 00108 48000295 LW,0 R
383 01 00109 350000FF EBR,0 LDMNS1 LDMNS1= LW,0 MINS1
384 01 0010A 680000FF STW,0 MODREG MODIFY LOCATION TO SET NEXT REG. ==1
R LADREG LOAD NEXT R ==1
    
```

```

385
386
387
388
389 01 0010H 2F0002C1 * FLIP TO LOAD REGISTERS OF THE PAGE ==1
390 01 0010C 320002B6 FLPAGE LRP ZERO RETURN TO PAGE 0
391 01 0010D 480002B9 LW,0 PAGE GET PAGE COUNTER
392 01 0010E 68300114 EBR,0 PAGLIM LAST PAGE
393 01 0010F 320002B6 BCR,3 FULPGS YES
394 01 00110 480002BC LW,0 PAGE GET PAGE COUNTER
395 01 00111 65000112 EBR,0 REGLIM MODIFY TO INCREMENT BY OVERFLOW
396 01 00112 350002B6 BIR,0 *+1 INCREMENT PAGE COUNTER
397 01 00113 680000FA STW,0 PAGE STORE NEW VALUE OF THE PAGE COUNTER
398 01 00114 320002C1 B NO, LOAD NEXT PAGE ALL REGS. ==1
399 01 00115 350002B6 FULPGS LW,0 ZERO INITIALIZE PAGE COUNTER
400 01 00116 35000293 STW,0 PAGE INITIALIZE PAGE FLIP
401 01 00117 2F0002B6 BEGPAG LRP PAGE SET RP TO CURRENT PAGE
402 01 00118 320002C1 LW,0 ZERO CLEAR REGISTER 0
403 01 00119 32A002C1 LW,8 ZERO CLEAR REGISTER 8
    
```

404									
405									
406									
407									
408	01	0011A	2F0002C1	FLIPAG	LRP	ZERO			RETURN TO PAGE 0
409	01	0011B	32000293		LW,0	FLPCNT			
410	01	0011C	480002B9		EBR,0	PAGLIM			LAST PAGE
411	01	0011D	68300120		BCR,3	PAGNXT			YES, PROCEED TO NEXT PAGE
412	01	0011E	32000293		LW,0	FLPCNT			GET PAGE FLIP COUNTER
413	01	0011F	4800028C		EBR,0	REGLIM			MODIFY TO INCREMENT
414	01	00120	65000121		BIR,0	*+1			INCREMENT BY OVERFLOW
415	01	00121	35000293		STW,0	FLPCNT			STORE NEW VALUE OF PAGE FLIP
416	01	00122	320002C1		LW,0	ZERO			
417	01	00123	2F000293		LRP	FLPCNT			RETURN TO SAME PAGE FLIPPED
418	01	00124	4800029D		EBR,0	MINS1			CLEAR REGISTER 0
419	01	00125	69300137		BCS,3	ERRROT7			MISADDRESSING IN REGS 0-7 THIS PAGE
420	01	00126	3200029D		LW,0	MINS1			RESTORE REGISTER 0 =-1
421	01	00127	4880029D		EBR,8	MINS1			CLEAR REGISTER 8
422	01	00128	6930013D		BCS,3	ERRROT7			MISADDRESSING IN REGS 8-F THIS PAGE
423	01	00129	2F000293	FRESHP	LRP	FLPCNT			
424	01	0012A	3280029D		LW,8	MINS1			
425	01	0012B	3200029D		LW,0	MINS1			
426	01	0012C	6800011A		B	FLIPAG			GO TO FLIP THE PAGE AND TEST
427	01	0012D	32000286		LW,0	PAGE			SET RP TO CURRNT PAGE
428	01	0012E	4800028C	PAGNXT	EBR,0	REGLIM			MODIFY PAGE TO INCREMENT
429	01	0012F	65000130		BIR,0	*+1			INCREMENT THE PAGE
430	01	00130	35000286		STW,0	PAGE			STORE NEW VALUE OF PAGE
431	01	00131	48000289		EBR,0	PAGLIM			LAST PAGE
432	01	00132	68300156		BCR,3	CORSIZ			YES, GO TO CORE TEST
433	01	00133	32000286		LW,0	PAGE			NO, FETCH PAGE TESTED
434	01	00134	35000293		STW,0	FLPCNT			STORE IT TO START FLIPPING FROM HERE
435	01	00135	3200029D		LW,0	MINS1			RESTORE REGISTER 0 TO =-1
436	01	00136	68000117		B	BEGPAG			PROCEED TO TEST NEXT PAGE

437									
438									
439									
440									
441	01	00137	3500028D	ERRROT7	STW,0	SAVERR			SAVE FAULTY REGISTER
442	01	00138	3200029D		LW,0	MINS1			RESTORE RO =-1
443	01	00139	2F0002C1		LRP	ZERO			BACK TO PAGE ZERO
444	01	0013A	320002C1		LW,0	ZERO			RO=0
445	01	0013B	35000297		STW,0	R			SELECT RO
446	01	0013C	68000141		B	PFAULT			
447	01	0013D	3500028D	ERRROT7	STW,0	SAVERR			SAVE FAULTY REGISTER
448	01	0013E	2F0002C1		LRP	ZERO			BACK TO PAGE 0
449	01	0013F	32000299		LW,0	RB			SELECT RB
450	01	00140	35000297		STW,0	R			
451	01	00141	320002C1	PFAULT	LW,0	ZERO			
452	01	00142	35000288		STW,0	BYTCNT			BYTE COUNT 0
453	01	00143	32000286		LW,0	BYTMD			BYTMD=LW,0 BYTES
454	01	00144	35000145		STW,0	BYTCUR			
455	01	00145	00000000 A	BYTCUR	DATA	0			SELECT UNDESIRED BYTES
456	01	00146	3500029C		STW,0	MASK			STORE IN LOCATION MASK
457	01	00147	3200028C		LW,0	SAVERR			FETCH FAULTY REGISTER
458	01	00148	4800029C		AND,0	MASK			SELECT DESIRED BYTE
459	01	00149	693001C5		BCS,3	PAGERR			ANY DIGIT =-1 IF YES NOTE AS ERROR
460	01	0014A	32000288	RETPAG	LW,0	BYTCNT			NO
461	01	0014B	6500014C		BIR,0	*+1			INCREMENT BYTE COUNTER
462	01	0014C	35000288		STW,0	BYTCNT			
463	01	0014D	48000284		EBR,0	BYTMAX			LAST BYTE
464	01	0014E	68300153		BCR,3	SS1ST			CHECK SS1
465	01	0014F	32000145		LW,0	BYTCUR			
466	01	00150	65000151		BIR,0	*+1			INCREMENT LOCATION TO TEST NEXT BYTE
467	01	00151	35000145		STW,0	BYTCUR			
468	01	00152	68000148		B	BYTCUR			GO TO TEST NEXT BYTE
469	01	00153	6C000010 A	SS1ST	RD,0	X'10'			SS1 SET
470	01	00154	69800141		BCS,8	PFAULT			YES, REPEAT TEST FOR THE SAME PAGE
471	01	00155	68000129		B	FRESHP			NO,


```

PAGE
*
* CALCULATE MAXIMUM CORE ADDRESS
*
CORISZ LRP ZERO RESET PAGE POINTFR
476 01 00156 2F0002C1 LW,0 PASTAG IS THIS THE FIRST PASS
477 01 00157 320002BB BCR,3 *+3 YES, CALCULATE CORE SIZE
478 01 00158 6830015B RD,0 X'10' IS SS2 SET
479 01 00159 6C000010 A BCR,4 CORFIL NO, USE CURRENT CORE SIZE
480 01 0015A 68400168 LW,1 N300 YES, RECALCULATE CORE SIZE
481 01 0015B 321002B3 LW,0 MEMFIL
482 01 0015C 320002AC SETFIL BIR,0 *+1 INCREMENT STW ADDRESS
483 01 0015D 6500015E STW,0 *+1
484 01 0015E 3500015F DATA 0 EXECUTE STW,1 (R0)+1
485 01 0015F 00000000 A BIR,1 SETFIL INCREMENT FILL DATA
486 01 00160 6510015D LW,1 MAXCOR 128K CORE IMPLEMENTED
487 01 00161 321002A8 AND,1 MAXCOR TRAP RETURN = MASK BUT NON-ADDRESS
488 01 00162 481002A8 STW,1 MEMAX SAVE MAX ADDRESS
489 01 00163 351002A8 LW,1 P300
490 01 00164 321002B5 STW,1 MEMIN SAVE MIN TEST ADDRESS
491 01 00165 351002AD LW,0 FIVES
492 01 00166 320002B2 STW,0 PASTAG STORE NON-ZERO NO. IN PASTAG
493 01 00167 350002BB
494
495
*
* SET EACH CORE LOCATION EQUAL TO ITS OWN ADDRESS
*
CORFIL LW,8 MEMST0
496 01 00168 32A002AF EBR,8 MEMIN ADD MIN TEST ADDRESS
497 01 00169 488002AD LW,6 MEMIN INITIAL ADDRESS AND TEST VALUE
498 01 0016A 326002AD CORLBD STW,8 *+1
499 01 0016B 358001AC DATA 0 EXECUTE STW,6 TEST ADDRESS
500 01 0016C 00000000 A LW,9 MEMAX
501 01 0016D 00000000 LW,9 MEMAX
502 01 0016E 329002A8 EBR,9 6 TEST VALUE = MAX ADDRESS
503 01 0016F 48900006 A BCR,3 MACTST YES
504 01 0016F 68300173 BIR,6 *+1 NO, INCREMENT TEST VALUE
505 01 00170 65600171 BIR,8 *+1 INCREMENT TEST ADDRESS
506 01 00171 65800172 BCR,0 CORLBD
507 01 00172 6800016B

```

```

PAGE
*
* TEST CORE MEMORY BETWEEN DEFINED LIMITS FOR CONTENT EQUAL TO ADDRESS
*
MACTST LW,A STORCR
508 01 00173 32A002BE EBR,A MEMIN ADD MIN TEST ADDRESS
509 01 00174 48A002AD LW,B BTERR ERROR BRANCH FOR MEM EXECUTE TEST
510 01 00175 32B002A3 LW,F MEMLBD
511 01 00176 328002AE EBR,F MEMIN ADD TEST ADDRESS
512 01 00177 488002AD LW,6 MEMIN INITIAL TEST VALUE
513 01 00178 326002AD MACLUP STW,8 *+1
514 01 00179 3580017A DATA 0 EXECUTE LW,5 TEST ADDRESS
515 01 0017A 00000000 A LW,7 6 PREDETERMINED VALUE
516 01 0017B 32700006 A EBR,7 5 PREDETERMINED = ACTUAL
517 01 0017C 48700005 A BCR,3 *+2 YES
518 01 0017D 6930017F BCR,0 MACERR NO, MEMORY ACCESS ERROR
519 01 0017E 680001CF RD,0 X'10' SS1 SET
520 01 0017F 6C000010 A MAERET BCS,A MACLUP+1 YES, REPEAT TEST FOR THIS ADDRESS
521 01 00180 6780017A STW,A *+1 NO,
522 01 00181 35A00182 DATA 0 STORE (BCR,0 MEMERR)FOR EXECUTE TEST
523 01 00182 00000000 A LW,9 MEMAX
524 01 00183 329002A8 EBR,9 6 TEST VALUE = MAX ADDRESS
525 01 00184 48900006 A BCR,3 MEXTST YES, PROCEED TO NEXT TEST
526 01 00185 6830018A BIR,6 *+1 INCREMENT TEST VALUE
527 01 00186 65600187 BIR,8 *+1 INCREMENT TEST ADDRESS
528 01 00187 65800188 BIR,A *+1 INCREMENT REFILL ADDRESS
529 01 00188 65A00189 BCR,0 MACLUP
530 01 00189 68000179

```

535 PAGE
536 *
537 * TEST INSTRUCTION EXECUTION FROM EACH LOCATION WITHIN MEMORY LIMITS
538 *

539	01	0018A	329002A3	MEXTST	LW,9	BTERR	LOAD BRANCH TO ERROR
540	01	0018B	328002C0		LW,8	STORE9	LOAD STORE R9
541	01	0018C	488002AD		EOR,8	MEMIN	ADD MIN TEST ADDRESS
542	01	0018D	37A002A1		LW,A	BIRL0D	LOAD TEST RIR
543	01	0018E	328002BF		LW,B	ST0BIR	LOAD STORE RA
544	01	0018F	488002AD		EOR,B	MEMIN	ADD MIN TEST ADDRESS
545	01	00190	320002A2		LW,D	BT0BIR	LOAD BRANCH TO TEST ADDRESS
546	01	00191	48D002AD		EOR,D	MEMIN	ADD MIN TEST ADDRESS
547	01	00192	35B00193	MEXLUP	STW,B	*+1	
548	01	00193	00000000 A		DATA	0	EXECUTE STW,A TEST ADDRESS
549	01	00194	32C002AA	TESTEX	LW,C	MAXP0S	RC = LARGEST POSITIVE VALUE
550	01	00195	35D00196		STW,D	*+1	
551	01	00196	00000000 A		DATA	0	EXECUTE BCR,0 TEST ADDRESS
552	01	00197	6C000010 A	EXRET	RD,0	X'10'	SUCCESSFUL EXECUTION RETURN
553	01	00198	69800194		BCR,B	TESTEX	SS1 SET - REPEAT TEST FOR THIS ADDR
554	01	00199	3580019A		STW,8	*+1	
555	01	0019A	00000000 A		DATA	0	REPLACE BIR WITH BCR TO ERROR
556	01	0019B	32E00008 A		LW,E	8	CURRENT TEST LOCATION
557	01	0019C	48E002A8		AND,E	MAXC0R	ADDRESS MASK
558	01	0019D	48E002A8		EOR,E	MEMAX	CURRENT ADDRESS = MEMORY LIMIT
559	01	0019E	683001A3		BCR,3	PASINC	YES, EXECUTION TEST COMPLETED
560	01	0019F	658001A0		BIR,R	*+1	NO, TEST NEXT LOCATION
561	01	001A0	658001A1		BIR,B	*+1	
562	01	001A1	65D001A2		BIR,D	*+1	
563	01	001A2	68000192		BCR,0	MEXLUP	

564 PAGE
565 *
566 * END OF PROGRAM PASS. INCREMENT PASS COUNTER AND DISPLAY MEMORY
567 * PARAMETERS FOR ALTERATION IF REQUESTED.
568 *

569	01	001A3	324002FA	PASINC	LW,4	PASCTR	
570	01	001A4	654001A5		BIR,4	*+1	
571	01	001A5	354002FA		STW,4	PASCTR	
572	01	001A6	370002F8		LW,0	PAGREG	
573	01	001A7	6C000010 A		RD,0	X'10'	SS3 SET
574	01	001A8	682001R1		BCR,P	REITER	NR
575	01	001A9	371002F9		LW,1	PAGLIM	
576	01	001AA	322002AD		LW,2	MEMIN	
577	01	001AB	323002A8		LW,3	MEMAX	
578	01	001AC	325002A4		LW,5	ERRCTR	
579	01	001AD	2E000000 A		WAIT		YES, HALT FOR CHANGE OF REGISTER- PAGE LIMITS AND/OR MEMORY LIMITS
580							
581	01	001AE	351002F9		STW,1	PAGLIM	
582	01	001AF	352002AD		STW,2	MEMIN	
583	01	001H0	353002A8		STW,3	MEMAX	
584	01	001B1	350002B6	REITER	STW,0	PAGE	ENTER DESIRED STARTING PAGE
585	01	001B2	350002B8		STW,0	PAGBEG	
586	01	001B3	6C000010 A		RD,0	X'10'	SS2 SET
587	01	001B4	68400098		BCR,4	GETPAT	REPEAT TEST WITH CURRENT PAGE LIMITS AND/OR CURRENT CHG PARAMETERS
588							
589	01	001B5	320002C1		LW,0	ZERO	
590	01	001B6	350002B8		STW,0	PAGBEG	
591	01	001B7	6800007D		B	RESET	RETURN TO RECALCULATE PARAMETERS

```

592                                     PAGE
593                                     *
594                                     * ERROR ROUTINES FOR REGISTER PAGE TESTS
595                                     *
596 01 00188 320002C1 REGERR LW,0 ZERO CLEAR REGISTER ZERO
597 01 00189 480002B6 EBR,0 PAGE RECORD PAGE
598 01 0018A 48000297 EBR,0 R RECORD R
599 01 0018B 48000288 EBR,0 BYCNT RECORD BYTE
600 01 0018C 4800029R EBR,0 REGIND REGIND=X'10000000'
601 01 0018D 321002B7 LW,1 BYTRET RETURN ENTRY
602 01 0018E 351001EA STW,1 RETURN
603 01 0018F 321002B9 LW,1 PAGLIM LOAD REG.1 WITH MAX. PAGE IMPLEMENTED
604 01 001C0 322002BF LW,2 PATST0 LOAD REG.2 WITH CURRENT PATTERN
605 01 001C1 3230029F LW,3 TEMP LOAD REG. 3 WITH PATTERN RECEIVED
606 01 001C2 32400002 A LW,4 2
607 01 001C3 48400003 A EBR,4 3 LOAD REG.4 WITH DIFFERING BITS
608 01 001C4 680001E2 B ERROR
609 01 001C5 320002C1 PAGERR LW,0 ZERO CLEAR RO
610 01 001C6 48000293 EBR,0 ELPCNT RECORD HIGHER PAGE NUMBER BITS 23-27
611 01 001C7 48000297 EBR,0 R RECORD R IN BITS R=11
612 01 001C8 48000288 EBR,0 BYCNT RECORD BYTE NO. BITS 29-31
613 01 001C9 480002RD EBR,0 PGAIND PGAIND=X'20000000'
614 01 001CA 325002B6 LW,5 PAGE RECORD DESIRED PAGE IN R5=BITS23-27
615 01 001CB 321002BA STW,1 PAGRET RETURN ENTRY
616 01 001CC 351001EA STW,1 RETURN
617 01 001CD 321002B9 LW,1 PAGLIM RECORD PAGES IMPLEMENTED IN R1
618 01 001CE 680001E2 B ERROR

```

```

619                                     PAGE
620                                     *
621                                     * ERROR ROUTINES FOR MEMORY TESTS
622                                     *
623 01 001CF 32000006 A MACERR LW,0 6 FAILING ADDRESS
624 01 001D0 480002A6 EBR,0 MACERI ERROR ID
625 01 001D1 32F002A7 LW,F MACRET RETURN ENTRY
626 01 001D2 35F001FA STW,F RETURN
627 01 001D3 321002B9 FRINFR LW,1 PAGLIM MAXIMUM PAGES IMPLEMENTED
628 01 001D4 322002B9 LW,2 MEMAX MAXIMUM CORE ADDRESS
629 01 001D5 323002A4 LW,3 ERRCTR ERROR COUNT
630 01 001D6 324002BA LW,4 PASCTR PASS COUNT
631 01 001D7 680001E2 BCR,0 ERROR
632 01 001D8 3200000A A MEXERR LW,0 R FAILING ADDRESS
633 01 001D9 480002AR AND,0 MAXCHR ADDRESS MASK
634 01 001DA 480002B1 EBR,0 MEXERI ERROR ID
635 01 001DB 32F002B0 LW,F MEXRET RETURN ENTRY
636 01 001DC 35F001FA STW,F RETURN
637 01 001DD 3250000C A LW,5 C RESULT IN RC AFTER BIR,C
638 01 001DE 326002B2 LW,6 MINUS1 CORRECT RESULT IN RC
639 01 001DF 32700005 A LW,7 5
640 01 001E0 48700006 A EBR,7 6 DIFFERENCE
641 01 001E1 680001D3 BCR,0 ERINFB
642
643
644 01 001E2 60000041 A ERRPR WD,0 X'41' TURN ON ALARM
645 01 001E3 60000010 A RD,0 X'10' OS4 SET
646 01 001E4 691001E6 BCS,1 4*2 YES, NO HALT BY ERROR
647 01 001E5 2F000000 A FRHALT WAIT
648 * REFER TO PAGE 4 OF LISTING FOR AMPLIFYING ERROR INFORMATION
649 01 001E6 60000040 A WD,0 X'40' TURN OFF ALARM
650 01 001E7 320002A4 LW,0 ERRCTR INCREMENT ERROR COUNT
651 01 001E8 650001E9 BIR,0 4*1
652 01 001E9 350002A4 STW,0 ERRCTR
653 01 001EA 00000000 A RETURN DATA 0 RETURN BRANCH

```

			PAGE		
654					
655					
656			*	TRAP PROCESSING SWITCH	
657			*		
658				BOUND	8
659	01	001EC	00000000	A NONBP	DATA 0
660	01	001ED	00000000	A	DATA 0
661	01	001EE	000001F0		DATA NONBP+4
662	01	001EF	00000000	A	DATA 0
663	01	001FD	68000252		BCR,0 TRAP40 INTERRUPT SYSTEM FAULT
664	01	001F1	68000252		BCR,0 TRAP40 MEMORY PROTECT VIOLATION
665	01	001F2	68000252		BCR,0 TRAP40 MODE VIOLATION
666	01	001F3	2E000000	A	WAIT
667	01	001F4	68000162		BCR,0 MAXMEM NONEXISTENT MEMORY
668	01	001F5	2E000000	A	WAIT
669	01	001F6	2E000000	A	WAIT
670	01	001F7	2E000000	A	WAIT
671	01	001F8	68000252		BCR,0 TRAP40 NONEXISTENT INSTRUCTION
672					BOUND 8
673	01	001FA	00000000	A UNIMP	DATA 0
674	01	001FB	00000000	A	DATA 0
675	01	001FC	00000254		DATA TRAP41
676	01	001FD	00000000	A	DATA 0
677	01	001FE	00000000	A STACK	DATA 0
678	01	001FF	00000000	A	DATA 0
679	01	00200	00000256		DATA TRAP42
680	01	00201	00000000	A	DATA 0
681	01	00202	00000000	A	DATA 0
682	01	00203	00000000	A	DATA 0
683	01	00204	00000258		DATA TRAP43
684	01	00205	00000000	A	DATA 0
685	01	00206	00000000	A FLBAT	DATA 0
686	01	00207	00000000	A	DATA 0
687	01	00208	0000025A		DATA TRAP44
688	01	00209	00000000	A	DATA 0

			PAGE		
689					
690			*		
691	01	0020A	00000000	A DEC	DATA 0
692	01	0020B	00000000	A	DATA 0
693	01	0020C	0000025C		DATA TRAP45
694	01	0020D	00000000	A	DATA 0
695	01	0020E	00000000	A TIMER	DATA 0
696	01	0020F	00000000	A	DATA 0
697	01	00210	0000025E		DATA TRAP46
698	01	00211	00000000	A	DATA 0
699	01	00212	00000000	A CALL1	DATA 0
700	01	00213	00000000	A	DATA 0
701	01	00214	00000260		DATA TRAP48
702	01	00215	00000000	A	DATA 0
703	01	00216	00000000	A CALL2	DATA 0
704	01	00217	00000000	A	DATA 0
705	01	00218	00000262		DATA TRAP49
706	01	00219	00000000	A	DATA 0
707	01	0021A	00000000	A CALL3	DATA 0
708	01	0021B	00000000	A	DATA 0
709	01	0021C	00000264		DATA TRAP4A
710	01	0021D	00000000	A	DATA 0
711	01	0021E	00000000	A CALL4	DATA 0
712	01	0021F	00000000	A	DATA 0
713	01	00220	00000266		DATA TRAP4B
714	01	00221	00000000	A	DATA 0
715	01	00222	00000000	A TRAPUN	DATA 0
716	01	00223	00000000	A	DATA 0
717	01	00224	00000268		DATA TUNASS
718	01	00225	00000000	A	DATA 0

719 PAGE
 720 *
 721 * INTERRUPT PROCESSING SWITCH
 722 *
 723 BBUND 8
 724 01 00226 00000000 A PWBON DATA 0
 725 01 00227 00000000 A DATA 0
 726 01 00228 0000026A DATA INT50
 727 01 00229 00000000 A DATA 0
 728 01 0022A 00000000 A PWB0FF DATA 0
 729 01 0022B 00000000 A DATA 0
 730 01 0022C 0000026C DATA INT51
 731 01 0022D 00000000 A DATA 0
 732 01 0022E 00000000 A PULSE1 DATA 0
 733 01 0022F 00000000 A PULSE2 DATA 0
 734 01 00230 00000000 A PULSE3 DATA 0
 735 01 00231 00000000 A PULSE4 DATA 0
 736 01 00232 00000000 A MEMPAR DATA 0
 737 01 00233 00000000 A DATA 0
 738 01 00234 0000026E DATA INT56
 739 01 00235 00000000 A DATA 0
 740 01 00236 00000000 A INTUN DATA 0
 741 01 00237 00000000 A DATA 0
 742 01 00238 00000270 DATA IUNASS
 743 01 00239 00000000 A DATA 0
 744 01 0023A 00000000 A COUNT1 DATA 0
 745 01 0023B 00000000 A DATA 0
 746 01 0023C 00000272 DATA INT58
 747 01 0023D 00000000 A DATA 0
 748 01 0023E 00000000 A COUNT2 DATA 0
 749 01 0023F 00000000 A DATA 0
 750 01 00240 00000274 DATA INT59
 751 01 00241 00000000 A DATA 0

752 PAGE
 753 *
 754 01 00242 00000000 A COUNT3 DATA 0
 755 01 00243 00000000 A DATA 0
 756 01 00244 00000276 DATA INT5A
 757 01 00245 00000000 A DATA 0
 758 01 00246 00000000 A COUNT4 DATA 0
 759 01 00247 00000000 A DATA 0
 760 01 00248 0000027A DATA INT5B
 761 01 00249 00000000 A DATA 0
 762 01 0024A 00000000 A INOUT DATA 0
 763 01 0024B 00000000 A DATA 0
 764 01 0024C 0000027A DATA INT5C
 765 01 0024D 00000000 A DATA 0
 766 01 0024E 00000000 A PCPINT DATA 0
 767 01 0024F 00000000 A DATA 0
 768 01 00250 00000060 RESTRT DATA START
 769 01 00251 00000000 A DATA 0

PAGE

* TRAP HALTS FOR IDENTIFICATION OF SPURIOUS TRAPS *

770									
771									
772									
773									
774									
775	01	00252	2E000000	A	TRAP40	BOUND	8		NONALLOWED OPERATION
776	01	00253	68000060			WAIT			
777	01	00254	2F000000	A	TRAP41	BCR,0	START		UNIMPLEMENTED INSTRUCTION
778	01	00255	68000060			WAIT			
779	01	00256	2E000000	A	TRAP42	BCR,0	START		PUSH-DOWN STACK LIMIT REACHED
780	01	00257	68000060			WAIT			
781	01	00258	2E000000	A	TRAP43	BCR,0	START		FIXED-POINT ARITHMETIC OVERFLOW
782	01	00259	68000060			BCR,0	START		
783	01	0025A	2E000000	A	TRAP44	WAIT			FLOATING-POINT FAULT
784	01	0025B	68000060			BCR,0	START		
785	01	0025C	2E000000	A	TRAP45	WAIT			DECIMAL ARITHMETIC FAULT
786	01	0025D	68000060			BCR,0	START		
787	01	0025E	2E000000	A	TRAP46	WAIT			WATCHDOG TIMER RUN-OUT
788	01	0025F	68000060			BCR,0	START		
789	01	00260	2F000000	A	TRAP4R	WAIT			CALL1
790	01	00261	68000060			BCR,0	START		
791	01	00262	2E000000	A	TRAP49	WAIT			CALL2
792	01	00263	68000060			BCR,0	START		
793	01	00264	2E000000	A	TRAP4A	WAIT			CALL3
794	01	00265	68000060			BCR,0	START		
795	01	00266	2E000000	A	TRAP4R	WAIT			CALL4
796	01	00267	6F000060			BCR,0	START		
797	01	00268	2E000000	A	TUNASS	WAIT			UNASSIGNED TRAP 45,47,4C-4F
798	01	00269	68000060			BCR,0	START		

PAGE

* INTERRUPT HALTS FOR IDENTIFICATION OF SPURIOUS INTERRUPTS *

799									
800									
801									
802									
803									
804	01	0026A	2F000000	A	INT50	BOUND	8		POWER ON
805	01	0026B	0E000250			WAIT			
806	01	0026C	2F000000	A	INT51	LPSD,0	RESTR		POWER OFF
807	01	0026D	0F000250			WAIT			
808	01	0026E	2E000000	A	INT56	LPSD,0	RESTR		MEMORY PARITY
809	01	0026F	0E000250			WAIT			
810	01	00270	2E000000	A	TUNASS	LPSD,0	RESTR		UNASSIGNED INTERRUPT 57,5E,5F
811	01	00271	0E000250			WAIT			
812	01	00272	2E000000	A	INT5R	LPSD,0	RESTR		COUNTER 1 ZERO
813	01	00273	0F000250			WAIT			
814	01	00274	2E000000	A	INT59	LPSD,0	RESTR		COUNTER 2 ZERO
815	01	00275	0F000250			WAIT			
816	01	00276	2E000000	A	INT5A	LPSD,0	RESTR		COUNTER 3 ZERO
817	01	00277	0E000250			WAIT			
818	01	00278	2E000000	A	INT5B	LPSD,0	RESTR		COUNTER 4 ZERO
819	01	00279	0E000250			WAIT			
820	01	0027A	2E000000	A	INT5C	LPSD,0	RESTR		INPUT/OUTPUT
821	01	0027B	0E000250			WAIT			

					PAGE	
822						
823	01	0027C	3C3C3C3C	A	PATRN	DATA X'13C3C3C3'
824	01	0027D	C3C3C3C3	A		DATA X'C3C3C3C3'
825	01	0027E	5A5A5A5A	A		DATA X'5A5A5A5A'
826	01	0027F	A5A5A5A5	A		DATA X'A5A5A5A5'
827	01	00280	FF000000	A	BYTE0	DATA X'FF000000'
828	01	00281	00FF0000	A	BYTE1	DATA X'00FF0000'
829	01	00282	0000FF00	A	BYTE2	DATA X'0000FF00'
830	01	00283	000000FF	A	BYTE3	DATA X'000000FF'
831	01	00284	00000004	A	BYTMAX	DATA X'4'
832	01	00285	4800029C	A	BYTAND	AND,0 MASK
833	01	00286	32000280	A	BYTMOD	LW,0 BYTE0
834	01	00287	480000E9	A	BYTRET	R RETBYT
835	01	00288	00000000	A	BYTCNT	DATA 0
836	01	00289	68000060	A	BRST	B START
837	01	0028A	6800014A	A	PAGRET	B RETPAG
838	01	0028B	00000008	A	PATLIM	DATA X'8'
839	01	0028C	3200027C	A	PATSCT	LW,0 PATRN
840	01	0028D	20000000	A	PGAINO	DATA X'20000000'
841	01	0028E	00000000	A	PATCNT	DATA 0
842	01	0028F	00000000	A	PATSTO	DATA 0
843	01	00290	00000000	A	CMPATR	DATA 0
844	01	00291	00FFFFFF	A	FIVFFS	DATA X'FFFFFF'
845	01	00292	00555555	A	FIVES	DATA X'555555'
846	01	00293	00000000	A	FLPCNT	DATA 0
847	01	00294	32000290	A	LADRG	LW,0 CMPATR
848	01	00295	32000290	A	LDMNS1	LW,0 MINS1
849	01	00296	3200028F	A	LBDPAT	LW,0 PATSTO
850	01	00297	00000000	A	R	DATA 0
851	01	00298	00000000	A	RR	DATA 0
852	01	00299	00800000	A	RR	DATA X'800000'
853	01	0029A	01000000	A	RMAX	DATA X'1000000'
854	01	0029B	10000000	A	REGIND	DATA X'10000000'
855	01	0029C	00000000	A	MASK	DATA 0
856	01	0029D	FFFFFFFF	A	MINS1	DATA X'FFFFFFFF'
857	01	0029E	3500029F	A	STRPAT	STW,0 TEMP
858	01	0029F	00000000	A	TEMP	DATA 0

					PAGE	
859						
860	01	002A0	00000810	A	ARMINT	DATA X'810'
861	01	002A1	65C00197	A	BIRLBD	BIR,C EXRET
862	01	002A2	68000000	A	BTBRIR	RCR,C 0
863	01	002A3	680001D8	A	BYBERR	RCR,C MEXERR
864	01	002A4	00000000	A	FRRCTP	DATA 0
865	01	002A5	2E000000	A	HALT	WAIT
866	01	002A6	30000000	A	MACERI	DATA X'30000000'
867	01	002A7	6800017F	A	MACRFT	RCR,C MACRET
868	01	002A8	0001FFFF	A	MAXC8R	DATA X'0001FFFF'
869	01	002A9	0000020F	A	MAXPAG	DATA X'20F'
870	01	002AA	7FFFFFFF	A	MAXPRS	DATA X'7FFFFFFF'
871	01	002AB	00000000	A	MEMAX	DATA 0
872	01	002AC	35100300	A	MEMFIL	STW,1 X'300'
873	01	002AD	00000000	A	MEMIN	DATA 0
874	01	002AE	32500000	A	MEMLBD	LW,5 0
875	01	002AF	35600000	A	MEMSTO	STW,6 0
876	01	002B0	68000197	A	MEXRET	RCR,C EXRET
877	01	002B1	40000000	A	MEXERI	DATA X'40000000'
878	01	002B2	80000000	A	MINUS1	DATA X'80000000'
879	01	002B3	FFF0300	A	N300	DATA X'FFF0300'
880	01	002B4	00000001	A	ONE	DATA 1
881	01	002B5	00000300	A	P300	DATA X'300'
882	01	002B6	00000000	A	PAGE	DATA 0
883	01	002B7	00000000	A	PAGEP	DATA 0
884	01	002B8	00000000	A	PAGBFG	DATA 0
885	01	002B9	00000000	A	PAGLIM	DATA 0
886	01	002BA	00000000	A	PASCTR	DATA 0
887	01	002BB	00000000	A	PASTAG	DATA 0
888	01	002BC	0000000F	A	REGLIM	DATA F
889	01	002BD	00000000	A	SAVERR	DATA 0
890	01	002BE	35800000	A	STRCP	STW,B 0
891	01	002BF	35A00000	A	STRBIR	STW,A 0
892	01	002C0	35900000	A	STORE9	STW,9 0
893	01	002C1	00000000	A	ZFR8	DATA 0
894	01	002C2	FFFFFFFF	A	ZFR8	DATA X'FFFFFFFF'
895			01 00060		END	START