


# RPC 4000 ELECTRONIC COMPUTER SYSTEM

## MAINTENANCE AND TRAINING MANUAL



**EDP SERVICE  
DEPARTMENT**

## PREFACE

This manual contains all the necessary information for the maintenance of the RPC-4000 Computer System. The manual is divided into the following parts, each preceded by its own Table of Contents:

SECTION 1:	INTRODUCTION
SECTION 2:	INSTALLATION
SECTION 3:	OPERATIONS
SECTION 4:	THEORY OF OPERATION
SECTION 5:	MAINTENANCE
APPENDIX 1:	RPC-4010 LOGIC EQUATIONS
APPENDIX 2:	RPC-4500 LOGIC EQUATIONS
APPENDIX 3:	RPC-4000 <u>SYSTEM SCHEMATICS</u>
APPENDIX 4:	RPC-4010 <u>CENTRAL COMPUTER SCHEMATICS</u>
APPENDIX 5:	RPC-4500 <u>TYPEWRITER AND READER-PUNCH SCHEMATICS</u>

SECTION 1

INTRODUCTION

<u>SECTION</u>		<u>PAGE</u>
1.1	Purpose of Manual	1-7
1.2	Purpose of Equipment	1-7
1.3	Description of System	1-7
1.4	RPC 4010 Computer	1-7
1.4.1	Word Structure	1-8
1.4.2	Registers	1-9
1.4.3	Memory	1-10
1.4.4	Phasing	1-10
1.5	RPC 4500 Tape-Typewriter System	1-12
1.5.1	RPC 4430 Reader-Punch	1-13
1.5.2	RPC 4480 Typewriter	1-13

ILLUSTRATIONS

<u>FIGURE</u>		<u>PAGE</u>
1-1	RPC 4010 Computer	1-8
1-2	Word Structure	1-9
1-3	Memory Drum	1-10
1-4	Fast Access and Double-Access Tracks	1-11
1-5	RPC 4430 Reader/Punch	1-12
1-6	RPC 4480 Typewriter	1-13

TABLES

<u>TABLE</u>		<u>PAGE</u>
1-1	List of Auxiliary Equipment	1-7

SECTION 1

INTRODUCTION

1.1 Purpose of Manuscript--This manuscript is issued as the basic source of technical information on the RPC-4000 Electronic Computer System. Descriptive data, explanations of the theory of operation, and operating and maintenance instructions are provided herein for the two units of the basic RPC-4000 system (the RPC-4010 Computer and the RPC-4500 Tape-Typewriter System).

1.2 Purpose of Equipment--The RPC-4000 is a general purpose, solid-state, internally programmed, electronic computer system. It provides operating speeds, memory capacity, and operating features normally associated with larger computer systems. The RPC-4000 system is designed to meet the computing needs of scientific, engineering, and business data processing functions.

1.3 Description of System--The RPC-4000 system may be assembled from a variety of available peripheral equipment in addition to the RPC-4010 Computer and RPC-4500 Tape-Typewriter System covered in this manual. A complete manual is furnished for each of the devices available for use with the basic RPC-4000 system (table 1-1).

TABLE 1-1

LIST OF AUXILIARY EQUIPMENT

MODEL NO.	DESCRIPTION	CHARACTERISTICS
RPC-4410	Photo-Electric Tape Reader	Reads 500 characters per second
RPC-4431	Auxiliary Reader/Punch	Reads 60 characters per second Punches 30 characters per second
RPC-4440	High Speed Punch	Punches 300 characters per second
RPC-4430	Auxiliary Typewriter	Types 10 characters per second
RPC-4600	Auxiliary Tape-Typewriter	Identical to the RPC-4500 but does not contain master input/output control

*RPC 4431  
Reads 120 CP.  
Punches 60 CP*

1.4 RPC-4010 Computer--The heart of the RPC-4000 system is the RPC-4010 Computer (figure 1-1), which contains arithmetic and control registers and internal memory for the system. Operation of the computer is under control of an internally stored program. The operator is provided with means to select any one of a wide variety of operational modes, ascertain internal states of operation by means of a visual display and he may interrupt, intervene, or alter the system program through an array of indicators and manually operated switches located on the control panels.






FIGURE 1-1 RPC 4010 COMPUTER

The RPC-4010 Computer is a two address, serial, binary, digital, calculating device with a magnetic drum memory of approximately 8,000 words capacity. Minimum command execution time is four word periods, or about one millisecond.

#### 1.4.1 Word Structure

The basic unit of information is a word containing 32 bits, which may represent either a data word or an instruction word. When used as a data word, the most significant bit position indicates the algebraic sign. The remaining 31 bits represent up to nine significant decimal digits in fractional binary representation.

Instruction words hold the command identification in the 5 most significant bit positions, followed by two 13 bit addresses. The last address is that of the next instruction to be searched for and executed. Each address identifies the track number (first seven bits) and sector number (next six bits) which locate the operand or instruction in main memory.

The least significant bit position of each instruction word controls the addition of the index register content to the operand address of the instruction

as it is used from memory. A zero in the least significant bit position leaves the instruction unchanged. A one in the least significant bit position will augment the operand address by the number in the operand address portion of the index register.

Normal numbers are represented in fractional binary notation as a sign and 31 bits. Negative numbers, with a "1" in the sign bit, are held as two's complements. Multiplication produces a double length product with no sign bit in the lower half. The lower half has only 31 bits, so the LSB is zero. A double length number, such as produced by multiplication, is used as the numerator for double length division. Also, shifting preserves the format of the upper and lower halves of double length numbers (figure 1-2).




FIGURE 1-2 WORD STRUCTURE

#### 1.4.2 Registers

There are four 1-word registers in the RPC-4010, each with a capacity of one 32 bit word. Two of the registers are used as operating accumulators. They are the upper and lower accumulators, designated U and L, respectively. The third register is the command register, C, which holds instruction words. The fourth register is the index register, X, which is used to modify operand addresses, to hold the repeat count for a repeat command, and to hold the location of the operand when a successful comparison has been made.

By application of appropriate exchange commands, the lower accumulator may be operated in lengthened mode. That is, L is an eight word length register rather than the normal one word length. In lengthened mode, the eight words in L have primitive sector numbers 0 through 7, corresponding to the main memory sector numbers reduced modulo 8. Any addressed instruction operating on L, then operates on the word or words with appropriate primitive sector numbers. When L is put in the one word length mode, that word of lengthened L whose primitive sector number is the same as the primitive sector number of the exchange command operand address will be retained in L.

### 1.4.3 Memory

The magnetic drum main memory contains 128 tracks, numbered 0 through 127. Each track contains 64 words, which are identified by sector numbers 0 through 63 (figure 1-3). To decrease access time, two of the tracks are designated dual access tracks, and one as a fast access track. In the dual access tracks, two track numbers refer to the same track, but at different times. This permits each word in such a track to be accessible twice during each drum revolution. The fast access track is an 8 word circulating line with a main memory track address, in which each of the 8 words is accessible 8 times per drum revolution. The use of the above features decreases the total memory capacity below the potential 8,192 words, but increases the speed of running optimized programs (figure 1-4).




FIGURE 1-3 MEMORY DRUM

### 1.4.4 Phasing

Operation of the RPC-4010 Computer takes place in four phases. These are:

- Phase 1 Search for Next Instruction
- Phase 2 Read Instruction into Command Register
- Phase 3 Search for Operand
- Phase 4 Execute Command




FIGURE 1-4 FAST ACCESS AND DOUBLE ACCESS TRACKS

The search phases (1 and 3) may take from 1 to 64 word times, determined by the relative sector addresses of the instruction and operand word locations. Phase 2 is executed in 1 word time, and for most commands phase 4 is also 1 word time in length. For SHIFT, SHIFT LEFT AND COUNT, MULTIPLY, and DIVIDE commands, phase 4 has a primary execution of 1 word time and a secondary execution, designated phase 4a, of up to 66 word times.

The repeat mode is applicable to all commands except SHIFT, SHIFT LEFT AND COUNT, MULTIPLY, DIVIDE and REPEAT. The effect of repeat mode is to repeat the execution (phase 4) of a command up to 128 times. Repeat mode is applied to a command by preceding the command with a REPEAT command, which loads the repeat count (the number of times the instruction is to be repeated) into the next instruction track of the index register. An instruction to which repeat mode is applied begins execution at its operand address and continues for the designated number of sectors within the addressed track. That is, no change of track number occurs, but sectors are considered in turn, regardless of the starting point.

The duration of the secondary part of phase 4 for the SHIFT LEFT AND COUNT and SHIFT commands depends on the number of places shifted. If the primary part of phase 4 is one word period, the total SHIFT or SHIFT LEFT AND COUNT time is 4 word periods plus 1 word period for each bit shifted. The total phase 4 time for MULTIPLY or DIVIDE is 67 word periods.

There are some exceptions to the normal phase sequence. A successful TRANSFER ON MINUS or TRANSFER ON BRANCH CONTROL command uses what is normally the operand address to locate the next instruction. In this case, phases 4 and 1 are skipped, and phase 3 (during which the address is searched for) advances directly to phase 2. Consequently, these commands may take as little as 2 word periods. Unsuccessful executions of these commands take 1 word period in phases 3 and 4, and a normal phase 1 is entered.

The computer will stop in blocked state, phase 3, in response to a STOP command, or when in one operation mode. A start signal from the START COMPUTE switch will unblock the search for operand in phase 3, and allow the computer to proceed. In one operation mode, blocked state is entered every time a command is read into the command register.

1.5 RPC-4500 Tape-Typewriter--The basic input/output unit of the RPC-4000 system is the RPC-4500 Tape-Typewriter System, which is composed of an RPC-4430 Paper Tape Reader/Punch (figure 1-5) and a separately packaged RPC-4480 Typewriter




FIGURE 1-5 RPC 4430 READER/PUNCH




FIGURE 1-6 RPC 4480 TYPEWRITER

(figure 1-6). These two units are interconnected to form a multiple-function system, capable of a wide variety of operations, both on-line and off-line.

#### 1.5.1 RPC-4430 Reader/Punch

The RPC-4430 Reader/Punch provides communication into and out of the computer by means of punched paper tape. The reader portion is capable of operating at a speed of 60 characters per second; the punch section operates at a speed of 30 characters per second. All data moving into or out of the computer from any input or output device passes through the system control section of the RPC-4430 Reader/Punch, where parity checking is accomplished.

#### ✓1.5.2 RPC-4480 Typewriter

The RPC-4480 Typewriter is designed specifically for the RPC-4000 system. The typing speed is 10 characters per second under automatic control. The RPC-4430 and RPC-4480 are so interlocked, that any combination of devices may be used to produce both paper tapes and hard copy proofs. The effective speed of any combination is that of the slowest unit. Keyboard operation of the typewriter is identical to that of conventional machines except for the addition of a SPECIAL key, which allows the operator to backspace both the paper tape in the punch and the typewriter carriage.

SECTION 2  
INSTALLATION

<u>SECTION</u>		<u>PAGE</u>
2.1	Unpacking and Inspection	2-5
2.2	Site Preparation	2-5
2.3	Equipment Set-Up	2-5
2.4	Checkout	2-5

ILLUSTRATIONS

<u>FIGURE</u>		<u>PAGE</u>
2-1	RPC 4000 System - Interconnecting Cables	2-6
2-2	Drum Shipping Screw Location	2-6

TABLES

<u>TABLE</u>		<u>PAGE</u>
2-1	RPC 4000 System - Component Dimensions	2-5

SECTION 2  
INSTALLATION

2.1 Unpacking and Inspection--All RPC-4000 system installations will normally be handled by Control Data service personnel. However, the equipment has been designed so that installation in any office or engineering lab is possible with little, or no, site preparation. Therefore installation may be accomplished by the purchaser (table 2-1).

TABLE 2-1  
RPC-4000 SYSTEM  
COMPONENT DIMENSIONS

DESIGNATION	DESCRIPTION	W	D	H	WEIGHT
RPC-4010	Computer	46 3/4"	27"	34 3/4"	498 lbs.
RPC-4430	Reader/ Punch	23 3/8"	27 5/8"	32 1/4"	246 lbs.
RPC-4480	Typewriter and Table	46 3/4"	27 3/4"	29 1/2"	244 lbs.

Each unit is carefully packaged and completely assembled, except for the RPC-4480, which is packaged as two separate units--the typewriter and the desk. Interconnecting cables are provided for completing all necessary circuits (figure 2-1).

2.2 Site Preparation--The compact, solid-state design of the system eliminates most site preparation problems. The displacement factor of all units is less than 60 pounds per square foot. Standard 110-120 volt AC outlets provide the necessary power to operate the system. Special air conditioning is not necessary, due to the low heat dissipation of the equipment.

2.3 Equipment Set-Up--Components of the RPC-4000 system may be arranged in any convenient order as long as the interconnecting cables are plugged in as illustrated (figure 2-1). The memory drum must be prepared by removing the shipping screw which bears against the end of the motor shaft. The shipping screw must be replaced with a cap screw (figure 2-2).

CAUTION

Prior to initial starting, check the freeness of the unit by rotating the drum manually (see Section 5.4.1, Head Adjustment and Replacement Procedure, Step 4).

Every typebar of the typewriter must be manually lifted to the platen before the application of power, to prevent damage to the typebars.

2.4 Checkout--Initial checkout shall be performed by Control Data service personnel upon completion of each system installation.






FIGURE 2-1 RPC 4000 SYSTEM-INTERCONNECTING CABLES




FIGURE 2-2 DRUM SHIPPING SCREW LOCATION

## SECTION 3

## OPERATION

<u>SECTION</u>		<u>PAGE</u>
3.1	Operating Controls and Procedures	3-5
3.2	RPC 4010 Control Panel	3-5
	Power ON, Power OFF	3-5
	Start Compute	3-5
	One Operation	3-5
	Set Input Mode	3-6
	Execute Lower Accumulator	3-6
	Branch Control	3-6
	Digital Display	3-6
3.3	Control Panel Operations	3-6
3.4	RPC 4430 Primary Control Panel	3-7
	System Power	3-7
	Single Character Mode	3-7
	Parity Inhibit, Parity Reset	3-7
	Master Reset	3-7
	Input Duplication, Reset, Select	3-7
	Start Read, Stop Read	3-7
	Start Compute	3-7
3.5	RPC 4430 Auxiliary Control Panel	3-8
	Power	3-9
	Selection Monitor	3-9
	Typewriter to Computer	3-10
	Reader to Computer	3-10
	Aux. Typewriter to Computer	3-10
	Computer to Typewriter	3-10
	Computer to Punch	3-10
	Computer to Aux Typewriter	3-10
	Tape Monitor	3-10
	Conditional Stop	3-10
	Tape Feed	3-10
	Typewriter Select, Punch Select, Reader Select	3-10
	Single Char. Mode	3-10

## ILLUSTRATIONS

<u>FIGURE</u>		<u>PAGE</u>
3-1	RPC 4010 Control Panel	3-5
3-2	RPC 4430 Reader/Punch Control Panel	3-8
3-3	RPC 4430 Reader/Punch Auxiliary Control Panel	3-9

## SECTION 3

### OPERATION

**3.1 Operating Controls and Indicators**--The operating controls for the RPC-4000 system are contained on three control panels, in addition to the typewriter keyboard. The RPC-4010 Computer control panel provides operator control of the computer and the digital display on which the contents of the register are displayed.

The two control panels on the RPC-4430 Reader/Punch provide manual control of the input/output devices, either on-line or off-line. The primary control panel provides operator control over the complete RPC-4000 system and gives a visual representation of the next character to be read. The auxiliary control panel gives the operator manual control of the Reader/Punch and Typewriter whether they are operating on-line or off-line.

**3.2 RPC-4010 Control Panel**--The computer control panel (figure 3-1) contains the switches necessary to provide operator control of the computer and the digital display on which the contents of the four registers are displayed.

The POWER ON and POWER OFF switches are non-latching. When the power is off, no lights are on. When the POWER ON switch is depressed, a holding relay closes which completes the AC circuit to the drum motor, fan, and DC power supply. When the POWER ON button glows it indicates that the AC power circuit is complete.




FIGURE 3-1 RPC 4010 CONTROL PANEL

Recording is prevented by a time delay until the drum reaches full speed in order to prevent loss of data from main memory. When the time delay relay closes, power is available for the rest of the control panel lights. The START COMPUTE light is turned on, and other lights may be on, depending on the setting of the switches. This indicates that the computer is ready to operate.

There are two indicator lights, a red one labeled STOP and an amber one labeled COMPUTE. The COMPUTE light is on when there is continual cycling through the phases, and the STOP light is on when the computer is stopped in phase 1 or phase 3. When the computer is stopped, it may be started by pressing the button labeled START COMPUTE.

The switch labeled ONE OPERATION is a latching switch. When it is depressed, the computer will stop in phase 3 after the execution of each instruction.

The effect of the SET INPUT MODE switch is dependent on the ONE OPERATION switch. With the ONE OPERATION switch depressed, the SET INPUT MODE switch conditions the computer to accept information from the input devices by setting an INPUT command (08) in the order flip-flops. With the ONE OPERATION switch not depressed, the SET INPUT MODE switch clears the lower accumulator.

The EXECUTE LOWER ACCUMULATOR switch is effective only when the ONE OPERATION switch is depressed. When it is depressed in the ONE OPERATION mode, the lower accumulator, rather than memory, becomes the source of the next instruction.

To input and execute an instruction manually, the following steps are followed:

1. Depress ONE OPERATION.
2. Depress SET INPUT MODE.
3. Depress EXECUTE LOWER ACCUMULATOR.
4. Read in one or two words from the typewriter or tape. If two words are read, the first word goes into the upper accumulator. The last word entered remains in the lower accumulator and is the instruction to be executed.
5. Depress START COMPUTE (or stop code on tape, or stop code key on typewriter).

The instruction in the lower accumulator will be transferred to the command register and executed. To input additional instructions and execute them, repeat steps 3, 4, and 5.

The BRANCH CONTROL light comes on when the branch control flip-flop is turned on. Depressing the BRANCH CONTROL switch resets the branch control flip-flop. The BRANCH switches, labeled 1, 2, 4, 8, 16, and 32 are used in conjunction with the SENSE (00) command to sense the operand track number of this command. When any bit of the track number corresponds to a depressed BRANCH switch, the branch control flip-flop is turned on.

The DIGITAL DISPLAY is a cathode ray tube covered with a mask to designate the four sweeps which display the contents of U, L, C, and X. Three controls are provided beneath the face of the oscilloscope to allow the operator to align the four sweeps in their respective windows. Two RECORD switches are located under a sliding panel to protect a program that is to be stored permanently. The left hand switch inhibits recording in tracks 0 through 15. The right hand switch inhibits recording in tracks 16 through 31.

3.3 Control Panel Operations--The operator may step through a program without executing any of the commands, by manipulating the SET INPUT and START COMPUTE switches, with the computer in one operation mode. With the ONE OPERATION switch depressed, the SET INPUT switch is depressed. This sets up an input order which is executed instead of the order in the C register, which remains unchanged. When the START COMPUTE switch is depressed, the input order is initiated and the computer stops in phase 1. Pressing the START COMPUTE switch will then end the input cycle and replace the contents of the C register with the contents of the memory location specified by the previous next instruction address in C. Because the ONE OPERATION switch is latched, the computer then stops in phase 3.

If the operator wishes to step through a program, executing one operation at a time, he may do so by depressing the ONE OPERATION switch. When the START COMPUTE switch is depressed, the computer will execute the instruction in C, copy the next instruction into C and stop.

To enter a bootstrap routine into the computer, both the ONE OPERATION and EXECUTE LOWER ACCUMULATOR switches are latched, and the SET INPUT switch is depressed. When the START COMPUTE switch is depressed, the input command set up by the SET INPUT switch is executed and the selected input device is started. After the information is read into the computer, the input device sends the computer a start signal as a result of: reading a stop code on the tape, depressing the stop code key on the typewriter, or depressing the START COMPUTE switch on the primary control panel of the RPC-4430 Reader/Punch, which places the computer in phase 3. With the EXECUTE LOWER ACCUMULATOR switch latched, the instruction which has just been read into L is transferred to C before phase 3 is entered. The START COMPUTE switch is depressed to execute the instruction, and the SET INPUT switch is depressed to set the computer for another input. Both the ONE OPERATION and EXECUTE LOWER ACCUMULATOR switches are unlatched, and the START COMPUTE switch is depressed to execute the input instruction. When these last operations are completed, manual loading is finished and the balance of the bootstrap program enters the computer under program control.

3.4 RPC-4430 Primary Control Panel--Control of input and output of information is exercised through the primary control panel of the RPC-4430 Reader/Punch, located on the top right hand side of the unit (figure 3-2). The functions of the switches on this panel are as follows:

SYSTEM POWER is a two-position switch which is used to turn electrical power on or off for all input and output devices in the system. The POWER switches on the individual input or output devices are connected in series with this SYSTEM POWER switch, so that both switches must be on to apply power to the unit.

SINGLE CHAR. MODE is a two-position switch used to stop input and start the computer after each character is read. The SINGLE CHAR. MODE switch also enables the computer to receive some characters it would otherwise ignore. The computer cannot be used in lengthened lower mode with the RPC-4500 in single character mode.

There are two switches associated with the PARITY MONITOR. INHIBIT is a two-position switch used to inhibit parity checking of input data when latched. RESET is a momentary switch to reset the error when a parity error is detected and the computer stops.

The MASTER RESET switch, when depressed, disconnects all selected input and output units from the computer.

There are two switches associated with INPUT DUPLICATION. The SELECT switch allows selected output devices to duplicate input data as it enters the system. The RESET switch inhibits input duplication.

The START READ and STOP READ switches are used to initiate and inhibit the operation of the selected input device.

The START COMPUTE switch manually initiates computer operation.

In addition to the controls on the primary control panel, there are seven character indicator lights which represent the bit pattern of the next character to be read into the computer.




FIGURE 3-2 RPC 4430 READER/PUNCH CONTROL PANEL

3.5 RPC-4430 Auxiliary Control Panel--In addition to its operation as the input/output control unit of the RPC-4000 system, the RPC-4500 Tape-Typewriter System may be used off-line as a tape controlled, tape producing, manual or automatic typewriter. Selection of input or output units to be connected to the computer

is also controlled by the auxiliary control panel located on the top left hand side of the RPC-4430 Reader/Punch (figure 3-3).

The POWER switch turns the RPC-4500 power on or off. The SELECTION MONITOR indicator glows, indicating that a unit of the RPC-4500, selected for operation with the computer, is in the off-line mode of operation.




FIGURE 3-3 RPC 4430 READER/PUNCH AUXILIARY CONTROL PANEL



Six switches are provided to manually interconnect the input and output units of the RPC-4500 with the computer. The labels on these switches indicate their functions as follows: TYPEWRITER TO COMPUTER, READER TO COMPUTER, AUX. TYPEWRITER TO COMPUTER, COMPUTER TO TYPEWRITER, COMPUTER TO PUNCH, and COMPUTER TO AUX. TYPEWRITER.

TAPE MONITOR lights are provided for both the tape reader and the tape punch. When either of the units is out of tape, or the tape is jammed, the light will glow to indicate the unit that is inoperative.

The CONDITIONAL STOP switch is depressed to allow continued operation of an input device when a stop code is sensed.

The TAPE FEED switch is depressed to punch sprocket feed holes in the paper tape.

Three switches are provided to select the RPC-4500 units to operate in the off-line mode. The switches are labeled: TYPEWRITER SELECT, PUNCH SELECT, and READER SELECT. START READ and STOP READ switches are provided to initiate or inhibit reader operation in the off-line mode. The SINGLE CHAR. MODE switch allows the reader to read only one character and stop.

SECTION 4  
THEORY OF OPERATION

<u>SECTION</u>		<u>PAGE</u>
4.1	General	4-9
4.2	RPC 4010 Computer	4-10
4.3	RPC 4010 Control Panel	4-10
	Power ON, Power OFF	4-10
	Start Compute	4-11
	One Operation	4-12
	Set Input Mode	4-12
	Branch Control	4-13
	Record	4-13
4.4	Digital Display	4-13
4.5	Memory	4-16
4.5.1	Read and Record Technique	4-18
4.5.2	Clock and Timing Tracks	4-20
4.5.3	Circulating Lines	4-21
4.5.4	Record Amplifier	4-24
4.5.5	Read Amplifier	4-24
4.5.6	Main Memory	4-24
4.5.7	Column Drivers	4-26
4.5.8	Row Drivers	4-26
4.6	Logic Board	4-29
4.7	Flip-Flop	4-30
4.8	Phase Sequencing	4-31
4.9	Execution of Commands	4-34
4.9.1	00 HLT	4-34
4.9.2	00 SNS	4-36
4.9.3	01 CXE	4-37
4.9.4	02 RAU	4-37
4.9.5	03 RAL	4-38
4.9.6	04 SAU	4-38
4.9.7	05 MST	4-38
4.9.8	06 LDC	4-39
4.9.9	07 LDX	4-40
4.9.10	08 INP	4-40
4.9.11	09 EXC	4-44
4.9.12	10 DVU	4-46

## SECTION 4

## THEORY OF OPERATION (Cont.)

<u>SECTION</u>		<u>PAGE</u>
4.9.13	11 DIV	4-49
4.9.14	12 SRL (LEFT)	4-49
4.9.15	12 SRL (RIGHT)	4-53
4.9.16	13 SLC	4-55
4.9.17	14 MPY	4-57
4.9.18	15 MPT	4-60
4.9.19	16 PRD	4-61
4.9.20	17 PRU	4-65
4.9.21	18 EXT	4-66
4.9.22	19 MML	4-66
4.9.23	20 CME	4-66
4.9.24	21 CMG	4-67
4.9.25	22 TMI	4-68
4.9.26	23 TBC	4-68
4.9.27	24 STU	4-69
4.9.28	25 STL	4-69
4.9.29	26 CLU	4-70
4.9.30	27 CLL	4-70
4.9.31	28 ADU	4-71
4.9.32	29 ADL	4-71
4.9.33	30 SBU	4-72
4.9.34	31 SBL	4-73
4.10	RPC 4500 Tape-Typewriter System	4-74
4.10.1	System Control, On-Line	4-76
4.10.2	System Control, Off-Line	4-77
4.10.3	Device Control	4-77
4.11	RPC 4500 Controls	4-78
4.11.1	Primary Control Panel	4-78
	System Power	4-79
	Parity Monitor, Reset	4-80
	Parity Monitor, Inhibit	4-80
	Master Reset	4-81
	Input Duplication	4-81
	Start Read, Stop Read	4-82
	Start Compute	4-82
	Single Character Mode	4-83

## SECTION 4

## THEORY OF OPERATION (Cont.)

<u>SECTION</u>		<u>PAGE</u>
4.11.2	Auxiliary Control Panel	4-84
	Power	4-84
	Selection Monitor	4-84
	Typewriter to Computer	4-84
	Reader to Computer	4-84
	Aux. Typewriter to Computer	4-84
	Computer to Typewriter	4-85
	Computer to Punch	4-87
	Computer to Aux. Typewriter	4-87
	Reader Tape Monitor	4-87
4.11.3	Off-Line Control	4-88
	Conditional Stop	4-88
	Tape Feed	4-88
	Typewriter Select	4-89
	Punch Select	4-89
	Reader Select	4-89
	Start Read, Stop Read	4-90
	Single Character Mode	4-90
	Start Compute	4-92
	Ready	4-92
4.12	Reader Input	4-92
	Reader select flip-flop	4-92
	Input flip-flop	4-94
	Advance flip-flop	4-95
	Select signal	4-95
	B flip-flops	4-97
	Tape feed	4-99
	Reader clutch	4-99
	Input begin	4-100
	Input enable	4-100
4.13	Punch Output	4-105
4.14	Typewriter Control	4-108

## ILLUSTRATIONS

<u>FIGURE</u>		<u>PAGE</u>
4-1	RPC 4000 Computer System Block Diagram	4-9

## SECTION 4

## THEORY OF OPERATION (Cont.)

<u>FIGURE</u>		<u>PAGE</u>
4-2	Computer Power Circuit	4-10
4-3	Start Compute Circuit	4-11
4-4	One Operation Interlock	4-12
4-5	Digital Display Horizontal Drive Circuit	4-14
4-6	Digital Display Vertical Drive Circuit	4-15
4-7	Digital Display Timing	4-16
4-8	Digital Display Diagram	4-17
4-9	Main Memory Head Selection - Record	4-18
4-10	Main Memory Timing Waveforms	4-19
4-11	Read Record Heads	4-20
4-12	Clock Generator	4-21
4-13	Timing Signals	4-22
4-14	Circulating Lines	4-23
4-15	Record Amplifier	4-25
4-16	Read Amplifier	4-26
4-17	V <sub>r</sub> Flip-Flop	4-27
4-18	W Flip-Flop	4-27
4-19	Main Memory Head Selection - Read	4-28
4-20	Diode Logic	4-29
4-21	RPC 4010 Flip-Flop	4-30
4-22	RPC 4010 Command Waveforms	4-34
4-23	Shift and Normalize Timing Chart	4-50
4-24	Shift Left - W/P 3 to End	4-52
4-25	Shift Right - W/P 3 to End	4-54
4-26	RPC 4500 Tape-Typewriter System	4-75
4-27	RPC 4430 Reader/Punch	4-76
4-28	Tape-Typewriter Backspace Circuit	4-78
4-29	Typewriter Keyboard	4-79
4-30	Reader/Punch Control Panels	4-79
4-31	RPC 4500 System Power Circuit	4-80
4-32	Parity Monitor Reset and Inhibit Circuits	4-80
4-33	Master Reset Circuit	4-81
4-34	Input Duplication Select and Reset Circuits	4-81
4-35	Start Read and Stop Read Circuits (On-Line)	4-82
4-36	Start Compute Circuit	4-82

## SECTION 4

## THEORY OF OPERATION (Cont.)

<u>FIGURE</u>		<u>PAGE</u>
4-37	Single Character Mode Circuit (On-Line)	4-83
4-38	RPC 4500 Unit Power Circuit	4-84
4-39	Selection Monitor Circuit	4-85
4-40	Typewriter to Computer Circuit	4-85
4-41	Reader to Computer Circuit	4-86
4-42	Auxiliary Typewriter to Computer Circuit	4-86
4-43	Computer to Typewriter Circuit	4-86
4-44	Computer to Punch Circuit	4-87
4-45	Computer to Auxiliary Typewriter Circuit	4-87
4-46	Tape Monitor Circuits	4-88
4-47	Conditional Stop Circuit	4-88
4-48	Tape Feed Circuit	4-89
4-49	Typewriter Select Circuit	4-89
4-50	Punch Select Circuit	4-90
4-51	Reader Select Circuit	4-90
4-52	Start Read/Stop Read Circuits (Off-Line)	4-91
4-53	Single Character Mode Circuit (Off-Line)	4-91
4-54	Start Compute Signal	4-92
4-55	Synchronizing Signals ( $Z_R$ , $R_1$ , $Z_O$ , $R_2$ )	4-93
4-56	Reader Select ( $Q_R$ )	4-94
4-57	Input Flip-Flop ( $I_C$ )	4-95
4-58	Synchronizing Signals ( $A_C$ , $Z_Q$ , $R_3$ )	4-96
4-59	Select Signal (S)	4-96
4-60	B Flip-Flop Circuit	4-97
4-61	Reader Tape Feed	4-99
4-62	Reader Clutch	4-100
4-63	Cam Timing	4-101
4-64	Parity Error Circuit	4-102
4-65	Punch Clutch	4-106
4-66	Punch Magnets	4-107
4-67	Typewriter Input Select Circuits	4-109
4-68	OK To Type Signal	4-110

TABLES

<u>TABLE</u>		<u>PAGE</u>
4-1	RPC 4010 Computer Division Timetable	4-48
4-2	RPC 4010 Computer Multiplication Timetable	4-58
4-3	RPC 4010 Computer - Quantities Added During MPT Command	4-62
4-4	RPC 4010 Computer Alphanumeric and Function Code	4-63
4-5	Input/Output Selection Codes, RPC 4000 System	4-64

SECTION 4

THEORY OF OPERATION

4.1 General--The logical design of the RPC-4000 computer system is based on the specification of conditions under which the states of the internal flip-flops are determined, or output signals are generated. These conditions are described symbolically as logical function of the states of these flip-flops and inputs to the logical network.

The algebraic equations used in describing logical operations are expressed as minus five volts corresponding to the on (or true) state of the signal, and zero volts corresponding to the off (or false) state of the signal.

With respect to the flip-flops, an unmodified character denotes the signal derived from the on side of the flip-flop, and an underscored character denotes the signal derived from the off side of the flip-flop. For example, with flip-flop F on, the F output is true (-5V) and the F output is false (0V). With F off, the F output is false (0V) and the F output is true (-5V).

The conditions required to set a flip-flop on or off are denoted by a prime (') symbol after the character, thus the equation  $F' = \underline{F} G \underline{H} + \dots$  indicates: set the F flip-flop true if F is false, G is true, and H is false. The plus sign followed by three periods indicates that the F' signal may be generated by additional terms not included in this equation.

For the purpose of understanding the theory of operation, the RPC-4000 computer system may be divided into five major sections: the control panel, the main memory, the four operating registers, the logic sections, and the input/output section (figure 4-1).




FIGURE 4-1 RPC 4000 COMPUTER SYSTEM BLOCK DIAGRAM



4.2 RPC-4010 Computer--The control panel contains the switches necessary to provide operator control of all computer functions. A display of the contents of the four operating registers is provided on the panel, along with associated controls.

Main memory is composed of 8,008 words of storage on a magnetic drum, and the associated logic necessary to locate a specific track and sector of the drum. One hundred twenty-eight track addresses are provided, each with sixty-four sectors of one word length (32 bits).

The four operating registers are normally one word circulating lines, recording on and reading from the magnetic drum.

The logic section of the RPC-4010 Computer contains the electronic circuits which perform control and arithmetic functions according to program or operator instructions.

The input/output section is composed of a typewriter, a paper tape reader, a paper tape punch, and the logic required for co-ordinating these devices with the computer. These units are described in section 4.10 of this manual.

4.3 RPC-4010 Control Panel--The controls on the RPC-4010 Computer provide the means of determining the mode of operation and a visual display of the state of selected components of the computer.

POWER ON is a momentary pushbutton which applies AC power to the computer elements by energizing Relay K-1 (figure 4-2). In turn, Relay K-1 completes a




FIGURE 4-2 COMPUTER POWER CIRCUIT

holding circuit through overload Relay K-2 and the POWER OFF pushbutton. Relay K-1 also completes the AC common circuit, applies an AC potential to switch S-1, completes the AC circuit to transformers T-1 and T-2, applies a -15 volt DC potential to Relay K-3, and applies DC ground to switch S-1.

With AC power applied to the drum motor, a 90 second time delay relay on the drum completes the AC circuit to K-4, a 90 second time delay relay in the power control section. These relays allow approximately three minutes for the drum to reach operating speed before energizing Relay K-3. Relay K-3 applies the -15 volt DC  $R_e$  signal to memory, allowing information to be written into or read from memory. Relay K-3 also completes the 6.3 volt AC circuit from transformer T-1 to the control panel lights.

The -15 volt DC is applied to Relay K-3 through Relay K-1. When a line transient occurs which is large enough to make Relay K-1 drop out, recording is immediately inhibited so that resulting transients from the DC power supplies can do no damage. Thus, memory is protected against transients which might turn the computer off.

With S-1 (the DC switch) in the on position, the AC circuit is completed to the DC power supplies, and DC ground is applied to the amplifier card and to the POWER ON light.

The POWER OFF pushbutton opens the K-1 relay holding circuit. When K-1 opens, all power to the computer is removed, except to the POWER ON pushbutton.

The START COMPUTE switch is a momentary make-before-break pushbutton which holds the computer start compute signal ( $b_s$ ) to the same potential as the start compute signal ( $Z_s$ ) from the RPC-4430 Reader/Punch. When the START COMPUTE switch is depressed, or when  $Z_s$  from the Reader/Punch goes true, input enable is pulled false and  $b_s$  is pulled true by a resistor on the logic board. The make-before-break prevents contact noise from giving the effect of multiple start signals (figure 4-3).




FIGURE 4-3 START COMPUTE CIRCUIT

The ONE OPERATION switch is a two-position pushbutton which, when depressed, allows the computer to operate through one cycle of the four phases and then stop, rather than operate continuously. When ONE OPERATION is not depressed, the execute lower accumulator signal ( $b_c$ ) is held to ground, effectively interlocking the EXECUTE LOWER ACCUMULATOR and SET INPUT pushbutton (figure 4-4).




FIGURE 4-4 ONE OPERATION INTERLOCK

Pressing the SET INPUT MODE momentary contact pushbutton is effective only when the ONE OPERATION pushbutton is depressed, as indicated when both the ONE OPERATION and SET INPUT MODE pushbuttons glow. When depressed, contacts 1 and 2 of the SET INPUT MODE pushbutton remove ground from the set input signal ( $b_q$ ), and contacts 5 and 6 hold  $b_q$  to ground. This sets the lower accumulator to non-lengthened mode, and forces the order (Q) flip-flops into the input mode, thus conditioning the computer to accept information from input. Also, the operand track in the command register is set to zero, to insure that the character flip-flops reset and that the computer will accept input in four-bit mode. The lower accumulator is set to zero at this time to accept input data. In addition, the phasing flip-flops are set to phase 3.

The EXECUTE LOWER ACCUMULATOR switch is a two-position pushbutton, which is effective in the one operation mode only. When depressed, the  $b_c$  signal is held true, and the lower accumulator (either lengthened or non-lengthened), rather than memory, is the source of the next instruction word.

When in the normal, or off position, contacts 2 and 3 are open, allowing  $b_c$  to go negative, and contacts 4 and 5 are closed, holding  $b_c$  to ground. This causes memory (V) to be the source of the next instruction.

The light under the BRANCH CONTROL pushbutton indicates that the branch control flip-flop is on. The BRANCH CONTROL pushbutton lets the reset signal ( $b_b$ ) go on. This resets the branch control flip-flop, which turns off the light under the pushbutton.

The two-position branch switches, labeled 1, 2, 4, 8, 16, and 32, are used in conjunction with the OO (SENSE) command. The six switched lines are normally held to ground (false). When depressed, the ground connection is broken, allowing the output to go true, and causing the light under the pushbutton to glow. (See Section 4.9.2, description of the OO (SENSE) command for operation.)

Two RECORD switches are provided which control the record voltage ( $R_e$ ) to columns 0 and 1 of the main memory head matrix. In the on position, the 0-15 switch allows normal record/read functions on tracks 0 through 15. When it is in the off position, record or read functions may not be carried out on tracks 0 through 15. This non-record/read is accomplished by opening the  $R_e$  circuit to column 0. Similarly the 16-31 switch controls column 1 of the main memory matrix. These switches are used to protect the information recorded on tracks 0 through 31.

4.4 Digital Display--The digital display is located on the right side of the control panel. Associated with the display are the sweep positioning and size controls, and the L SECTOR DISPLAY switch.

The contents of the U, L, C, and X registers are displayed on the digital display tube. Each register is displayed cyclically for one word period out of every eight.

The digital display circuits are contained on two cards, the horizontal drive card and the vertical drive card. The horizontal drive circuit applies a sawtooth sweep signal to the horizontal deflection plates of the oscilloscope display tube. The vertical drive circuit provides four sweeps, vertically displaced from each other, and applies the digital information to be displayed to the vertical deflection plates (figure 4-8).

On the horizontal drive card (figure 4-5), flip-flop FF, composed of transistors Q8 and Q11, controls the sawtooth generator. When FF is off, the horizontal sweep occurs; when FF is on, the retrace occurs. During the sign bit period of each word, timing signal  $t_6$  is true. FF is turned off by the leading edge of a  $t_6$  pulse and is turned on at the end of the following  $t_6$ . Thus, FF is off for 33 bit periods (one word period plus one bit period) for the horizontal sweep. This arrangement allows the horizontal sweep one bit period in which to become linear. A mask on the face of the oscilloscope prevents the display of the extra bit.

The horizontal sweep is produced by a sawtooth generator composed of transistors Q1 and Q2. With FF true, Q2 is conducting and holds the base of Q5 to ground. When FF goes false, Q2 cuts off, allowing Q1 to pull the base of Q5 negative. As Q5 begins conducting, Q6 and Q8 convert the current waveform produced into a voltage waveform of the proper amplitude for one horizontal plate. Transistors Q7 and Q10 function in the same manner to produce a voltage waveform of the proper amplitude for the other horizontal plate. Thus, the horizontal sweep is produced during alternate word periods.

The vertical drive card (figure 4-6) selects the four registers sequentially by the use of a counter. The two flip-flops which are connected to form the counter are referred to only as A and B in this description. A is composed of Q1 and Q3; B is composed of Q2 and Q4. Flip-flops A and B change state only when FF is changing state from false to true. This occurs at intervals of two word per-

iods, and the counter remains at each count for two word periods. Diode logic gates combine the four signals, A,  $\bar{A}$ , B, and  $\bar{B}$ , into AB,  $\bar{A}B$ ,  $A\bar{B}$ , and  $\bar{A}\bar{B}$ . These signals are combined, in another diode gate, with the inverted read signals of the four registers: U, C, L, and X. The output of this gate is designated, in this description only, as Ru', the input signal to Q6. The logical equation is:

$$Ru' = (A \bar{B} \bar{U} + \bar{A} B \bar{L} + \bar{A} B \bar{C} + A B \bar{X}) \bar{F}$$

The output of Q6 (Ru) is the information to be displayed. It is fed through the vertical gain control to the lower vertical deflection plate.

The combined signals from A and B are sent to the upper vertical plate through the vertical positioning circuit.  $\bar{A}\bar{B}$  is connected directly to the base of Q5 to produce the upper trace.  $\bar{A}B$  and  $A\bar{B}$  are connected through the L-position and C-position potentiometers, respectively, to the base of Q5 to produce the two intermediate traces. These two traces are independently adjustable.  $AB$  bypasses Q5, producing the lowest trace.

The counter remains in each of its four states for two word periods (figure 4-7). During the first word period, the content of U is displayed as the upper trace, followed by one word period of retrace. In the third word period, the content of L is displayed as the upper intermediate trace, followed by one word period of retrace. During the fifth word period, the content of C is displayed as the lower intermediate trace, followed by one word period of retrace. In the seventh word period the content of X is displayed as the lowest trace, followed by one word period of retrace. The length of a complete cycle is 2 milliseconds,  $\frac{1}{4}$  of a millisecond for each display. The cyclic rate is such that four simultaneous traces appear on the face of the tube.




FIGURE 4-5 DIGITAL DISPLAY HORIZONTAL DRIVE CIRCUIT




FIGURE 4-6 DIGITAL DISPLAY VERTICAL DRIVE CIRCUIT

When L, the lower accumulator, is in lengthened mode, i.e., eight words long, different information is read from L every word time. When eight word times have elapsed, the words are repeated. Since the Ru logic allows the same word to be displayed every eight words, only one word of lengthened L will be displayed. By selecting the primitive sector numbers, the L SECTOR DISPLAY switch selects which of the eight words in the eight word line is to be displayed.

The last bit time of every eighth word is defined by timing pulse  $t_8$ , which occurs simultaneously with  $t_6$  during word period 7. The flip-flop, composed of Q3 and Q4 on the horizontal drive card is set true by  $t_8$  and remains true during word period 0. The equation  $\underline{S}_1 t_6$  is true at sign time of every word period except when  $t_8$  is true.  $\underline{S}_1 t_6$  sets the flip-flop false at the end of word period 0, and it cannot go true until the next  $t_8$  sets it true. Hence it is true only during word period 0. The true output of this  $\underline{S}_1 t_6$  flip-flop is combined with timing pulse  $t_5$  in an AND gate. This term is true at  $t_5$  time, which is near the middle of the word period, and pulls the three wipers of the L SECTOR DISPLAY switch negative. The position of the L SECTOR DISPLAY switch forces flip-flops FF, A, and B to assume any one of eight possible combinations during word 0. Each of the eight different combinations will allow a specific word, of the eight words of lengthened L, to be displayed. During the remaining seven word periods the flip-flops count as indicated. L is displayed only when A, B, and FF are all false. The words in the other registers are unaffected since they are repeated every word time.




FIGURE 4-7 DIGITAL DISPLAY TIMING

4.5 Memory--The storage of all programs and data in the RPC-4010 Computer is on the magnetic drum. The magnetic coating of the drum is capable of storing approximately 256,000 bits (8,000 words of 32 bits) of main memory, and 640 bits (20 words of 32 bits) of temporary storage. It contains four permanently recorded timing tracks. In addition, spare tracks are provided.

The drum is a tapered aluminum cylinder coated with magnetic material. It is driven by a synchronous motor at 3,600 RPM. Thus, one drum revolution is about 17 milliseconds, one word time is 260 microseconds, and a bit time is 8.2 microseconds.




FIGURE 4-8 DIGITAL DISPLAY DIAGRAM

The heads read and record on a track which is 0.025 inches wide. Each track is divided into 64 sectors containing 32 bits, giving 2,048 bits per track. The tracks are numbered 000 through 127 and sectors are numbered 00 through 63. Any word recorded on the drum may be located by specifying its track and sector numbers. For example, the word recorded on sector 62 of track 15 is addressed as 01562. Selection of main memory record/read heads is made by the track selection matrix. The specific head addressed is selected by activating the row and column which intersect the head circuit (figure 4-9). The sector is found by comparing the sector with the permanently recorded sector numbers on the  $S_1$  timing track. When these match, the following sector is selected. Timing and wave forms of the various signals are illustrated in figure 4-10.






FIGURE 4-9 MAIN MEMORY HEAD SELECTION-RECORD

#### 4.5.1 Read and Record Technique

Information is recorded on the drum by the Ferranti or phase modulation method. This method takes advantage of the fact that a change of direction of magnetic flux in the middle of a bit will generate a positive voltage in one direction. If the change is in the opposite direction, a negative voltage will be generated. With data recorded as phase information rather than amplitude in-




FIGURE 4-10 MAIN MEMORY TIMING WAVEFORMS

formation, each bit has a definite signal. This is opposed to NRZ (non return to zero) recording, wherein a signal occurs only at a change of bit information.

Each read/record head (figure 4-11) has a center-tapped winding on two pole pieces of ferrite. The pole pieces are separated by a silver shim. The silver provides a high reluctance path, causing the magnetic flux to pass around the shim through the air. At this point, the read/record head is 0.0013 of an inch from the magnetic surface of the drum, and the magnetic flux will magnetize the drum surface.




FIGURE 4-11 READ RECORD HEADS

A current of 200 milliamps applied to the A side of the head will generate a magnetic flux in the clockwise direction. As this flux passes the air gap, the surface of the drum will be magnetized. To complete recording of a bit, a 200 milliamp current is applied to the B side of the head one half bit period later. This generates a magnetic flux in a counter-clockwise direction. This flux magnetizes the drum surface in the opposite direction as it passes the air gap. The phase shift required for Ferranti recording may be caused in either direction by starting with the A or B lead. The direction of magnetism of the recorded areas on the drum surface will allow translation as they are read.

Reading of information from the drum surface takes place as the recorded areas pass under the head. The magnetization of each recorded area will cause a flux to be generated in the pole pieces of the head. As the flux changes direction, a voltage is induced in the head windings. At clock time, this voltage is read and amplified. A "one" or a "zero" is set into a read flip-flop on a read amplifier card, depending on the direction of the voltage.

The head voltage signal has two frequencies. All "one" or all "zero" signals have a frequency of 120 KC, and the alternating "1", "0", "1", "0", etc., signal has a 60 KC frequency. This frequency change is characteristic of the Ferranti recording system. There is always a signal peak in the middle of each bit, and the peak is clocked into the flip-flop to identify the bit.

#### 4.5.2 Clock and Timing Tracks

The clock track is recorded on the drum and is read by a read head connected to the clock read amplifier. The head voltage is fed to transformer T1, on the clock read amplifier card. The outputs of T1 are amplified and drive the flip-flop composed of Q2 and Q3. The input to this read amplifier is approximately a sine wave, while the outputs CFF and CFF of the clock flip-flop are square waves with a period of approximately 8 microseconds.

Each clock flip-flop output triggers a blocking oscillator on the clock generator card (figure 4-12). The true side of the clock flip-flop triggers Q1 to drive switch Q2 and generate clock pulse T2. Through a 3 microsecond delay, switch Q3 is driven to generate T4.




FIGURE 4-12 CLOCK GENERATOR

The false side of the clock flip-flop triggers Q4 to drive switch Q5 and generate clock pulse T1. Through a 3 microsecond delay, switch Q6 generates clock pulse T3; clock pulse T5 is generated by another blocking oscillator driven by Q7. Clock pulses T1, T2, T3, and T4 are about one half to one microsecond wide with a rise time, from -5 volts to ground, of one tenth of a microsecond. Clock pulse T5 is 2 microseconds wide and goes from above ground to approximately -5 volts.

Timing tracks S<sub>1</sub>, S<sub>2</sub>, and S<sub>3</sub> are recorded on the drum and are combined to identify order time, operand address (track and sector), next instruction address (track and sector), and index time (figure 4-13). Track S<sub>1</sub> contains the sector number of every sector as 6 bits of information which occur twice during every word time. Track S<sub>2</sub> is true every word time during next instruction address. Track S<sub>3</sub> is false during both sector times of each word. Bit position 31 in S<sub>1</sub> is true in all sectors whose numbers are divisible by 8 and false in all other sectors. Bit 31 is used to form the t<sub>8</sub> signal.

The read amplifiers used for the timing tracks are the same as those used for the circulating registers described below. The outputs of the read flip-flops in each amplifier are designated s<sub>1</sub>, s<sub>2</sub>, and s<sub>3</sub>. A second flip-flop is driven by the first, one bit time later. The outputs of the second flip-flops are designated S<sub>1</sub>, S<sub>2</sub>, and S<sub>3</sub>. The six flip-flop outputs are logically combined to give the timing signals t<sub>1</sub> through t<sub>8</sub>.

#### 4.5.3 Circulating Lines

The circulating lines or registers provide fast temporary storage. Each such line consists of a record head and one or more read heads on the same track of the magnetic drum (figure 4-14). "Circulating" means that the output of a read head is routed to the record head. This causes the contents of the track to be preserved and available for access during each word time.

**TIMING TRACKS  
(AS SEEN ON A SCOPE)**





FIGURE 4-13 TIMING SIGNALS

The record amplifier drives current through the write head windings to write a one or a zero on the drum. Later the bit is sensed by the read head, the output of which is sent to the read amplifier card. On this card, the read head signal is amplified and clocked into the read flip-flop. The read flip-flop signal, a, is clocked into a second flip-flop, A, which presents the information to the record amplifier through the logic board. The second flip-flop, A, is used in the read circuits of all circulating lines. In order to overcome the delay inherent in this method of recording, information is read into main memory from the output of the read flip-flop of the circulating lines one bit early.



ONE WORD TIME PLUS ONE HALF BIT DELAY





FIGURE 4-14 CIRCULATING LINES

The five registers in the computer are designated as: U, upper accumulator; L, lower accumulator; C, command register; X, index register; and D, Track 127 register.

U is normally one word long. Its function is to hold, receive, or send information to main memory, L or X. During multiply and divide operations, U is extended to two words plus one bit by using the U\* read head. This is controlled by the computer logic.

L is normally one word long and its function is to supplement U. During lengthened mode operation, L is extended to eight words by using the L\* read head. This is accomplished through program control.

C is a one word register which holds the instruction to be executed. The instruction is composed of the command, operand address, next instruction address, and index bit.

X is a one word register which is used to modify other computer words.

D is an eight word register which is used for fast access in main memory. It is addressed as track 127.

#### 4.5.4 Record Amplifier

Bits to be recorded on the circulating lines enter the record amplifier through Q1 on the record amplifier card (figure 4-15). They are clocked, by clock pulse T<sub>1</sub>, into the flip-flop composed of Q4 and Q6. The output of Q1 determines the state of the flip-flop; if negative, Q4 is turned off, or if ground, Q6 is turned off. The flip-flop is complemented by clock pulse T<sub>2</sub>. Clock pulse T<sub>2</sub> occurs in the middle of a bit time by gating the inputs of Q4 and Q6 through switches Q2 and Q7. Clock pulse T<sub>2</sub> turns Q4 off if Q7 is negative, and turns Q6 off if Q2 is negative.

The state of the flip-flop determines whether output transistor Q3 or Q5 is conducting. A 200 milliamp current flows through one side of the head to record on the drum. The complementing of the flip-flop causes the recording current to switch to the opposite winding of the record head, producing the phase shift.

#### 4.5.5 Read Amplifier

The output of the read heads is connected to a two stage differential amplifier (figure 4-16). Transistor Q8 drives switch Q5. Transistor Q10 drives switch Q6 to set the flip-flop composed of Q2 and Q3 to "one" or "zero," depending on the phase of the input to the Read Amplifier. The output of this flip-flop is "u" "c" "l" "x" or "d". This output is used to read into main memory. It also sets a second flip-flop one bit time later, producing "U" "C" "L" "X" or "D".

The upper and lower accumulators have a second read head which is located beyond the normal head. These heads are designated as follows: "L\*", which allows eight words to be circulated in the lower accumulator, and "U\*", which allows two words plus one bit to be circulated in the upper accumulator.

#### 4.5.6 Main Memory

Information to be written in main memory is presented to the V<sub>R</sub>' flip-flop (figure 4-17) from "u" or "l" through transistors Q9 and Q3. The infor-

mation is then gated into the flip-flop by T<sub>3</sub>. T<sub>4</sub> reverses the state of the flip-flop in the middle of each bit time, providing the necessary Ferranti phase shift.




FIGURE 4-15 RECORD AMPLIFIER

The output switches of V<sub>R</sub>, viz., Q<sub>4</sub> and Q<sub>8</sub>, are gated by transistors Q<sub>2</sub> and Q<sub>10</sub>, which are controlled by the W flip-flop (figure 4-18). In order to record in main memory, W must be true. The state of W in the logic indicates the



early write period as the selected sector is under the selected main memory head. Transistors Q4 and Q8 are also gated by clock pulse T<sub>5</sub>. T<sub>5</sub> stops recording early enough to prevent end record signals at T<sub>1</sub> time.




FIGURE 4-16 READ AMPLIFIER

#### 4.5.7 Column Drivers

The output of the V<sub>R</sub> flip-flop goes to the column drivers (figure 4-9). Selection of a specific one of the eight columns is determined by eight settings of the P<sub>1</sub>, P<sub>2</sub>, and P<sub>3</sub> flip-flops, combined through a diode AND gate. Thus, the specific combination of the P flip-flops will select the output, and allow recording in a selected row intersecting the column in the head matrix.

#### 4.5.8 Row Drivers

In order to select the row which designates the heads in a column to be selected for recording, the settings of the P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub>, and P<sub>7</sub> flip-flops are combined in a transistor AND gate on the row driver card (figure 4-9). For example, each of the P flip-flops controls a transistor. The outputs of the transistors are combined logically to apply a negative voltage to the selected row.




FIGURE 4-17  $V_r$  FLIP-FLOP




FIGURE 4-18 W FLIP-FLOP

The center taps of eight heads (0, 16, 32, 48, 64, 80, 96, and 112) are driven to -15 volts by the selection of row zero. If column one has been selected by the column driver logic, the outputs of  $V_r$  and  $\underline{V}_r$  will go to memory heads 16 through 31. At head 16, the  $V_r$  or  $\underline{V}_r$  signal will allow 200 milliamperes to flow through the selected head winding to write on track 16. The W signal will go true and allow  $V_r$  or  $\underline{V}_r$  to be true only during the selected sector time.

To read from main memory (figure 4-19) the column driver selects a column by combining the  $P_1$ ,  $P_2$ , and  $P_3$  flip-flop outputs. If  $P_1$ ,  $P_2$ , and  $P_3$  are




FIGURE 4-19 MAIN MEMORY HEAD SELECTION-READ

false, transistor Q9 is cut off and all the other transistors are conducting. With Q9 cut off, the output of column zero will be read.

The P4, P5, P6, and P7 flip-flops select a row to be read by applying -15 volts to the center taps of all heads in the row. As in the write process, the matrix selects the one head with a negative voltage on the center tap which intersects the selected column. The output of the selected column driver goes to the main memory read amplifier. Just as with the circulating lines and the clock, the main memory read amplifier is composed of a differential amplifier which drives the read flip-flop, V. Unlike the other two types of read amplifiers, the signal is not repeated through a second flip-flop, but is used directly in the logic.

4.6 Logic Board--The logic equations specifying the conditions necessary to perform various operations in the RPC-4010 Computer are implemented by diode logic gates (figure 4-20) located on the logic board. By combining the logical AND and OR terms, the electronic elements achieve the desired electronic and logical results. The logical product is defined as an AND gate, derived from the fact that for the product of terms to be true, they all must be true. The logical sum is defined as an OR gate, derived from the fact that the sum of the terms is true, if any one is true.

The logical product of signals A and B is developed when both signals are true (-5V). When both signals are true, the top of R-1 is clamped to -5V, and AB is true. If either signal is false (0V), the resistor is grounded, and AB is false (0V).




FIGURE 4-20 DIODE LOGIC

The logical sum of signals C and D is developed when either signal is true (-5V). When both signals are false (0V), the resistor is held to ground and the output C+D is false. With either or both signals true, the output is true.

4.7 Flip-Flop--Figure 4-21 is a schematic diagram of the flip-flop used in the RPC-4010. It is actually more than a flip-flop; in addition to the flip-flop itself utilizing two 2N1301 transistors, there are two buffer amplifiers, each using a 2N404 transistor.

The signal called T<sub>1</sub> is the computer clock signal. This is a square pulse which is normally at -5 volts and rises to 0 volts once every 8 microseconds (approximately) and remains at 0 volts for about one microsecond.




FIGURE 4-21 RPC 4010 FLIP-FLOP

The flip-flop is triggered in this manner: when the 2N1301 on the right is conducting, the 2N1301 on the left is cut off. Likewise, when the 2N404 on the right is conducting, the 2N404 on the left is cut off. Under these conditions, signal A is true and A is false. That is, the flip-flop is off. If A' is at -5 volts, a positive pulse is coupled through the 200 micro-microfarad capacitor and the diode to the base of the 2N1301 transistor on the right. A positive pulse into the base makes this transistor stop conducting. The one on the left begins to conduct, and A becomes true while A becomes false. To state it another way, if A' is true (-5 volts) at clock time, the flip-flop will switch to its true (on) state. If A' is false (0V) at clock time, the flip-flop does not change. Similarly, if A is true at clock time, the flip-flop will switch to its false state.

The 2,000-ohm load resistor in the collector circuit of the 2N404 buffer amplifier insures a maximum turn-off time of not more than two microseconds. Without biasing, the buffer amplifier can handle sixty milliamperes of AND gate loading, but no OR gate loading. If it is necessary to use the flip-flop signal in OR gates, an additional load resistor must be connected from the flip-flop output to some negative potential. The value of this resistor must be chosen so that it supplies the total OR current required. The amount of AND current which can be supplied is then reduced by the amount of current required by this additional resistor. The minimum value of this additional load resistor is that value which will draw sixty milliamperes. This might be 680 ohms to -40 volts or 270 ohms to -15 volts. If this value is used, the flip-flop can drive no AND gates, only OR gates.

The flip-flop itself changes state in less than 0.5 microsecond, but the 2N404 amplifiers are somewhat slower. Under the worst loading conditions they will change from -5 volts to 0 volts in less than one microsecond, and from 0 volts to -5 volts in less than two microseconds. If the load is non-capacitive, this two-microsecond figure is reduced to about one microsecond.

4.8 Phase Sequencing--Computer operation occurs in phases which are controlled by the phase control flip-flops F, G, and H. The phases are defined as follows:

<u>F</u> <u>G</u> <u>H</u>	Phase 1	Search for next instruction
<u>F</u> <u>G</u> <u>H</u>	Phase 2	Transfer instruction word from memory to C register to Q "FF" <sub>FF</sub>
<u>F</u> <u>G</u> <u>H</u>	Phase 3	Search for data
<u>F</u> <u>G</u> <u>H</u>	Phase 4	Execute instruction
<u>H</u>	Phase 4a	Extended execution

Most instructions do not require an extension of execution, so H is usually off. The logic for proceeding from one phase to a succeeding phase is based on a simple binary counter, the logic for which is:

$$F' = \underline{F} \underline{G} \underline{H}$$

$$\underline{F}' = F \underline{G} \underline{H}$$

$$G' = \underline{G} \underline{H}$$

$$\underline{G}' = G \underline{H}$$

It is in this manner that F changes state at the end of phase 2 and 4 and that G changes state at the end of every phase, and H remains false.

The equations above are incomplete because they do not show when to change phase. All phases change at sign time when timing signal  $t_6$  is true. As described in section 4.5.2 on timing,  $t_6 = \underline{S}_2 \underline{S}_2$ . This signal occurs during only one bit time of each word period and identifies the sign bit, the most significant bit in each word.

The search flip-flop K is on during phase 1 while searching for the next instruction sector, and during phase 3 while searching for the data word. At the end of every word period K is turned on:

$$K' = t_6 + . . .$$

When the computer enters phase 1, K is on. The logic for turning K off in phase 1 is:

$$K' = \underline{F} \underline{G} \underline{H} S_2 S_3 (S_1 \underline{C} + \underline{S}_1 C) + \dots$$

$\underline{F} \underline{G} \underline{H}$  indicates phase 1, and  $S_2 S_3$  indicates next instruction sector time. This tells us that during phase 1, K can be turned off only during the next instruction sector time. Additionally,  $(S_1 \underline{C} + \underline{S}_1 C)$  indicates that  $S_1$  must be true while C is false, or  $S_1$  must be false while C is true, to turn K off. That is, K is turned off unless  $S_1$  is identical to C in the next instruction sector.

Now a more complete equation can be written for ending phase 1:

$$G' = \underline{G} \underline{H} K t_6 (\underline{A} Z_i) + \dots$$

During both the next instruction sector time and operand sector time,  $S_1$  carries the number in binary code of the next sector on the memory drum. If  $S_1$  is identical to C throughout the next instruction sector portion of the command, the desired instruction is located in the following sector of memory. K is turned off during every word time that a mismatch occurs, and remains on only when a match of  $S_1$  and C indicates that the selected next instruction is available during the following word time. Phase 1 is then ended and phase 2 started by turning G on.

During phase 1, while the next instruction sector search is taking place, the instruction track number is copied from C into the P flip-flops. To accomplish this the  $f_7$  signal is generated through diode logic:

$$f_7 = \underline{F} \underline{G} \underline{H} S_1 S_2 S_3 + \dots$$

NOTE

Lower case logic signs do not refer to flip-flops or record amplifiers.

The  $f_7$  logic shows that during phase 1 ( $\underline{F} \underline{G} \underline{H}$ ) and the next instruction track time ( $S_1 S_2 S_3$ ),  $f_7$  is true. The number is set into the P flip-flops by the following logic:

$$P_1' = f_7 C + \dots$$

$$\underline{P}_1' = f_7 \underline{C} + \dots$$

$$P_2' = f_7 P_1 + \dots$$

$$\underline{P}_2' = f_7 \underline{P}_1 + \dots$$

and so forth, to

$$P_7' = f_7 P_6 + \dots$$

$$\underline{P}_7' = f_7 \underline{P}_6 + \dots$$

Thus, the next instruction track number is copied bit by bit from the C register into the P flip-flops during phase 1, so that when the sector is found, the head selection matrix has already selected the correct head.

order portion of the

During phase 2, the instruction is transferred into C.

$$C' = \underline{F} \underline{G} \underline{H} \left[ \underline{b}_c V + \underline{b}_c (\underline{NL} + \underline{NL}^*) \right] \text{K} \text{S}_1 \text{S}_2 \text{S}_3$$

*order time*

Remainder is transferred via the adder "e2"  
 $C' = \underline{F} \underline{G} \underline{H} (e_2 (S_1 + S_2 + t_4))$   
 Adder Not Order Time

The term  $\underline{F} \underline{G} \underline{H}$  identifies phase 2. The signal  $\underline{b}_c$  is from the EXECUTE LOWER ACCUMULATOR switch and is false during normal operation, allowing the next instruction to come from memory ( $\underline{b}_c V$ ). When in execute lower accumulator mode, the next instruction comes from the lower accumulator  $\left[ \underline{b}_c (\underline{NL} + \underline{NL}^*) \right]$ .

The five most significant bits of an instruction word contain the command. At the same time that these bits are being transferred into C, during phase 2, the  $f_8$  signal is used to set these bits into the Q flip-flops. The term  $f_8$  is defined as:

$$f_8 = \underline{F} \underline{G} \underline{H} S_1 S_3 S_3$$

Note: Adder imp. to driving  $\phi 2$  indirectly  
 $I_1' = \frac{HF}{\phi 2} M X + 1$ ,  $I_2' = \frac{HF}{\phi 2} (b_c V + e_2)$   
 Index OP Adr.,  $\phi 2$  mem. of lower

$\underline{F} \underline{G} \underline{H}$  determines phase 2 and  $S_1 S_3 S_3$  determines order time. The Q flip-flops are set by:

$$Q_1' = f_8 \left[ \underline{b}_c V + \underline{b}_c (\underline{NL} + \underline{NL}^*) \right] + \dots$$

$$Q_1' = f_8 \left[ \underline{b}_c V + \underline{b}_c (\underline{NL} + \underline{NL}^*) \right] + \dots$$

$$Q_2' = f_8 Q_1 + \dots$$

$$Q_2' = f_8 Q_1 + \dots$$

and so forth, to

$$Q_5' = f_8 Q_4 + \dots$$

$$Q_5' = f_8 Q_4 + \dots$$

Phase 2 lasts only one word time. It is ended and phase 3 is entered by:

$$F' = \underline{F} \underline{G} \underline{H} t_6 + \dots$$

$$G' = \underline{F} \underline{G} \underline{H} t_6 + \dots$$

Phase 2 is identified by  $\underline{F} \underline{G} \underline{H}$ , and the end of word time is identified by  $t_6$ .

Phase 3 initiates another sector search, this time for the data word upon which the instruction is to operate. In order to accomplish this, more logic must be added to  $\underline{K}'$ .  $\underline{K}$  is turned on at the end of every word by:

$$K' = t_6 + \dots$$

By adding to  $\underline{K}'$

$$\underline{K}' = (\underline{F} \underline{G} \underline{H} S_2 S_3 + \underline{F} \underline{G} \underline{H} S_2 S_3) (S_1 C + S_1 \underline{C}) + \dots$$

$\underline{K}$  is turned off in phase 1 ( $\underline{F} \underline{G} \underline{H}$ ) at next instruction time ( $S_2 S_3$ ) or in phase 3 ( $\underline{F} \underline{G} \underline{H}$ ) at data word time ( $S_2 S_3$ ) when the search is not successful ( $S_1 C + S_1 \underline{C}$ ). Reducing the equation to its simplest form results in:

$$\underline{K}' = \underline{G} S_3 \underline{H} (\underline{F} S_2 + \underline{F} S_2) (S_1 C + S_1 \underline{C}) + \dots$$

Note M flip flop is set on bit 31  $\phi 2$  if X req set 1 in that position see A1-12.



When C matches the sector being searched for, K will stay on, ending phase 3 by:

$$G' = \underline{G} \underline{H} K t_6 + . . .$$

The operand track is selected in phase 3 in the same manner as the next instruction track is selected in phase 1— by adding more terms to  $f_7$ :

$$f_7 = \underline{G} \underline{H} \underline{S}_1 S_3 (\underline{F} S_2 + F \underline{S}_2) + . . .$$

Phase 4 normally (e.g., ADD) lasts one word time, during which the data word is available as V (the output from memory). The MULTIPLY, DIVIDE, SHIFT, and INPUT instructions make use of phase 4a by setting the H flip-flop true to provide additional execution time. F and G are turned off after one word time of phase 4 by:

$$\underline{F}' = F G t_6 + . . .$$

$$\underline{G}' = G t_6 + . . .$$

If H is turned on at this time, phase 4a begins. If H is not turned on, phase 1 begins.

4.9 Execution of Commands--All 32 commands (figure 4-22) used in controlling the operation of the RPC-4010 Computer are described on the following pages.




FIGURE 4-22 RPC 4010 COMMAND WAVEFORMS

#### 4.9.1 HALT, 00, HLT (Track 0), $Q_1 Q_2 Q_3 Q_4 Q_5$

Stop in phase 3 and wait for a start signal before proceeding to phase 4.

The 00 command has two functions, and is treated as two separate commands. With data track 0, the 00 command is called HALT (HLT), and its function is to stop the computer. With a non-zero data track, its function is to interrogate the branch switches, and it is called SENSE (SNS). The SENSE command is explained separately in section 4.9.2.

The computer is stopped by not allowing it to proceed from phase 3 to phase 4. The A flip-flop stops the computer by preventing G from going true at the end of phase 1 or phase 3 unless A is false. The G' logic is:

$$G' = Z_i K \underline{H} \underline{A} t_6 + \dots$$

Thus, the computer cannot proceed from phase 3 to phase 4 or from phase 1 to phase 2 unless A is false.

In the one operation mode, the computer stops in phase 3 before executing the instruction in the C register. This is accomplished by turning A on at the sign time of phase 2 when the ONE OPERATION switch is depressed. The A' logic is:

$$A' = \underline{F} \underline{G} \underline{H} t_6 b_0 + \dots$$

The computer remains in phase 3 until a start signal turns A off. The  $\underline{A}'$  logic is:

$$\underline{A}' = \underline{G} \underline{H} b_s + \dots$$

The  $b_s$  signal is obtained when the START COMPUTE switch is depressed or when a start signal is received from input/output. When A is false, G is able to be turned on, and the computer can proceed to phase 4, executing the instruction in C.

In the normal mode, the computer will not stop in phase 3 except on a HALT command because A is turned off at the end of phase 2. The  $\underline{A}'$  logic for this is:

$$\underline{A}' = \underline{F} \underline{G} \underline{H} t_6 b_0 + \dots$$

In both the normal and one operation modes, the computer will not stop in phase 1 (except during an input command) because A is turned off at the end of phase 4. The  $\underline{A}'$  logic in this instance is:

$$\underline{A}' = t_6 \underline{F} \underline{G} \underline{H} (Q_1 + Q_2 + Q_3 + Q_4 + Q_5) + \dots$$

The Q terms turn A off for every command except the input command.

When the computer is turned on initially, it is possible for the computer to be in either phase 1 or phase 3. To make sure that the computer is in phase 3, F is turned on when the ONE OPERATION switch is latched and the SET INPUT switch is depressed.

$$F' = b_q + \dots$$

The HLT command is executed by turning A on during the command time of phase 3. This prevents the computer from going into phase 4. The A' logic is:

$$A' = Q_1 Q_2 Q_3 Q_4 Q_5 \underline{M} \underline{F} \underline{G} t_3 + \dots$$

The M term differentiates between the HLT and SNS commands. If M is true, the SENSE command is present and A will not be turned on.

The M flip-flop is turned off at the end of phase 2 by:

$$\underline{M}' = \underline{F} \underline{H} t_6 + \dots$$

It can be turned on in phase 3 by:

$$M' = F \underline{G} \underline{H} \underline{S}_1 \underline{S}_2 \underline{S}_3 \underline{Q}_2 C + \dots$$

The factor  $\underline{S}_1 \underline{S}_2 \underline{S}_3$  defines data track time. If the command is 00, M is turned on only if C goes true during data track time, that is, if the data track is non-zero.  $\underline{Q}_2$  prevents M from turning on during data track time with the INPUT command. Thus, M is turned on in phase 3 and remains on during phase 4 for all cases where  $\underline{Q}_2$  is false except command 00, track 0.

To proceed after a HLT command has been executed, the START COMPUTE switch is depressed, making  $b_s$  true. With  $b_s$  true, A is turned off and M is turned on so that the computer can proceed to phase 4.

The A' logic is:  $\underline{A}' = \underline{G} \underline{H} b_s + \dots$

The M' logic is:  $M' = b_s \underline{Q}_2 \underline{G} + \dots$

If M were not turned on, the computer would remain in phase 3 because A would be continually turned on by the  $\underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 M \underline{F} \underline{G} t_3$  term.

If the HLT command is index modified a non-zero track number may result, converting it into a SENSE command (00, track non-zero).

#### 4.9.2 SENSE, 00, SNS, $\underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5$

Turn on B (the branch control flip-flop) if for any branch switch which is depressed, the corresponding data track bit contains a "1". There is no branch switch that corresponds to the 64's data track bit. Turn B on if the 64's data track bit contains a "1" and one of the following conditions exists:

1. No input device is selected.
2. A selected input or output device is not ready.

Turn B off if none of the above conditions is true.

B is unconditionally turned off in the last word period of phase 3 by:

$$\underline{B}' = K \underline{F} \underline{G} t_6 \underline{Z}_i \underline{A} (\underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4) (P_1 + k_{23} + P_2 + P_3 + P_4 + P_5 + P_6) + \dots$$

As explained under HALT, A is false at the end of phase 3 except for the HALT and INPUT commands. A in this equation prevents turning B off for a HALT command, or when the computer is in the one operation mode. This enables the computer operator to determine whether any previously executed commands turned B on by observing the RESET light on the control panel. The  $P_{1-6}$  and  $k_{23}$  terms prevent B from being turned off after a HALT if B was on as a result of previously executed commands. In one operation mode, phase 3 of SNS, B is turned off by pressing the START COMPUTE switch because one or more of the P flip-flops will be true.

B is then turned on in phase 4 only if the below stated conditions are met.

$$B' = F G t_6 \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} (P_1 \underline{Z_q} + P_2 b_2 + P_3 b_3 + P_4 b_4 + P_5 b_5 + P_6 b_6 + P_7 b_7) + \dots$$

$Z_q$  is a synchronism signal from input/output.  $Z_q$  is true only if an input device is selected and, in addition, all selected input and output devices are ready. For example,  $Z_q$  will be false if the photo-reader is selected and searching.

The branch switch symbols and their corresponding track bits are shown in the following table:

Track Bit	64	32	16	8	4	2	1
Branch Switch	None	$b_2$	$b_3$	$b_4$	$b_5$	$b_6$	$b_7$
P Flip-Flop	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$	$P_6$	$P_7$

#### 4.9.3 COMPARE X EQUAL, O1, CXE, $\underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5}$

Turn B OFF if ON, then compare the data address in the instruction with the data address in the index register. If they are equal, turn B ON.

B is turned off at the end of phase 3 by:

$$\underline{B}' = K F G t_6 Z_i \underline{A} \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} (\underline{Q_5} + \dots) + \dots$$

The carry flip-flop, A, is used to record the results of the comparison. As explained earlier, A is always false upon entering phase 4. In phase 4, A is turned on if any bit of the index register is not the same as the corresponding bit of the command register during data address time. If A is still off at sign time of phase 4, this indicates that X and C were found to have equal data addresses.

$$A' = F G H t_1 \underline{Q_2} \underline{Q_3} (X \underline{C} + \underline{X} C) \underline{S_2} (\underline{S_1} + \underline{S_3}) + \dots$$

$\underline{S_2} (\underline{S_1} + \underline{S_3})$  defines data address time.  $\underline{Q_2} \underline{Q_3}$  defines eight commands altogether, of which the state of A has meaning only for the CXE command.

If A is off at sign time of phase 4, B is turned on by:

$$B' = F G t_6 \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} \underline{A}$$

#### 4.9.4 RESET AND ADD TO UPPER, O2, RAU, $\underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5}$

Replace the contents of U with the contents of the memory location specified by the data address.

The contents of U are circulated during phases 1, 2, and 3 by:

$$U' = U H (\underline{F} + \underline{G})$$

During phase 4, V (memory) is read into U by:

$$U' = F G H \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} V$$

Thus, during phase 4, the O2 command reads the contents of memory into U.

#### 4.9.5 RESET AND ADD TO LOWER, 03, RAL, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Replace the contents of L with the contents of the memory location specified by the data address.

The contents of L are circulated during phases 1, 2, and 3 by:

$$L' = (\underline{N} L + N L^*) \underline{H} (\underline{F} + \underline{G})$$

The term  $\underline{N} L + N L^*$  indicates that the lower accumulator is in either normal or lengthened mode.

During phase 4, V is read into L by:

$$L' = \underline{F} \underline{G} \underline{H} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 V$$

Thus, during phase 4, the 03 command reads the contents of memory into L.

#### 4.9.6 STORE ADDRESS FROM UPPER, 04, SAU, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Store the data address portion of U into the memory location specified by the data address portion of the instruction.

In order to record in memory, W must be true. For SAU, W is true during early data address time of phase 4:

$$W' = \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{s}_2 (\underline{s}_1 + \underline{s}_3) \underline{F} \underline{G}$$

Early data address time is defined by  $\underline{s}_2 (\underline{s}_1 + \underline{s}_3)$  which begins and ends one bit before data address time. The early signal is necessary for recording in memory as explained in the section on Ferranti recording. The signal which is recorded while W is true is:

$$V' = \underline{Q}_5 u + \dots$$

The u signal is the upper accumulator, occurring one bit early. Thus, the SAU command records the data address portion of U in memory.

#### 4.9.7 MASKED STORE, 05, MST, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Store L into the memory location specified by the data address portion of the instruction where U contains 1's. Where U contains 0's, leave the memory location unaltered.

Recording is allowed all during early phase 4 whenever u contains "1" by:

$$W' = (\underline{F} \underline{G} \underline{t}_6 + \underline{F} \underline{G} \underline{K} \underline{t}_6) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 u + \dots$$

The term  $\underline{F} \underline{G} \underline{t}_6 + \underline{F} \underline{G} \underline{K} \underline{t}_6$  identifies early phase 4, u specifies the time early U has 1's. The signal which is recorded during this time is:

$$V' = \underline{Q}_5 (\underline{N} 1 + N 1^*)$$

Thus, the 05 command records L into memory where U contains 1's. Where U contains 0's, nothing is recorded, and the original content of memory is undisturbed.

4.9.8 LOAD COUNT AND REPEAT, 06, LDC, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Replace the contents of the instruction track portion of the X register with the repeat count (n), which comes from the next instruction track portion of the addressed word in memory. Place the computer in repeat mode. The instruction following LOAD COUNT AND REPEAT will have its phase 4 executed n + 1 times. The operands of the instruction will be the consecutive memory locations specified by (n), beginning with the operand address in the instruction word. Each time phase 4 is repeated, the instruction track portion of X is diminished by 1. Phase 4 ends when the Repeat Count reaches 0. This leaves all 1's in the instruction track portion of X, and the computer is then taken out of repeat mode.

The repeat count is loaded into the X register from memory in phase 4 of the repeat command by:

$$X' = F G \underline{Q_1} \underline{Q_2} Q_3 Q_4 \underline{Q_5} \underline{S_1} S_2 S_3 V + \dots$$

The computer is in repeat mode when R, the repeat flip-flop is on. R is turned on in phase 4 of the REPEAT command by:

$$R' = F G t_6 \underline{Q_1} \underline{Q_2} Q_3 Q_4 \underline{Q_5}$$

The logic for ending phase 4 is:

$$\underline{G}' = G \underline{H} t_6 (\underline{R} + \underline{Q_1} \underline{Q_2} Q_3 Q_4 \underline{Q_5}) + \dots$$

$$\underline{F}' = F G t_6 (\underline{R} + \underline{Q_1} \underline{Q_2} Q_3 Q_4 \underline{Q_5}) + \dots$$

For each word time of a repeated phase 4, the repeat count in X is reduced by 1. The logic which accomplishes this is:

$$X' = F G (Q_1 + Q_2 + Q_3 + Q_4 + Q_5) \underline{S_1} S_2 S_3 \\ \left[ \underline{R} X + R (\underline{K} X + \underline{K} X) \right] + \dots$$

The term  $(Q_1 + Q_2 + Q_3 + Q_4 + Q_5)$  allows the subtraction of a binary 1 from X to occur each phase 4 of every repeated command except the REPEAT command itself. K is turned ON at sign time of phase 4 by:

$$K' = t_6 G + \dots$$

To subtract 1 from a binary number, successively replace the least significant 0's with 1's, and replace the first 1 encountered with a 0, and leave the remaining bits unchanged.

The function of K is to indicate whether a one has been encountered or not. K is turned on by the logic above, and remains on for all least significant 0's. K is turned off when the least significant 1 is encountered by:

$$\underline{K}' = F G \underline{H} \underline{S_1} S_2 S_3 X + \dots$$

K is on at sign time of phase 3 and upon entering phase 4 for all commands except INPUT. K is always off when entering phase 4 of INPUT, thus, the first word of repeated phase 4 in input is not counted.

The term  $R (\underline{K} X + \underline{K} X)$  in the X' logic replaces the least significant 0's with 1's, and the first 1 encountered with 0, since K is on for these cases. After a 1 is encountered, K is turned off at the following clock time, and X is

circulated without change.

When the repeat count portion of X is zero, the subtraction process leaves K on and all 1's in the repeat count. With K on at data address time, R is turned off by:

$$\underline{R}' = F G t_1 K$$

With R turned off at data address time, phase 4 is ended by the F and G logic above.

When phase 4 ends, the computer goes into phase 4a or phase 1.

#### 4.9.9 LOAD X, 07, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Replace the data address portion of the index register with the data address portion of the instruction word.

The command register obtains the instruction word from memory during phase 2. During phase 4, the operand address is copied into the index register by:

$$X' = F G \underline{Q_1} \underline{Q_2} Q_3 Q_4 Q_5 (\underline{S_1} + \underline{S_3}) \underline{S_2} C + \dots$$

The term  $(\underline{S_1} + \underline{S_3}) \underline{S_2}$  defines data address time. The LOAD X command may be index modified to become add to index.

#### 4.9.10 INPUT, 08, INP, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Send a signal calling for an input to an input/output unit. Stop in phase 1 until a character is presented from input/output. When a character is presented, go directly from phase 1 to phase 3, then 4, then 4a, entering the character into the least significant character position of L. Go into phase 1 and wait for a new character. Repeat this cycling for each character entered until a START COMPUTE signal is received. The computer then goes on to the next instruction. If the data track address has 0 in the 64's place, accept only the least significant four bits of each character. If the data track address has 1 in the 64's place, accept all six bits of the character presented. If L is one word long, read into the double accumulator, composed of U and L. If L is eight words long, read into L.

This is the only instruction which cycles through the phases repeatedly while executing a single instruction. In the first cycle all four phases occur in the normal manner, beginning with phase 1, wherein the input instruction is located in memory as the next instruction, through phase 4. Phase 4 is followed by one word time of phase 4a. In phases 4 and 4a of this first cycle, the signal  $Y_i$  is sent to input/output which calls for input. The input information is entered during the following cycles, one character per cycle.

Flip-flop M is used to distinguish between the first cycle and the other cycles. During the first cycle M remains off, but beginning with the second cycle, M is turned on in phase 3. M is always turned off in phase 1 and 2 by:

$$\underline{M}' = \underline{F.H} t_6 + \dots$$

M is turned on in phase 3 for the INPUT command only if  $Z_b$ , a signal for input/output, is true.

$$M' = F \underline{G} t_6 Z_b Q_2 + \dots$$

$Z_b$  is true only while a character is being presented to the computer for input.  $Z_b$  is never true during the first cycle, since input/output has not yet been informed that an input is desired, hence no character is being presented for input. Therefore,  $M$  remains off in the first cycle.

During the first cycle, the logic for ending phase 3 is:

$$G' = F \underline{G} \underline{H} t_6 Z_i \underline{A} \left[ \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 (\underline{N} + t_8) \right] + \dots$$

$Z_i$  is a signal from input/output which is normally true when  $Z_b$  is false.  $A$  was set false in phase 2 if the computer was not in the one operation mode. In the first phase 3 of an INPUT command,  $Z_i$  is true. When  $L$  is eight words long, defined by  $N$ , phase 3 of the first cycle lasts until the next  $t_8$  pulse occurs. This causes phase 4 to begin with a word time whose sector address modulo 8 is zero.

In all cycles of INPUT, phase 4 is followed by phase 4a:

$$H' = F \underline{G} \underline{H} t_6 \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 \underline{R} + \dots$$

In phases 4 and 4a of the first cycle, a signal,  $Y_i$ , is sent to input/output calling for an input:

$$Y_i = (F \underline{G} + H) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{M}$$

Input/output responds to this, either by starting a selected reader or indicating by a light that typewriter input is expected.

Phase 4a is always followed by phase 1 as has been explained elsewhere. Phase 4a lasts one word time if  $L$  is one word long. If  $L$  is eight words long, phase 4a ends with the next  $t_8$  pulse.

$$\underline{H}' = H t_6 \underline{Q}_3 \underline{Q}_4 (\underline{N} + t_8) + \dots$$

Thus, normally (when phase 4 is not repeated), phases 4 and 4a together have a duration of two word times when  $L$  is one word long. They last eight word times, beginning and ending with  $t_8$ , when  $L$  is 8 words long. During phase 4 and 4a of the first cycle, if  $L$  is one word long,  $U$  and  $L$  are connected as a two word circulating line.

$$U' = k_1 \underline{N} \underline{M} L + \dots$$

$$L' = k_1 \underline{N} U + \dots$$

$$k_1 = (F \underline{G} + H) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5$$

If  $L$  is eight words long during phases 4 and 4a of the first cycle,  $U$  is circulated on itself and  $L$  is circulated as an eight word line:

$$U' = k_1 N U + \dots$$

$$L' = k_1 N \underline{M} L^* + \dots$$

Phase 1 cannot end in the normal way, i.e., when the search for next instruction is successful, so long as  $A$  is true.

$$G' = \underline{G} t_6 Z_i K \underline{A} \underline{H} + \dots$$



A will be true because it is always turned on in phase 4a of the input order by:

$$A' = k_1 + \dots$$

Therefore, the computer remains in phase 1 until the action started by sending  $Y_i$  in phases 4 and 4a, results in the presentation of a character for input. When a character is presented,  $Z_b$  becomes true and the computer proceeds directly from phase 1 to phase 3 by:

$$F' = \underline{F} \underline{H} t_6 Z_b \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 + \dots$$

skipping phase 2. Then A, which is still on after the computer skips phase 1, must be reset so that the computer can proceed to phase 4. This is accomplished by turning A off with an input order during phase 3:

$$\underline{A}' = F \underline{G} M \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 + \dots$$

The M term allows A to be reset for every phase 3 of an input order except the first. This is to prevent having to step through the input of every character in the one operation mode, or on the other hand, failing to stop in one operation mode before the execution of an input order.

The input instruction word is retained in the command register and the input order is retained in the Q flip-flops until a start signal  $b_s$  is received instead of a new character. The start signal turns A off when in phase 1, thus permitting phase 1 to be followed by phase 2.

$$\underline{A}' = b_s \underline{G} \underline{H} + \dots$$

In Section 4.8, Phase Sequencing, it is explained how the track number is shifted from the C register into the P flip-flops during phases 1 and 3. This shifting occurs only when  $f_7$  is true.

$$f_7 = (\underline{M} + \underline{Q}_2) (\underline{F} \underline{G} \underline{H} \underline{S}_1 S_2 S_3 + F \underline{G} \underline{H} \underline{S}_1 \underline{S}_2 S_3)$$

During the first word time of phase 3, M is false and shifting occurs. At the end of the first word time of phase 3, M is turned on if  $Z_b$  is true.

$$M' = F \underline{G} t_6 Z_b \underline{Q}_2 + \dots$$

In every cycle except the first,  $Z_b$  must be true to enter phase 3, and since  $Z_b$  remains true for more than 1 word time, M always goes true at the end of the first word time of every cycle except the first.

Since both M and  $\underline{Q}_2$  are true after the first word period of phase 3,  $f_7$  is false and shifting into the P flip-flops cannot occur in phase 3 after the first word period. Instead, the P flip-flops are set by the B flip-flops in input/output.

$$P_2' = k_{39} B_6$$

$$P_3' = k_{39} B_5$$

$$P_4' = k_{39} B_4$$

$$P_5' = k_{39} B_3$$

$$P_6' = k_{39} B_2$$

$$P_7' = k_{39} B_1$$

$$k_{39} = F \underline{G} M \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5$$

If the data track number is non-zero, some of the P flip-flops will be true as a result of shifting the data track number into them. No provision is made to set the P flip-flops false, therefore, they can be a true copy of the B flip-flops only if the track number is 0 or 64. The  $P_2$  through  $P_7$  flip-flops will be off at the end of the first word time of phase 3 when M goes true; then after the B flip-flops are copied in by the above logic, a P flip-flop will be true only if its contributing B flip-flop is true. But if any P flip-flop is already true as a result of the operand track number, it remains true even if the contributing B flip-flop is false.

The setting of  $P_1$  is not affected at all by the B flip-flops, and it holds the state which it obtained from the operand track number.

Phase 3 continues so long as  $Z_b$  remains true. When  $Z_b$  goes false,  $Z_i$  becomes true and permits the computer to enter phase 4 by:

$$G' = F \underline{G} \underline{H} t_6 Z_i \underline{A} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 (\underline{N} + t_8) + \dots$$

If N is false (L is 1 word long), phase 4 begins at the end of the next sign time. If N is true (L is 8 words long), phase 4 cannot begin until  $t_8$  is true.

In phases 4 and 4a, if L is 1 word long, L and U are coupled as a two word line, and the character that was set into the P flip-flops in phase 3 is shifted into the two word accumulator, in the least significant character position of the L line. If  $P_1$  is true (track number more than 64), the full, 6-bit character enters the accumulator thus:

$$P_2' = k_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*) + \dots \quad \underline{P}_2' = k_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*) + \dots$$

$$P_3' = k_1 P_2 + \dots \quad \underline{P}_3' = k_1 \underline{P}_2 + \dots$$

$$P_4' = k_1 P_1 P_3 \quad \underline{P}_4' = k_1 P_1 \underline{P}_3$$

$$P_5' = k_1 P_4 + \dots \quad \underline{P}_5' = k_1 \underline{P}_4 + \dots$$

$$P_6' = k_1 P_5 + \dots \quad \underline{P}_6' = k_1 \underline{P}_5 + \dots$$

$$P_7' = k_1 P_6 + \dots \quad \underline{P}_7' = k_1 \underline{P}_6 + \dots$$

$$U' = k_1 \underline{N} (\underline{M} \underline{L} + \underline{M} P_7) + \dots$$

$$L' = k_1 \underline{N} \underline{U} + \dots$$

During phases 4 and 4a of the first cycle of INPUT defined by  $k_1 \underline{M}$ , U and L are connected as a two word circulating line, as the above logic shows. During phases 4 and 4a of the remaining cycles, when M is on, the input to U is from the 6-bit shift register composed of the 6 P flip-flops  $P_2$ - $P_7$ . The input to this shift register is from L, and the input to L is from U. This makes a delay line that is two words plus 6 bits long. The character that is just about to enter the two word line (i.e., the character in the P flip-flops) at the beginning of phase 4 must be just about to leave the two-word line (i.e., in the least significant character position of L) two word times later, at the end of phase 4a. Any characters which were located in the 2 word line at the beginning of phase 4 have been shifted left one character position at the end of phase 4a, due to the fact that they undergo a delay of 6 bits in the P flip-flops.

During phase 1 and phase 3, each accumulator is independently circulated, so that it retains all characters in their positions until the next phase 4.

$$U' = U \underline{H} (\underline{F} + \underline{G}) + \dots$$

$$L' = \underline{N} \underline{L} \underline{H} (\underline{F} + \underline{G}) + \dots$$

If  $P_1$  is false,  $P_4$  does not receive its input from  $P_3$  but from  $L$ .

$$P_4' = k_1 \underline{P}_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*) + \dots$$

$$\underline{P}_4' = k_1 \underline{P}_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*) + \dots$$

Then only the least significant four bits of each character enter the two-word accumulator, and the characters already present in the accumulator at the beginning of phase 4 are shifted left only 4 bits.

When  $N$  is true,  $P_2$  and  $P_4$  receive their inputs from  $L^*$

$$P_2' = k_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*)$$

$$\underline{P}_2' = k_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*)$$

$$P_4' = k_1 \underline{P}_1 \underline{P}_3 + k_1 \underline{P}_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*)$$

$$\underline{P}_4' = k_1 \underline{P}_1 \underline{P}_3 + k_1 \underline{P}_1 (\underline{N} \underline{L} + \underline{N} \underline{L}^*)$$

$L$  receives its input directly from  $P_7$  when  $N$  is true, and  $U$  is circulated independently.

$$L' = k_1 \underline{N} U + k_1 \underline{N} (\underline{M} \underline{L}^* + \underline{M} \underline{P}_7)$$

$$U' = k_1 \underline{N} (\underline{M} \underline{L} + \underline{M} \underline{P}_7) + k_1 \underline{N} U$$

Thus, when  $L$  is an eight word line, characters are set into the eight word accumulator,  $L$ , in the same way that they are set into the two word accumulator when  $L$  is a one word line. When  $M$  is false (i.e., during phases 4 and 4a of the first cycle)  $L^*$  is circulated on itself.

An indefinite number of characters can be entered in this fashion. If the number of characters entered exceeds the capacity of the two-word accumulator in the non-lengthened mode, information is shifted into the  $P$  flip-flops in phase 4 and destroyed in phase 1 when the  $P$  flip-flops receive the track number.

The process may be ended during any phase 1 by depressing the START COMPUTE switch, or by receiving a stop code from input/output. In either case,  $Z_b$  does not go true, but instead  $b_s$  goes true, setting  $A$  false, as explained above.

#### 4.9.11 EXCHANGE, 09, EXC, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Perform any non-conflicting combinations of the operations described below. The desired combinations are selected by the data track number.

Data track 1 true--( $P_7$ )

Replace the contents of  $L$  with  $U$

Data track 2 true--( $P_6$ )

Replace the contents of U with L

Data track 4 true--( $P_5$ )

Replace the contents of X with U

Data track 8 true--( $P_4$ )

Replace the contents of U with X

Data track 16 true--( $P_3$ )

Set L to 8 word length

Data track 32 true--( $P_2$ )

Set L to 1 word length

Data tracks 16 and 32 true--( $P_2, P_3$ )

Set L to opposite state

The contents of L are replaced with U by:

$$L' = F G \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} \underline{P_7} U + (\underline{N} L + N L^*) \underline{H} \underline{Q_1} \underline{Q_2} \underline{Q_4} \underline{Q_5} \underline{P_7} + \dots$$

Data track 1 is indicated by  $P_7$ . The second term permits normal circulation of L if  $P_7$  is false.

The contents of U are replaced with L or X by:

$$U' = F G \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} (P_6 L + P_4 X) + \underline{H} \underline{Q_4} \underline{Q_5} \underline{P_4} \underline{P_6} U$$

Data track 2 is indicated by  $P_6$ , and data track 8 is indicated by  $P_4$ . If both  $P_4$  and  $P_6$  are true, the resulting word in U is the logical "OR" of the words in L and X. The second term permits normal circulation of U if  $P_4$  and  $P_6$  are both false.

The contents of X are replaced with the contents of U by:

$$X' = F G \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} \underline{P_5} \underline{R} U + (\underline{P_5} + R) X + \dots$$

Data track 4 is indicated by  $P_5$ . The logic is written so that R (Repeat) must be false before the index register may be altered in order to prevent a dynamic halt on a repeated EXCHANGE command. The index register contains the repeat count. If this could be altered, phase 4 might never end. If the EXCHANGE command with data track 4 true is repeated, it becomes a do-nothing command. If R is true or  $P_5$  is false, X is circulated normally.

The length of L is changed by:

$$N' = \underline{N} F G t_6 \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} \underline{P_3} + \dots$$

$$\underline{N}' = N F G t_6 \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} \underline{P_2} + \dots$$

Data tracks 16 and 32 are indicated by  $P_3$  and  $P_2$  respectively. When N is true,

L is 8 words long; when N is false, L is 1 word long. If  $P_3$  and  $P_2$  are both true, N changes from its present state to the opposite state.

#### 4.9.12 DIVIDE UPPER, 10, DVU, $\underline{Q_1}$ $\underline{Q_2}$ $\underline{Q_3}$ $\underline{Q_4}$ $\underline{Q_5}$

Divide the contents of U by the contents of the memory location specified by the data address. Leave the quotient in U and the remainder in L.

The procedure for division is a non-restoring system in which each step brings the partial remainder (U) toward zero by subtracting or adding the divisor (L) as their signs agree or disagree.

The divisor is copied into L from the memory location specified by the data address during phase 4 (word period 1) by:

$$L' = F \underline{G} \underline{H} V \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} + \dots$$

At sign time of word period 1, the sign of the divisor sets  $P_6$  by:

$$P_6' = F \underline{G} \underline{H} t_6 \underline{Q_4} \underline{R} V + \dots$$

$$\underline{P_6}' = F \underline{G} \underline{H} t_6 \underline{Q_4} \underline{R} \underline{V} + \dots$$

This sign is carried by  $P_6$  throughout the execution of the DIVIDE command. The sign of the dividend sets  $P_7$  during sign time of word period by:

$$P_7' = F \underline{G} \underline{H} t_6 \underline{Q_4} \underline{R} U + \dots$$

$$\underline{P_7}' = F \underline{G} \underline{H} t_6 \underline{Q_4} \underline{R} \underline{U} + \dots$$

On subsequent odd word periods,  $P_7$  is set by the sign of the new remainder (U) by:

$$P_7' = H P_1 t_6 \underline{Q_3} \underline{Q_4} U + \dots$$

$$\underline{P_7}' = H P_1 t_6 \underline{Q_3} \underline{Q_4} \underline{U} + \dots$$

During each pair of word periods the sign of the remainder becomes the least significant bit of the quotient and the remainder is shifted one digit position.

Odd and even word periods are designated by the state of  $P_1$ . The initial setting of  $P_1$  occurs during word period 1, by:

$$\underline{P_1}' = F \underline{G} \underline{H} t_6 \underline{R} \underline{Q_4} + \dots$$

$P_1$  is set false at sign time of word period 3.  $P_1$  remains false throughout word period 4 to indicate an even word period. Thus  $P_1$  acts as a two position counter:

$$P_1' = H \underline{P_1} t_6 \underline{Q_4} + \dots$$

$$\underline{P_1}' = H P_1 t_6 \underline{Q_4} + \dots$$

Word period 1 is identified by  $\underline{F} \underline{G} \underline{H}$ ; word periods 2 and 3 are identified by  $\underline{F} \underline{G} \underline{H}$ ; word periods 4 through 64 are identified by  $\underline{F} \underline{G} \underline{H}$ ; word period 65 is identified by  $\underline{F} \underline{G} \underline{H}$ ; and word periods 66 and 67 are identified by  $\underline{F} \underline{G} \underline{H}$ .

Addition or subtraction of U and L takes place during even word periods according to the S signal. If the sign of U is the same as the sign of L, S is true and L is subtracted from U.

$$S = H \underline{Q}_3 (F + \underline{G}) (P_6 P_7 + \underline{P}_6 \underline{P}_7) + \dots$$

To carry out the addition or subtraction U and L are presented as  $I_1$  and  $I_2$  during even word periods by:

$$I_1' = H \underline{Q}_3 (\underline{F} \underline{P}_1 u^* + F U^*) + \dots$$

$$I_2' = H \underline{Q}_3 \underline{P}_1 (\underline{F} P_7 + \underline{G}) e_{11} + \dots$$

The result is the signal  $e_2$ , which is derived from:

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + A \underline{I}_1 I_2 + A I_1 \underline{I}_2$$

The result,  $e_2$  is then copied into U by:

$$U' = e_2 H Q_4 \underline{Q}_3 + \dots$$

This process continues until word period 64, subtracting L from U, shifting U one bit position, and inserting the quotient in the unused portion of U.

By the end of the 64th word period, sector coincidence occurs. However, three more word periods are required to complete the division process. The 64th word period is identified by:

$$K' = t_6 Q_4 + \dots$$

$$\underline{K}' = \underline{G} \underline{S}_3 H Q_4 \underline{S}_2 (S_1 \underline{C} + \underline{S}_1 C) + \dots$$

In turn, K turns G on by:

$$G' = \underline{G} t_6 H K F$$

During word period 66, the remainder is available, but possibly needs restoration from the previous subtraction (or addition) which occurred in word period 64. This restoration is indicated by the last quotient digit developed, which also controls the state of  $P_7$ . Hence  $P_7$  is used to gate the divisor into  $I_2$  during word period 66:

$$I_1 = H \underline{F} \underline{Q}_3 \underline{P}_1 u^*$$

$$I_2 = H \underline{P}_1 (\underline{N} L + N L^*) (\underline{F} \underline{Q}_3 P_7) + \dots$$

The sign of the divisor, indicated by  $P_6$ , determines whether the restoration requires an addition or subtraction.

$$S = H \underline{F} \underline{G} P_6 + \dots$$

The output of the adder,  $e_2$ , is then the correct remainder and is read into L, which has been holding the divisor up to this time:

$$L = G e_2 \underline{P}_1 H Q_4 + \dots$$

During word period 67 the full quotient is available in either its true or its complemented form and is copied into U by:

$$U' = G e_2 \underline{F} H Q_4 + \dots$$

$$I_1 = H \underline{F} \underline{Q}_3 P_1 P_6 U^* + H \underline{F} \underline{Q}_3 G P_1 P_6 \underline{U}^*$$

Because of the system of division used, the determining factor of whether the quotient is complemented or not is the sign of the divisor. If the sign is positive, the quotient will be complemented in word period 67 by the above  $I_1$  logic.

If the divisor is negative, the quotient must be corrected by adding one in the least significant digit.

$$S = H \underline{F} G P_6 + \dots$$

$$I_2 = H \underline{F} G P_1 P_6 \underline{Q}_3 + \dots$$

The simplified word periods for division are given in table 4-1.

Table 4-1  
RPC-4010 COMPUTER-  
DIVISION TIMETABLE

WORD PERIOD	F	G	H	$P_1$	$U'$	$L'$	$I_1$	$I_2$	S
1 (Ph 4)	1	1	0	-	#	V	-	-	-
2 (Ph 4a)	0	0	1	0	$e_2$	L	$u^*$	L	$P_6 P_7 + \underline{P_6 P_7}$
3 (Ph 4a)	0	0	1	1	$e_2$	L	$U^*$	0	$P_6 P_7 + \underline{P_6 P_7}$
4--62 (even WP)	1	0	1	0	$e_2$	L	$U^*$	L	$P_6 P_7 + \underline{P_6 P_7}$
5--63 (odd WP)	1	0	1	1	$e_2$	L	$U^*$	0	$P_6 P_7 + \underline{P_6 P_7}$
64 (K on)	1	0	1	0	$e_2$	L	$U^*$	L	$P_6 P_7 + \underline{P_6 P_7}$
65	1	1	1	1	$e_2$	L	$U^*$	0	$P_6 P_7 + \underline{P_6 P_7}$
66	0	1	1	0	$e_2$	$e_2$	$u^*$	$P_7 L$	$P_6$
67	0	1	1	1	$e_2$	L	$P_6 U^*$ $+P_6 \underline{U}^*$	$P_6$	$P_6$

# This signal is 0 for single length division (DVU) and  
L for double length division (DIV).

NOTE:  $P_6' = F G H t_6 V$  (Sign of divisor)

$P_7' = F G H P_1 t_6 U$  (Dividend digits)

4.9.13 DIVIDE, 11, DIV, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Divide the contents of U and L (double length format) by the contents of the memory location specified by the data address.

The procedure for double length division is identical to that of single length, with the exception that during word period 1, the previous contents of L are copied into U at the same time the divisor is copied from the memory location specified by the data address into L by:

$$U' = F \ G \ \underline{H} \ \underline{Q}_1 \ Q_2 \ \underline{Q}_3 \ Q_4 \ Q_5 \ L$$

The remainder of this operation is identical to DIVIDE SINGLE LENGTH. The exception of copying L into U is noted in table 4-1.

4.9.14 SHIFT RIGHT OR LEFT, 12, SRL, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

Shift the contents of the double length accumulator (combined upper and lower) to the right if the least significant data track bit is zero; or shift the contents to the left if the least significant data track bit is one. The number of bit positions shifted is dependent upon the number in the data address sector. Turn on branch control if overflow occurs during shift left.

Since there is no operand to search for in a shift command, phase 3 is ended after one word period by:

$$G' = G \ t_6 \ \underline{Q}_1 \ Q_2 \ Q_3 \ \underline{Q}_4 + \dots$$

Phase 4 lasts one word period and is identified as word period 1 of the execution of the shift command. Word period 1 and word period 2 are identical for both the SHIFT RIGHT and the SHIFT LEFT command. Word periods are defined by the states of signals indicated on the "Shift and Normalize Timing Chart" (figure 4-23). During word period 1, U is circulated by:

$$U' = \underline{H} \ \underline{Q}_1 \ Q_3 \ \underline{Q}_4 \ U + \dots$$

Phase 4 (word period 1) is ended after one word period by:

$$H' = F \ G \ \underline{H} \ t_6 \ \underline{R} \ \underline{Q}_1 \ Q_2 \ Q_3 \ \underline{Q}_4 + \dots$$

The state of P<sub>1</sub> is indeterminate until the end of phase 4, at which time it is turned off by:

$$\underline{P}_1' = F \ G \ \underline{H} \ t_6 \ \underline{R} \ Q_3 + \dots$$

Thus, P<sub>1</sub> is off during phase 4a, word period 2. At the end of word period 2, P<sub>1</sub> is turned on by:

$$P_1' = H \ \underline{P}_1 \ t_6 \ \underline{Q}_3 + \dots$$


For the remainder of the shift command P<sub>1</sub> is true.

As is done for all instructions, F and G are turned off at the end of phase 4 (word period 1) by:

$$\underline{F}' = F \ G \ \underline{R} \ t_6 + \dots$$

$$\underline{G}' = G \ \underline{H} \ \underline{R} \ t_6 + \dots$$





NOTE: N EQUALS NUMBER OF BIT POSITIONS TO BE SHIFTED

FIGURE 4-23 SHIFT AND NORMALIZE TIMING CHART

At the end of word period 3, F is turned on by:

$$F' = \underline{F} \underline{G} \underline{H} \underline{P}_1 \underline{Q}_3 t_6 + \dots$$

For both SHIFT RIGHT and SHIFT LEFT commands, during word period 1 U is circulated by:

$$U' = \underline{H} \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 U + \dots$$

Also, during word period 1, L is circulated by:

$$L' = \underline{H} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 L + \dots$$

During word period 2, except for sign time ( $H \underline{R} t_6$ ), U and L are circulated and the P flip-flops set by:

$$U' = H \underline{P}_1 Q_3 \underline{Q}_4 \underline{Q}_5 U + \dots$$

$$L' = H \underline{P}_1 Q_3 \underline{Q}_4 \underline{Q}_5 L + \dots$$

$$P_3' = H \underline{P}_1 t_6 Q_3 U + \dots$$

$$\underline{P}_3' = H \underline{P}_1 t_6 Q_3 \underline{U} + \dots$$

$$P_4' = H t_6 Q_3 P_3 + \dots$$

$$\underline{P}_4' = H t_6 Q_3 \underline{P}_3 + \dots$$

$$P_5' = H t_6 Q_3 P_4 + \dots$$

$$\underline{P}_5' = t_6 + \dots$$

The  $P_3$ ,  $P_4$ , and  $P_5$  flip-flops are tested every sign time for overflow. During a SHIFT LEFT command, the B flip-flop is turned on to indicate an overflow by:

$$B' = \underline{G} \underline{H} \underline{K} P_7 Q_3 \underline{Q}_4 \underline{Q}_5 t_6 \left[ \underline{P}_3 P_4 + P_3 \underline{P}_4 + P_3 P_4 \underline{P}_5 (\underline{N} \underline{L} + N \underline{L}^*) \right] + \dots$$

During word period 2, U and L are circulated by:

$$U' = H Q_3 \underline{Q}_4 U \underline{F} \underline{P}_1 (Q_5 + P_7)$$

$$L' = H Q_3 \underline{Q}_4 \underline{Q}_5 \underline{F} \underline{P}_1 (\underline{N} \underline{L} + N \underline{L}^*)$$

Flip-flops  $P_2$  and  $P_4$  are turned off by:

$$\underline{P}_2' = Q_3 H t_6 + \dots$$

$$\underline{P}_4' = Q_3 H t_6 + \dots$$

And the  $P_3$  flip-flop is set with the sign bit of L by:

$$P_3' = H \underline{P}_1 t_6 Q_3 (\underline{N} \underline{L} + N \underline{L}^*) + \dots$$

$$\underline{P}_3' = H \underline{P}_1 t_6 Q_3 (\underline{N} \underline{L} + N \underline{L}^*) + \dots$$

At  $t_6$  time a test is made for overflow or zero shift during word period 3 and the following word periods of the SHIFT LEFT command (figure 4-24). U is delayed one bit each word period through flip-flop  $P_3$ :

$$P_3' = H \underline{P}_1 t_6 Q_3 U + \dots$$

$$\underline{P}_3' = H \underline{P}_1 t_6 Q_3 \underline{U} + \dots$$

$$U' = \underline{G} \underline{H} \underline{P}_1 P_7 Q_3 \underline{Q}_4 P_3 + \dots$$

The  $P_4$  and  $P_5$  flip-flops are set by:

$$P_4' = H t_6 Q_3 P_3 + \dots$$

$$\underline{P}_4' = H t_6 Q_3 \underline{P}_3 + \dots$$

$$P_5' = H \underline{t}_6 Q_3 P_4 + \dots$$

Note that  $P_5$  can be turned on by  $P_4$ , but cannot be turned off.  $P_5$  will be reset each  $t_6$  time by:

$$\underline{P}_5' = H Q_3 t_6$$

The one bit shift for each word period is accomplished in  $L$  by shifting through  $P_2$ :

$$P_2' = H \underline{t}_6 Q_3 L + \dots$$

$$\underline{P}_2' = H \underline{t}_6 Q_3 \underline{L} + \dots$$

$$L' = \underline{G} H P_1 P_7 Q_3 Q_4 P_2 + \dots$$

At sign time the most significant bit in  $U$  is shifted out and lost. The second most significant bit from  $L$  sets  $P_3$ :

$$P_3' = H P_1 t_6 Q_3 P_2 + \dots$$

$$\underline{P}_3' = H P_1 t_6 Q_3 \underline{P}_2 + \dots$$

and becomes the least significant bit of  $U$  in the next word period by:

$$U' = \underline{G} H P_1 P_7 Q_3 Q_4 P_3 + \dots$$

Flip-flops  $P_2$  and  $P_4$  are set to zero each sign time by:

$$\underline{P}_2' = H t_6 Q_3 + \dots$$

$$\underline{P}_4' = H t_6 Q_3 + \dots$$




FIGURE 4-24 SHIFT LEFT-W/P 3 TO END

The zero set into  $P_2$  goes into the least significant bit position of L by:

$$L' = \underline{G} H P_1 P_7 Q_3 \underline{Q_4} P_2 + \dots$$

The above operation is repeated to shift the contents of the combined U and L accumulators one bit to the left each word period.

At each word period of phase 4a, the data sector portion of C is reduced by one through the use of K as a carry on complement control.

$$C' = H Q_3 \underline{Q_4} \underline{S_2} \underline{S_3} (C K + \underline{C} K) + \dots$$

Every  $t_6$  time K is turned on by:

$$K' = t_6 Q_3 + \dots$$

And is turned off by the first "1" in the data sector of C:

$$\underline{K}' = H Q_3 \underline{Q_4} P_1 \underline{Q_5} C + \dots$$

When the shift count is reduced to zero after the designated number of bits have been shifted, K remains on through sign time and turns G on by:

$$G' = \underline{G} t_6 H K F + \dots$$

With G on, shifting stops and F is turned off at the next word period.

$$\underline{F}' = F t_6 G H$$

H is turned off during the following word period by:

$$\underline{H}' = H t_6 \underline{F} G P_1$$

A shift command ends at this word period when G is turned off by:

$$\underline{G}' = G t_6 \underline{F} P_1$$

#### 4.9.15 SHIFT RIGHT (word period 3 to end)

During word period 3 of the SHIFT RIGHT command (figure 4-25), U is circulated.

The one-bit shift is accomplished in L by circulating L one bit early:


$$L' = H Q_3 \underline{Q_4} \underline{Q_5} \underline{P_7} P_1 \underline{G} 1 \underline{t_6} + \dots$$

During word period 3, U is circulated by:

$$U' = H Q_3 \underline{Q_4} \underline{Q_5} \underline{P_7} \underline{F} U + \dots$$

The least significant bit of L is lost in each shift, and the least significant bit of U is entered into the most significant bit position of L by:

$$L' = H Q_3 \underline{Q_4} \underline{Q_5} \underline{P_7} P_1 \underline{G} t_6 u + \dots$$



NOTE: \* U | BIT EARLY  
 \*\* L | BIT EARLY

FIGURE 4-25 SHIFT RIGHT-W/P 3 TO END

During word periods 4 through n (where n equals the number of bits to be shifted) U is copied one bit early:

$$U' = H Q_3 Q_4 Q_5 P_7 F t_6 u + \dots$$

Again L is circulated one bit early by:

$$L' = H Q_3 Q_4 Q_5 P_7 F G t_6 l + \dots$$

During sign time of word periods 4 through n, the sign of U is repeated to give an algebraic shift:

$$U' = H Q_3 Q_4 Q_5 P_7 t_6 U + \dots$$

The least significant bit of L is lost and the least significant bit of U is copied into the most significant bit position of L during sign time.

$$L' = H Q_3 Q_4 Q_5 P_7 F G t_6 u + \dots$$

During word period n + 1, when SHIFT RIGHT is completed, U is circulated one bit early, except sign time:

$$U' = H Q_3 Q_4 Q_5 P_7 F t_6 u + \dots$$

And L is circulated by:

$$L' = H Q_3 Q_4 Q_5 G (N L + N L^*) + \dots$$

During sign time of word period n + 1, and all of word period n + 2, both U and L are circulated:

$$U' = H Q_3 Q_4 Q_5 P_7 U (t_6 + F)$$

$$L' = H Q_3 Q_4 Q_5 G (N L + N L^*) + \dots$$

At the end of either SHIFT RIGHT or SHIFT LEFT, the contents of the combined upper and lower accumulators will have been shifted the number of bits indicated in the data track address of the shift command. If a SHIFT RIGHT or SHIFT LEFT command is given with a zero in the data track address, H is turned off before shifting starts in word period 3 and no shift takes place.

$$H' = H t_6 (F G P_1 K Q_3 Q_4 Q_5) + \dots$$

#### 4.9.16 NORMALIZE, 13, SLC, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The value contained in the double length accumulator (U and L) is shifted left until it is in normalized form, that is, until bit 1 contains the first significant magnitude bit. Following the shift, L is cleared to zero and the number of places shifted is put in bits 5-17 of L.

During word period 1, phase 4, U and L are circulated as in the shift commands:

$$U' = H Q_1 Q_3 Q_4 U + \dots$$

$$L' = H Q_1 Q_2 Q_3 Q_4 L + \dots$$

Phase 4a, word period 2, is entered by:

$$H' = F G H t_6 Q_1 Q_2 Q_3 Q_4$$

$$G' = G t_6 H R$$

$$F' = F G t_6 R$$

Again, word period 2 is executed exactly as in the shift commands, with U and L circulated by:

$$U' = H Q_3 Q_4 \underline{F} \underline{P}_1 U Q_5 + \dots$$

$$L' = H Q_3 Q_4 \underline{F} \underline{P}_1 (\underline{N} L + N L^*) + \dots$$

The P flip-flops are set by:

$$P_3' = H Q_3 \underline{P}_1 t_6 u + \dots$$

$$\underline{P}_3' = H Q_3 \underline{P}_1 t_6 \underline{u} + \dots$$

$$P_4' = H Q_3 t_6 P_3 + \dots$$

$$\underline{P}_4' = H Q_3 t_6 \underline{P}_3 + \dots$$

$$P_5' = H Q_3 t_6 P_4 + \dots$$

During sign time of word period 2, flip-flops  $P_2$  and  $P_4$  are turned off by:

$$\underline{P}_2' = Q_3 H t_6 + \dots$$

$$\underline{P}_4' = Q_3 H t_6 + \dots$$

Flip-flop  $P_3$  is set by:

$$P_3' = H Q_3 \underline{P}_1 t_6 (\underline{N} L + N L^*)$$

$$\underline{P}_3' = H Q_3 \underline{P}_1 t_6 (\underline{N} \underline{L} + N \underline{L}^*)$$

Both U and L continue to be circulated as above. During word period 3 and the following word periods, U is circulated through  $P_3$ , causing a one-bit shift to the left:

$$U' = H Q_3 Q_4 \underline{G} P_3 P_1 Q_5 + \dots$$

and L is circulated through  $P_2$ , causing a one-bit delay.

$$L' = H \underline{G} Q_3 Q_4 P_1 P_2 Q_5 + \dots$$

Flip-flops  $P_4$  and  $P_5$  are set by:

$$P_4' = H Q_3 t_6 P_3 + \dots$$

$$\underline{P}_4' = H Q_3 t_6 \underline{P}_3 + \dots$$

$$P_5' = H Q_3 t_6 P_4 + \dots$$

$$\underline{P}_5' = t_6 + \dots$$

During the first bit of word period 3 and during all bits of the following word periods, the content of  $P_3$  is set into the least significant bit position of U by:

$$U' = H \underline{G} P_1 Q_3 Q_4 P_3 + \dots$$

Both  $P_2$  and  $P_4$  are set to zero:

$$\underline{P}_2' = H Q_3 t_6 + \dots$$

$$\underline{P}_4' = H Q_3 t_6 + \dots$$

and  $L$  is circulated through  $P_2$  to set the least significant bit position to zero.

$$L' = H \underline{G} Q_3 \underline{Q}_4 P_1 P_2 + \dots$$

At sign time,  $P_3$  has the new sign of  $U$ , and  $P_4$  has the new  $1/2$  bit of  $U$ . If these bits are 0 and 1, the number in  $U$  is at least  $+1/2$  ( $\underline{P}_3$  and  $P_4$  are true). If the bits are 1 and 0, the number is less than  $-1/2$  ( $P_3$  and  $\underline{P}_4$  true). A stop must be generated when these conditions are met.

As  $-1$  is not wanted as a result of SLC, stop must also be generated when  $U$  is exactly  $-1/2$  (which would become  $-1$  on the next shift).  $P_5$  identifies  $-1/2$  by indicating any "1's" to the right of the  $1/2$  bit in  $U$  during sign time.

One more bit must be considered, namely the sign bit of  $L$ . If this bit is a "1", another shift is possible without developing  $-1$  in  $U$ . Thus, the stop term developed is:

$$G' = H Q_3 \underline{Q}_4 Q_5 t_6 \left[ (P_3 \underline{P}_4 + \underline{P}_3 P_4 + P_3 P_4 P_5) (\underline{N} \underline{L} + N \underline{L}^*) \right]$$

$G$  goes true when the next shift would cause an overflow. The content of  $U$  and  $L$  is now normalized. Setting  $G$  true causes  $F$  to go false the following word period:

$$\underline{F}' = F t_6 G H + \dots$$

This will cause  $G$  and  $H$  to go false the next odd word period by:

$$\underline{H}' = H t_6 G F P_1 + \dots$$

$$\underline{G}' = G t_6 P_1 \underline{F} + \dots$$

causing the computer to enter phase 1 of the following command.

During each execution of the NORMALIZE command, the shift count is entered into the operand sector of the  $C$  register by:

$$\underline{K}' = H Q_3 \underline{Q}_4 (P_1 + F) Q_5 \underline{C} \underline{S}_2 \underline{S}_3$$

$$C' = H Q_3 \underline{Q}_4 \underline{S}_2 \underline{S}_3 (C \underline{K} + \underline{C} K) + \dots$$

During  $n + 1$  operand sector time,  $L$  receives the shift count by:

$$L' = H Q_3 \underline{Q}_4 \underline{S}_2 \underline{S}_3 C F G Q_5 + \dots$$

The final result is that the contents of  $U$  and  $L$  are shifted to the left to normalize the count and  $L$  is zero except for the shift count in the operand sector.

#### 4.9.17 MULTIPLY, 14, MPY, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The contents of  $U$  are multiplied by the contents of the memory location specified by the data address. The resulting double length products are held in  $U$  and  $L$ . Timing is co-ordinated with the phases as indicated in table 4-2.



Table 4-2

## RPC-4010 COMPUTER

## MULTIPLICATION TIMETABLE

WORD PERIOD	F	G	H	P <sub>1</sub>	U'	L'	I <sub>1</sub>	I <sub>2</sub>	S
1 (Ph4)	1	1	0	-	U t <sub>6</sub>	V	-	-	-
2 (Ph 4a)	0	0	1	0	e <sub>2</sub>	L	0	P <sub>7</sub> L	1
3	0	0	1	1	e <sub>2</sub> t <sub>6</sub>	L	U*	P <sub>6</sub>	1
4--62 (even WP)	1	0	1	0	e <sub>2</sub>	L	U*	P <sub>7</sub> L	0
5--63 (odd WP)	1	0	1	1	e <sub>2</sub> t <sub>6</sub>	L	U*	P <sub>7</sub> P <sub>6</sub>	0
64 (K on)	1	0	1	0	e <sub>2</sub>	L	U*	P <sub>7</sub> L	0
65	1	1	1	1	e <sub>2</sub> t <sub>6</sub>	L	U*	P <sub>7</sub> L	0
66	0	1	1	0	e <sub>2</sub>	e <sub>2</sub>	U*	0	0
67	0	1	1	1	e <sub>2</sub>	L	U*	0	0

NOTE: P<sub>6</sub>' = F G H t<sub>6</sub> V (sign of multiplicand)

P<sub>7</sub>' = F G H P<sub>1</sub> t<sub>6</sub> U\* + F G H t<sub>6</sub> U (multiplier digits)

The process of multiplication consists of a series of additions of the multiplicand to the partial product and the shifting of the partial product for each digit of the multiplier. As multiplication continues from the first digit of the multiplier to the last, the partial product formed by each addition and shift increases from one word to approximately two. Thus, a multiplication requires 64 word periods (two for each digit of the multiplier) to complete the product.

To retain the digits of the full product, U is extended to two words plus one bit by the use of the second read head, U\*. During the first word period, the two words in U contain the multiplier and one bit of the partial product. As multiplication continues, the partial product increases to approximately two words and the multiplier decreases to zero. This is accomplished by dropping each digit of the multiplier from circulation as it is used, and shifting the remainder of the multiplier and the increased partial product to the next most significant digit position.

The bits presented by U\* occur exactly 65 bit periods after being recorded. In other words U\* shifts the information for one bit left each two word periods of multiplication.

The bits of the multiplier are dropped as they are used by inhibiting the recording of U' at the last sign time of each two word period of multiplication. To accomplish this, the U' record equation is formed of only those terms which

include the sign time of the last of the two word periods. During phase 4, word period 1, U is circulated and the sign bit dropped by:

$$U' = Q_1 Q_3 Q_5 t_6 U \underline{H} + \dots$$

To mark each of the two word periods required for the addition of the multiplicand to the partial product, flip-flop  $P_1$  is turned off at the end of the first word period of phase 4. At the end of the next word period it is set on, and alternates throughout the execution of multiplication. That is to say, during each odd word period,  $P_1$  is on, and during each even word period, is off.

$$P_1' = H \underline{P}_1 t_6 (Q_3 + Q_4)$$

$$\underline{P}_1' = F G \underline{H} t_6 \underline{Q}_1 \underline{Q}_2 Q_3 Q_4 \underline{Q}_5 + H P_1 Q_4 t_6 + \dots$$

The memory location specified by the data address is copied into L as the multiplicand during word period 1 by:

$$L' = F G \underline{H} V \underline{Q}_1 Q_2 Q_4 \underline{Q}_5 + \dots$$

The sign of the multiplicand is set into  $P_6$  during phase 4 by:

$$P_6' = F G \underline{H} t_6 Q_4 \underline{R} V + \dots$$

$$\underline{P}_6' = F G \underline{H} t_6 Q_4 \underline{R} \underline{V} + \dots$$

The sign of U is set into  $P_7$  during phase 4 by:

$$P_7' = F G \underline{H} t_6 Q_4 \underline{R} U + \dots$$

$$\underline{P}_7' = F G \underline{H} t_6 Q_4 \underline{R} \underline{U} + \dots$$

During sign time of the following odd word periods of phase 4a,  $P_7$  will be set by the successive multiplier digits:

$$P_7' = H P_1 t_6 Q_3 Q_4 U^* + \dots$$

$$\underline{P}_7' = H P_1 t_6 Q_3 Q_4 \underline{U}^* + \dots$$

During periods 2 through 67 of the MULTIPLY command, the result of  $I_1$  and  $I_2$  ( $e_2$ ) is copied into U by:

$$U' = H Q_4 (\underline{P}_1 + t_6 \underline{F} G) e_2$$

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 \underline{I}_2$$

During even word periods of the execution of MULTIPLY, A is the carry:

$$A' = I_2 (I_1 \underline{S} + \underline{I}_1 S) Q_4 H Q_3 \underline{P}_1 + \dots$$

$$\underline{A}' = \underline{I}_2 (I_1 S + \underline{I}_1 \underline{S}) H Q_4 + \dots$$

Addition of U and L is performed through  $I_1$  and  $I_2$ , as indicated by the contents of L:

$$I_1' = H (F + G Q_3 + P_1 \underline{G}) U^* + \dots$$

$$I_2' = H P_1 P_6 (\underline{F} \underline{G} Q_3 + F Q_3 P_7) + H \underline{P}_1 \underline{G} P_7 (\underline{N} \underline{L} + N \underline{L}^*) + \dots$$

$P_6$  is true and S is true during WP 66 and 67. S is always true during WP 2 and 3.

$$S' = H (\underline{F} \underline{G} Q_3 + \underline{F} \underline{G} P_6)$$

During word periods 3 through 67,  $I_1$  is the content of U, which is shifted left each even word period. The contents of L become  $I_2$  during even word periods when  $P_7$  is true.  $I_2$  is true for all odd word periods when U is negative and  $P_6$  is true, indicating the multiplicand is negative. Each even word period that  $P_7$  is true,  $I_2$ , which is L, is added to  $I_1$ , the result is copied into U, and U is shifted one bit position. Bits in L which are zero cause nothing to be added to  $I_1$ , but the one bit shift is accomplished as before. At word period 66, the double length result is in extended U. At this time,  $e_2$  is copied into L:

$$L' = H Q_4 \underline{P}_1 G e_2 + \dots$$

and into U:

$$U' = H Q_4 \underline{P}_1 e_2 + \dots$$

During word period 67, both U and L are circulated as the double length product of U and the contents of memory specified by the data address.

#### 4.9.18 MULTIPLY BY TEN, 15, MPT, $Q_1 Q_2 Q_3 Q_4 Q_5$

Multiply the contents of U by ten if the data track number is 0. Multiply the contents of L by ten if the data track number is 64.

To multiply by ten, only one word period of phase 4 is required for execution. The operation is carried out by delaying data one bit (multiplying by two), then delaying the same data three bits (multiplying by eight) and adding the two results.

During execution, the  $P_1$  flip-flop is used to determine whether U or L will be multiplied. The  $P_2$  flip-flop copies L:

$$P_2' = (\underline{N} L + N L^*) F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 \underline{t}_6 + \dots$$

$$\underline{P}_2' = (\underline{N} \underline{L} + N \underline{L}^* + \underline{t}_6) F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 + \dots$$

Note at sign time that  $P_2$  is turned off. The output of  $P_2$  is L-delayed one bit and thus multiplied by 2:

$$P_2 = 2 \times L$$

The output of  $P_3$  is U-delayed one bit and thus multiplied by 2:

$$P_3' = U F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 \underline{t}_6 + \dots$$

$$\underline{P}_3' = (\underline{U} + \underline{t}_6) F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 + \dots$$

$$P_3 = 2 \times U$$

The state of  $P_1$  determines whether  $P_2$  or  $P_3$  is copied by  $P_4$ :

$$P_4' = F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 (\underline{P}_1 P_3 + P_1 P_2) \underline{t}_6$$

$$\underline{P}_4' = F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 (\underline{P}_1 \underline{P}_3 + P_1 \underline{P}_2 + \underline{t}_6)$$

As with  $P_2$  and  $P_3$ ,  $P_4$  is turned off at sign time. The output of  $P_4$  sets  $P_5$ , except at sign time:

$$P_5' = F G Q_1 Q_2 Q_3 Q_4 Q_5 P_4 t_6 + \dots$$

$$\underline{P}_5' = F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 (\underline{P}_4 + t_6)$$

The output of  $P_5$  is either U or L-delayed three bit periods, thus multiplied by  $2^3$  or 8:

$$P_5 = 8 \times U$$

or

$$P_5 = 8 \times L$$

To complete the multiplication, it is necessary to add  $P_2$  and  $P_5$  for L, or  $P_3$  and  $P_5$  for U:

$$8 \times L + 2 \times L = 10 \times L$$

or

$$8 \times U + 2 \times U = 10 \times U$$

To add, the quantities to be added become the inputs to  $I_1$  and  $I_2$ :

$$I_1' = \underline{H} F \underline{Q}_1 (\underline{P}_1 P_3 + P_1 P_2)$$

$$I_2' = \underline{H} F \underline{Q}_1 P_5$$

The sum appears as  $e_2$ . If  $\underline{P}_1$  is true, U is multiplied by ten:

$$U' = F G \underline{P}_1 \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 e_2 + \dots$$

If  $P_1$  is true, L is multiplied by ten:

$$L' = F G P_1 Q_2 Q_3 Q_4 Q_5 e_2 + \dots$$

*Modified by EC*

The original contents of the four P flip-flops  $P_2$ ,  $P_3$ ,  $P_4$ , and  $P_5$  are important. ~~When data tracks 0 or 64 are given, these flip-flops contain zeros. If other data track numbers are given, the contents of these four flip-flops will add 1, 2, 3, 5, 6, 7, or 8 to the product of U or L in the least significant bit positions (table 4-3).~~

#### 4.9.19 PRINT DATA ADDRESS, 16, PRD, $Q_1 Q_2 Q_3 Q_4 Q_5$

The PRD command presents the data track number as a binary output to input/output. Track numbers 0 through 63 are characters to be printed or punched (table 4-4) and track numbers 64 through 127 are control functions (table 4-5).

The operand sector number is disregarded except in the case of a completely optimum address, where the operand sector is two greater than the location of the command. In this instance, the interlock from input/output ( $Z_0$ ) is overridden and the computer will not wait for a ready signal from input/output: it assumes the I/O device is in the process of executing a previous print command.

Table 4-3

RPC-4010 COMPUTER-  
QUANTITIES ADDED DURING

MPT COMMAND

*Changed by E/C*

FLIP-FLOPS					RESULT	
P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>		
0	X	0	0	0	10L	L
0	X	0	0	1	10L+1	L
0	X	0	1	0	10L+2	L
0	X	0	1	1	10L+3	L
0	X	1	0	0	10L+5	L
0	X	1	0	1	10L+6	L
0	X	1	1	0	10L+7	L
0	X	1	1	1	10L+8	L
1	0	X	0	0	10U	U
1	0	X	0	1	10U+1	U
1	0	X	1	0	10U+2	U
1	0	X	1	1	10U+3	U
1	1	X	0	0	10U+5	U
1	1	X	0	1	10U+6	U
1	1	X	1	0	10U+7	U
1	1	X	1	1	10U+8	U

X No Effect on Operation

During execution of the PRD command, U and L are circulated by:

$$U' = U \underline{H} Q_1 Q_3 Q_4 + \dots$$

$$L' = (\underline{N} L + N L^*) \underline{H} Q_1 Q_3 Q_4 + \dots$$

During phase 3 of the PRD or PRU command, K is on, so a successful sector search in the first wordtime of phase 3 causes entry into phase 4. If the first sector of phase 3 is not addressed, K depends on Z<sub>0</sub> being true. Hence, a sector search cannot end phase 3 while the interlock is false. When Z<sub>0</sub> goes true, G

goes on, entering phase 4 immediately. The operand track number is set into the P flip-flops by  $f_7$ :

$$f_7 = \underline{G} \underline{H} \underline{S}_1 \underline{S}_3 \underline{F} \underline{S}_2 \underline{Q}_2 + \dots$$

During phase 4, a  $Y_0$  signal is sent to input/output, indicating data is being presented for output:

$$Y_0 = \underline{F} \underline{G} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4$$

Table 4-4

RPC-4010 COMPUTER

ALPHANUMERIC AND FUNCTION

CODE

NUMERIC	DEFINITION	BINARY	NUMERIC	DEFINITION	BINARY
00	Tape Feed	000000	32	G	100000
01	Carriage Return	000001	33	H	100001
02	Tab	000010	34	I	100010
03	Backspace	000011	35	J	100011
04	Color Shift	000100	36	K	100100
05	Upper Case	000101	37	L	100101
06	Lower Case	000110	38	M	100110
07	Line Feed	000111	39	N	100111
08	*Stop Code	001000	40	O	101000
09		001001	41	P	101001
10		001010	42	Q	101010
11	Photo Reader	001011	43	R	101011
12		001100	44	S	101100
13	End of Message	001101	45	T	101101
14		001110	46	U	101110
15		001111	47	V	101111
16	0 )	010000	48	W	110000
17	1 o	010001	49	X	110001
18	2 "	010010	50	Y	110010
19	3 #	010011	51	Z	110011
20	4 Σ	010100	52	, \$	110100
21	5 Δ	010101	53	= :	110101
22	6 @	010110	54	[ ;	110110
23	7 &	010111	55	] %	110111
24	8 ' (	011000	56		111000
25	9 (	011001	57		111001
26	A	011010	58	+ ?	111010
27	B	011011	59	- -	111011
28	C	011100	60	. .	111100
29	D	011101	61	Space	111101
30	E	011110	62	/ ÷	111110
31	F	011111	63	Code delete	111111

Table 4-5

INPUT/OUTPUT SELECTION CODES  
RPC-4000 System

Data Track No.	Input/Output Unit & Function:
64	4500 Reader Input
65	4500 Reader Input & Punch Output
66	4500 Reader Input & Typewriter Output
67	4500 Reader Input & Punch & Typewriter Output
68	4500 Typewriter Input
69	4500 Typewriter Input & Punch Output
70	4500 Typewriter Input & Typewriter Output
71	4500 Typewriter Input & Punch & Typewriter Output
72	4410 Photo-Reader, Forward & Search
73	4410 Photo-Reader, Reverse & Search
74	4410 Photo-Reader, Forward
75	4410 Photo-Reader, Reverse
76-79	Available for Additional Units
80	4600 Reader Input
81	4600 Reader Input & Punch Output
82	4600 Reader Input & Typewriter Output
83	4600 Reader Input & Punch & Typewriter Output
84	4600 Typewriter Input
85	4600 Typewriter Input & Punch Output
86	4600 Typewriter Input & Typewriter Output
87	4600 Typewriter Input & Punch & Typewriter Output
88-94	Available for Additional Units
95	Master Reset
96	Available for Additional Units
97	4500 Punch Output
98	4500 Typewriter Output
99	4500 Punch & Typewriter Output
100	Available for Additional Units
101	4500 Punch Output
102	4500 Typewriter Output
103	4500 Punch & Typewriter Output
104	4410 Photo-Reader Search Mode
105	4410 Photo-Reader Search Mode
106	4440 High Speed Punch
107-112	Available for Additional Units
113	4600 Punch Output
114	4600 Typewriter Output
115	4600 Punch & Typewriter Output
116	Available for Additional Units
117	4600 Punch Output
118	4600 Typewriter Output
119	4600 Punch & Typewriter Output
120	4290 Input & Output Translator Select
121	4290 Input Translator Select
122	4290 Output Translator Select
123	4290 Input Translator Reset
124	4290 Output Translator Reset
125	Input Duplication On
126	Input Duplication Off
127	Reset Output Units

With  $Y_0$  true, input/output reads the states of the P flip-flops. The combination of their states causes either a character to be printed or punched, or an input/output function to be executed. The logic involved is explained in the section on input/output, section 4.10.

#### 4.9.20 PRINT FROM UPPER, 17, PRU, $Q_1 Q_2 Q_3 Q_4 Q_5$

The PRU command presents the most significant four or six bits of U as an output. A "1" in bit position 5 results in a six-bit output. A "0" in bit position 5 results in a four-bit output. The two remaining bits of the output word are bit positions 6 and 7 of the instruction word in the C register.

The operand sector number is disregarded except in the case of a completely optimum address, where the operand sector is two greater than the location of the command. As in PRD, the computer will not wait for a ready signal from input/output.

$$U' = U \underline{H} Q_1 \underline{Q_3} \underline{Q_4} + \dots$$

$$L' = (\underline{N} L + N L^*) \underline{H} Q_1 \underline{Q_3} \underline{Q_4} + \dots$$

Bit position 5 sets  $P_1$  by:

$$P_1' = f_7 C + \dots$$

$$\underline{P}_1' = f_7 \underline{C} + \dots$$

$$f_7 = \underline{G} \underline{H} \underline{S}_1 S_3 F \underline{S}_2 + \dots$$

The remaining P flip-flops are set during phase 3 by U. The state of  $P_1$  determines whether 4 or 6 bits from U are used to set the P flip-flops:

$$P_2' = k_2 P_1 U + \dots \quad (6\text{-bit output})$$

$$\underline{P}_2' = k_2 P_1 \underline{U} + \dots \quad " \quad " \quad "$$

$$P_3' = k_2 P_1 U^* + \dots \quad " \quad " \quad "$$

$$\underline{P}_3' = k_2 P_1 \underline{U}^* + \dots \quad " \quad " \quad "$$

$$P_4' = k_2 P_1 P_3 + k_2 \underline{P}_1 U + \dots \quad (4\text{-bit output})$$

$$\underline{P}_4' = k_2 P_1 \underline{P}_3 + k_2 \underline{P}_1 \underline{U} + \dots \quad " \quad " \quad "$$

$$P_5' = k_2 P_4 + \dots \quad " \quad " \quad "$$

$$\underline{P}_5' = k_2 \underline{P}_4 + \dots \quad " \quad " \quad "$$

$$P_6' = k_2 P_5 + \dots \quad " \quad " \quad "$$

$$\underline{P}_6' = k_2 \underline{P}_5 + \dots \quad " \quad " \quad "$$

$$P_7' = k_2 P_6 + \dots \quad " \quad " \quad "$$

$$\underline{P}_7' = k_2 \underline{P}_6 + \dots \quad " \quad " \quad "$$

$$k_2 = F \underline{G} S_1 Q_1 \underline{Q_2} \underline{Q_3} \underline{Q_4} Q_5 S_3$$



The  $k_2$  signal is on for only 6 bit times, so it is necessary to take the input for  $P_3$  from  $U^*$ .

Phase 3 is ended by:

$$G' = \underline{G} \ t_6 \ Z_i \ F \ Z_o \ Q_1 \ Q_2 \ Q_3 \ Q_4 + \dots$$

During phase 4, a  $Y_o$  signal is sent along with the output to input/output to indicate the computer is ready to output data.

$$Y_o = F \ G \ Q_1 \ Q_2 \ Q_3 \ Q_4$$

The setting of the P flip-flops is read into Input/Output during phase 4.

#### 4.9.21 EXTRACT, 18, EXT, $Q_1 \ Q_2 \ Q_3 \ Q_4 \ Q_5$

The EXT command logically combines the contents of the memory location specified by the data address bit by bit with the contents of U. The result, in U, contains "1's" in both memory and U. That is, the result in U is the Boolean "AND" of the memory word and the previous contents of U.

During the execution of EXT, L is circulated by:

$$L' = (\underline{N} \ L + N \ L^*) \ \underline{H} \ (Q_1 + Q_2) \ Q_5 + \dots$$

During phase 4, memory and U are combined by:

$$U' = U \ \underline{H} \ F \ G \ V \ Q_2 \ Q_3 \ Q_4 \ Q_5 + \dots$$

The result of this combination is held in U.

#### 4.9.22 MASKED MERGE LOWER, 19, MML, $Q_1 \ Q_2 \ Q_3 \ Q_4 \ Q_5$

The MML command combines the word specified by the data address with L bit by bit through a mask in U. Bits in L are kept where U is 0, or are replaced by bits in memory where U is 1.

During phase 4 of MML, L is the result of:

$$L' = G \ (\underline{N} \ L + N \ L^*) \ \underline{H} \ Q_1 \ Q_2 \ Q_3 \ \underline{U} + F \ G \ \underline{H} \ Q_2 \ Q_3 \ Q_4 \ Q_5 \ U \ V$$

By this logic, L is either the contents of L when U is false, or the contents of memory when U is true.

#### 4.9.23 COMPARE MEMORY EQUAL, 20, CME, $Q_1 \ Q_2 \ Q_3 \ Q_4 \ Q_5$

The CME command compares U with the addressed word in memory through a mask in L. If the two words are identical in the bit positions where L has "1's", the branch control (B) flip-flop is turned on.

At the end of the last word period of phase 3 of the CME command, the B flip-flop is turned off by:

$$\underline{B}' = Z_i \ F \ \underline{G} \ t_6 \ \underline{A} \ Q_1 \ Q_2 \ Q_3 \ Q_4 \ K + \dots$$

Throughout the execution of the command, U and L are circulated by:

$$U' = U \underline{H} \underline{Q_2} \underline{Q_3} + \dots$$

$$L' = (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \underline{H} \underline{Q_2} \underline{Q_3} + \dots$$

The comparison with U of the word in memory specified by the data address takes place in phase 4. The indication that the words are equal is that B is true.

A is preset off at sign time of phase 2:

$$\underline{A}' = \underline{F} \underline{t_6} \underline{H} + \dots$$

A is turned on by a mismatch during the word, where there are "1's" in L:

$$A' = \underline{F} \underline{G} \underline{H} \underline{t_6} \underline{Q_2} \underline{Q_3} \left[ (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \underline{U} \underline{V} \underline{Q_5} + (\underline{N} \underline{L} + \underline{N} \underline{L}) \underline{U} \underline{V} \right] + \dots$$

At sign time, if A is off or if the mask has all "0's", a successful comparison is indicated to B by:

$$B' = \underline{F} \underline{G} \underline{t_6} \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{A} (\underline{N} \underline{L} + \underline{N} \underline{L}^* + \underline{U} \underline{V} + \underline{U} \underline{V}) + \dots$$

During comparison when in repeat mode, until a successful comparison is made, S<sub>1</sub> is copied into X in the next instruction sector position. When B goes on, X starts circulating the sector obtained, which is one greater than the sector in which the successful comparison was made.

$$X' = \underline{F} \underline{G} \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{S_1} \underline{S_2} \underline{S_3} \underline{B} \underline{R}$$

#### 4.9.24 COMPARE MEMORY GREATER, 21, CMG, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The CMG command compares the data word in the memory location specified by the data address with U through a mask in L.

If the word in memory is equal to or greater than U in the bit positions where L has "1's", B is turned on.

At the end of phase 3 of the CMG command, the B flip-flop is turned off by:

$$B' = \underline{F} \underline{G} \underline{t_6} \underline{Q_1} \underline{Q_2} \underline{Q_3} (\underline{Q_4} + \underline{Q_5}) + \dots$$

Throughout the execution of the command U and L are circulated by:

$$U' = U \underline{H} \underline{Q_2} \underline{Q_3} + \dots$$

$$L' = (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \underline{H} \underline{Q_2} \underline{Q_3} + \dots$$

The comparison of the word in memory specified by the data address with U takes place in phase 4. This is an algebraic compare on sign digit, if the mask has a "1" in the sign digit position. If the word in memory specified by the data address is equal to or greater than U, B is turned on:

$$B' = \underline{F} \underline{G} \underline{t_6} \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{A} \left[ (\underline{N} \underline{L} + \underline{N} \underline{L} + \underline{U} \underline{V} + \underline{U} \underline{V}) + \underline{Q_5} (\underline{N} \underline{L} + \underline{N} \underline{L}^* \underline{U} \underline{V}) \right]$$

The A flip-flop must be false in order to turn the B flip-flop on. A is turned off when memory is greater than U, gated through the mask by:

$$\underline{A}' = F G Q_1 Q_2 Q_5 V \underline{U} (\underline{N} L + N L^*) + \dots$$

When U is greater than V, A is turned on by:

$$A' = F G \underline{H} Q_2 Q_3 t_6 (\underline{N} L + N L^*) U \underline{V} + \dots$$

Thus, with A true, B will not go true. With A false, the B flip-flop is turned on when there is no mask in L, when U and V are equal, or when V is greater than U.

As in the CMG command, the sector is copied into X and circulated following a successful compare.

#### 4.9.25 TRANSFER ON MINUS, 22, TMI, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The TMI command tests the sign of U. If U is negative, the operand address of the command word is used to locate the next instruction. If U is positive, the next instruction address of the command word is used to locate the next instruction.

During the execution of the TMI command, U and L are circulated by:

$$U' = U \underline{H} Q_2 Q_3 + \dots$$

$$L' = (\underline{N} L + N L^*) \underline{H} Q_2 Q_3 + \dots$$

During phase 3, the sign of U determines the location of the next instruction. If U is negative during sign time the F flip-flop is turned off when the sector search is completed, as indicated by K:

$$\underline{F}' = F t_6 K \underline{A} Q_1 Q_2 Q_3 Q_4 Q_5 U + \dots$$

This returns the computer to phase 2, and the operand address of the command word becomes the next instruction address.

If U is positive, the G flip-flop is turned on immediately:

$$G' = F \underline{A} \underline{H} Q_1 Q_3 Q_4 Q_5 U \underline{G} t_6 Z_i + \dots$$

This causes the computer to enter phase 4 directly, go to phase 1 and use the next instruction address to locate the next instruction.

#### 4.9.26 TRANSFER ON BRANCH CONTROL, 23, TBC, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The TBC command tests the branch control flip-flop B. If B is true, the operand address of the command is used as the next instruction address and B is turned off. If B is false when tested, the command has no effect, and the next instruction is specified in the next instruction address portion of the command word.

During the execution of the TBC command, U and L are circulated by:

$$U' = U \underline{H} Q_2 Q_3 + \dots$$

$$L' = (\underline{N} L + N L^*) \underline{H} Q_2 Q_3 + \dots$$

During phase 3, the state of B determines the location of the next instruction. If B is on, the F flip-flop is turned off:

$$\underline{F}' = \underline{F} \underline{t}_6 \underline{K} \underline{Z}_i \underline{A} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{B} + \dots$$

This returns the computer to phase 2, and the operand address of the command word becomes the next instruction address. At the same time, B is turned off by:

$$\underline{B}' = \underline{Z}_i \underline{F} \underline{G} \underline{t}_6 \underline{K} \underline{A} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_5 + \dots$$

If the B flip-flop is already off, G is turned on by:

$$\underline{G}' = \underline{G} \underline{t}_6 \underline{A} \underline{F} \underline{H} \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{B} + \dots$$

This causes the computer to enter phase 4 and use the next instruction address to locate the next instruction.

#### 4.9.27 STORE UPPER, 24, STU, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The STU command stores the contents of U in the memory location specified by the data address. The contents of U are undisturbed.

During the execution of the STU command, U and L are circulated by:

$$\underline{U}' = \underline{U} \underline{H} \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 + \dots$$

$$\underline{L}' = (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \underline{H} \underline{Q}_1 \underline{Q}_3 \underline{Q}_4$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and phase 4 by:

$$\underline{W}' = (\underline{F} \underline{H} \underline{G} \underline{K} \underline{t}_6 \underline{A} + \underline{H} \underline{F} \underline{G} \underline{t}_6) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 + \dots$$

The contents of U are recorded into memory by reading U one bit early as u:

$$\underline{V}' = \underline{Q}_5 \underline{u}$$

W and V will record the contents of U into the memory location specified by the data address.

#### 4.9.28 STORE LOWER, 25, STL, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The STL command stores the contents of L in the memory location specified by the data address. The contents of L are undisturbed.

During the execution of the STL command, U and L are circulated by:

$$\underline{U}' = \underline{U} \underline{H} \underline{Q}_1 \underline{Q}_3 \underline{Q}_4$$

$$\underline{L}' = (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \underline{H} \underline{Q}_1 \underline{Q}_3 \underline{Q}_4$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and in phase 4 by:

$$W' = (F \underline{H} \underline{G} K t_6 \underline{A} + \underline{H} F G t_6) Q_1 Q_2 Q_3 + \dots$$

The contents of L are recorded into memory by reading L one bit early as l:

$$V' = Q_5 (\underline{N} l + N l^*)$$

W and V will record the contents of L into the memory location specified by the data address.

#### 4.9.29 CLEAR UPPER, 26, CLU, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The CLU command stores the contents of U in the memory location specified by the data address and sets U to zero. During the execution of the CLU command, U is not circulated but reads "0's". L is circulated by:

$$L' = (\underline{N} L + N L^*) \underline{H} Q_1 Q_5$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and during phase 4 by:

$$W' = (F \underline{H} \underline{G} K t_6 \underline{A} + \underline{H} F G t_6) Q_1 Q_2 Q_3$$

The contents of U are recorded into memory by reading U one bit early as u:

$$V' = \underline{Q}_5 u$$

W and V will record the contents of U into the memory location specified by the data address.

#### 4.9.30 CLEAR LOWER, 27, CLL, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The CLL command stores the contents of L in the memory location specified by the data address and sets L to zero.

During the execution of the CLL command, L is not circulated but reads "0's". U is circulated by:

$$U' = U \underline{H} Q_1 Q_5$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and during phase 4 by:

$$W' = (F \underline{H} \underline{G} K t_6 \underline{A} + \underline{H} F G t_6) Q_1 Q_2 Q_3$$

The contents of L are recorded into memory by reading L one bit early, as l:

$$V' = Q_5 (\underline{N} l + N l^*)$$

W and V will record the contents of L into the memory location specified by the data address.

#### 4.9.31 ADD TO UPPER, 28, ADU, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The ADU command adds the contents of the memory location specified by the data address to U. The sum is retained in U. If the sum is less than -1 or greater than 1-2-31, overflow occurs and the branch control flip-flop, B, is turned on.

Throughout the execution of the ADU command, L is circulated by:

$$L' = (\underline{N} L + N L^*) \underline{H} Q_1 Q_5$$

During phase 4 the contents of U become the I<sub>1</sub> signal:

$$I_1 = \underline{H} F Q_1 Q_5 U$$

At the same time, the contents of the memory location specified by the data address become the I<sub>2</sub> signal:

$$I_2 = \underline{H} F Q_1 V$$

The S flip-flop is off, so I<sub>1</sub> and I<sub>2</sub> are added. The combination of I<sub>1</sub> and I<sub>2</sub> determines the state of the A flip-flop. The A flip-flop is turned on by:

$$A' = I_1 I_2 \underline{S} G Q_2 t_6 + \dots$$

At sign time the A flip-flop is preset off by:

$$\underline{A}' = F G \underline{H} t_6 Q_1$$

The sum of U and V is recorded into U as the e<sub>2</sub> signal:

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 I_2$$

and U becomes:

$$U' = e_2 F G Q_1 Q_2 Q_3 Q_5$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G t_6 Q_1 Q_2 Q_3 (\underline{A} I_1 I_2 \underline{S} + A \underline{I}_1 \underline{I}_2 \underline{S})$$

Thus, the ADU command adds the contents of the memory location specified by the data address to L. The sum is retained in L. If the sum is less than -1 or greater than 1-2-31, overflow occurs and the branch control flip-flop, B, is turned on.

#### 4.9.32 ADD TO LOWER, 29, ADL, Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub>

The ADL command adds the contents of the memory location specified by the data address to L. The sum is retained in L. If the sum is less than -1, or greater than 1-2-31, overflow occurs and the branch control flip-flop, B, is turned on.

Throughout the execution of the ADL command, U is circulated by:

$$U' = U \underline{H} Q_1 Q_5$$

During phase 4 the contents of L become the  $I_1$  signal:

$$I_1 = \underline{H} F Q_1 Q_5 (\underline{N} L + N L^*) + \dots$$

At the same time, the contents of the memory location specified by the data address become the  $I_2$  signal:

$$I_2 = \underline{H} F Q_1 V + \dots$$

The combination of  $I_1$  and  $I_2$  determines the state of the A flip-flop. The A flip-flop is turned off by:

$$A' = \underline{I}_1 \underline{I}_2 \underline{S} Q_2 \underline{t}_6 G + \dots$$

The A flip-flop is turned on by:

$$A = I_1 I_2 \underline{S} Q_2 \underline{t}_6 G + \dots$$

Thus, the A flip-flop is on at sign time only when there is a carry.

The sum of L and V is recorded into L as the  $e_2$  signal:

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} \underline{I}_1 I_2 + \underline{A} I_1 \underline{I}_2$$

and L becomes:

$$L' = F G e_2 Q_1 Q_2 Q_3 Q_5 + \dots$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G \underline{t}_6 Q_1 Q_2 Q_3 (\underline{A} I_1 I_2 \underline{S} + A \underline{I}_1 \underline{I}_2 \underline{S}) + \dots$$

Thus, the ADL command adds the contents of the memory location specified by the data address to L and turns B on if an overflow occurs. Carry is reset each sign time, so the addition of each word in lengthened L is independent.

#### 4.9.33 SUBTRACT FROM UPPER, 30, SBU, $Q_1 Q_2 Q_3 Q_4 Q_5$

The SBU command subtracts the contents of the memory location specified by the data address from U. The remainder is retained in U. If the remainder is less than -1 or greater than 1-2-3<sup>1</sup>, overflow occurs and the branch control flip-flop, B, is turned on.

Throughout the execution of the SBU command, L is circulated by:

$$L' = \underline{H} Q_1 Q_5 (\underline{N} L + N L^*) + \dots$$

During phase 4, the contents of U become the  $I_1$  signal:

$$I_1 = F \underline{H} Q_1 Q_5 U + \dots$$

At the same time, the contents of the memory location specified by the data address become the  $I_2$  signal:

$$I_2 = F \underline{H} Q_1 V + \dots$$

During execution of a subtract command, the S signal is true:

$$S = F \underline{H} Q_1 Q_4 + \dots$$

The combination of  $I_1$  and  $I_2$  determines the state of the A flip-flop. The A flip-flop is turned on by:

$$A' = \underline{I}_1 I_2 S Q_2 \underline{t}_6 G + \dots$$

At sign time, the A flip-flop is turned off by:

$$\underline{A}' = I_1 \underline{I}_2 S Q_2 G \underline{t}_6 + \underline{t}_6 F G \underline{H} Q_1$$

Thus, the A flip-flop is on at sign time only when there is a carry.

The remainder of the subtraction of V from U is recorded in U as the  $e_2$  signal:

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 \underline{I}_2$$

and U becomes:

$$U' = e_2 F G Q_1 Q_2 Q_3 \underline{Q}_5$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G \underline{t}_6 Q_1 Q_2 Q_3 (\underline{A} \underline{I}_1 \underline{I}_2 S + A I_1 \underline{I}_2 S)$$

Thus, the SBU command subtracts the content of the memory location specified by the data address from U and turns B on if an overflow occurs.

#### 4.9.34 SUBTRACT FROM LOWER, 31, SBL, $Q_1 Q_2 Q_3 Q_4 Q_5$

The SBL command subtracts the contents of the memory location specified by the data address from L. The remainder is retained in L. If the remainder is less than -1 or greater than  $1-2^{-31}$ , overflow occurs and the Branch Control flip-flop B is turned on.

Throughout the execution of the SBL command U is circulated by:

$$U' = U \underline{H} Q_1 Q_5 + \dots$$

During phase 4, the contents of L become the  $I_1$  signal:

$$I_1 = F \underline{H} Q_1 Q_5 (\underline{N} L + N L^*) + \dots$$

At the same time, the contents of the memory location specified by the data address become the  $I_2$  signal:

$$I_2 = F \underline{H} Q_1 V + \dots$$



During the execution of a subtract command, the S signal is true:

$$S = F \underline{H} Q_1 Q_4 + \dots$$

The combination of  $I_1$  and  $I_2$  determines the state of the A flip-flop. The A flip-flop is turned on by:

$$A' = \underline{I}_1 I_2 S Q_2 \underline{t}_6 G + \dots$$

At sign time the A flip-flop is turned off by:

$$\underline{A}' = I_1 \underline{I}_2 S Q_2 \underline{t}_6 G + t_6 F G \underline{H} Q_1 + \dots$$

Thus, the A flip-flop is on at sign time only when there is a carry.

The remainder of the subtraction of V from L is recorded into L as the  $e_2$  signal:

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 I_2 + \dots$$

and L becomes:

$$L' = F G e_2 Q_1 Q_2 Q_3 Q_5 + \dots$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G t_6 Q_1 Q_2 Q_3 (\underline{A} \underline{I}_1 I_2 S + A I_1 \underline{I}_2 S) + \dots$$

Thus, the SBL command subtracts the contents of the memory location specified by the data address from L and turns the B flip-flop on if an overflow occurs.

4.10 RPC-4500 TAPE-TYPEWRITER SYSTEM--Communication between the Computer and the operator is carried out through the RPC-4500 Tape-Typewriter System. This system allows the operator to enter information in the form of commands or data into the computer. The information which the unit prints may be used as a permanent record of operations. The RPC-4500 Tape-Typewriter System is composed of the RPC-4430 Reader/Punch and the RPC-4480 Typewriter. Up to 60 input or output units may be connected to the computer through the RPC-4430 Reader/Punch (figure 4-26 and 4-27).

The reader/punch is designed to use one inch wide paper tape. Characters are represented by seven holes across the width of the tape. Six of the holes define the character, while the seventh hole is used for a parity bit to insure that there is an even number of holes representing each character.

The typewriter appears to the system as two devices, just as the reader/punch is two devices. It appears as an input device when an operator types information being received by the computer, and it appears as an output device when it accepts information from the computer to be transformed into printed copy. Characters are represented as the outputs of seven logic gates in the same binary code as the reader/punch tape holes.

The control panels on the RPC-4430 Reader/Punch allow the operator to interrupt or override computer control of input/output equipment. When the input/output system is not being used in conjunction with the computer the operator has autonomous control of the input/output equipment.




FIGURE 4-26 RPC 4500 TAPE TYPEWRITER SYSTEM

Operating on-line (with the computer) the input/output equipment responds to commands issued by the computer. The computer is capable of selecting specific devices with which to communicate. While only one input device may be selected for operation with the computer at any one time, several output devices can receive information from the computer simultaneously. Selections are made by the computer under program control, but the operator may intercede by means of the control panel.

Duplication of information entering the computer may be accomplished on selected output devices by use of Input Duplication mode. When devices are used simultaneously the speed of the system is that of the slowest operating device. For example, the reader will wait after presenting a character while the slower typewriter or punch duplicates the character.

The usual input to the computer consists of a group of characters followed by a code indicating the end of a word. The operator may select Single Character Input mode; in which only one character enters the computer each time the computer requests input. (Single Character Input mode cannot be used for data entry while the lower accumulator is in lengthened mode.)

On-line operation of the system provides a test for correct (even) parity. This function (Parity Monitor) may be inhibited manually by depressing the PARITY MONITOR INHIBIT switch on the control panel.




FIGURE 4-27 RPC 4430 READER/PUNCH

Off-line operation of the system incorporates many of the features of on-line operation. The typewriter, reader, and punch can be used off-line in any meaningful combination to prepare, examine, or modify tapes. In addition, when operating off-line the stop code may be ignored to allow tapes to be duplicated without initiating a read cycle each time this code is read.

#### 4.10.1 SYSTEM CONTROL, ON-LINE

The system control (on-line) section functions as interpreter between the computer and input or output devices; no signals pass directly between the

computer and any device. This section synchronizes the activities of several simultaneously operating output devices and/or a single input device by checking the device "READY" signals (R). It then controls the computer accordingly with synchronizing signals (Z). Input and output characters are stored within this section in a set of 7 bit flip-flops (B). System Control also performs the function of controlling automatic (program controlled) selection of input and output devices by producing the SELECTION gate sampling pulse (S) after determining whether a character from the computer is to be used for output or selection. Signals pertinent to controlling devices and the input and output data are routed to devices via information bus lines. A parity check (for even parity) is made on all input information present on the bus lines so that any input device connected with the system uses the parity check feature. Different modes of operation can be set up by program control or through manipulation of the control panel. These various modes are handled by the system control section, and thus any device installed in the system can operate in these alternate modes. They are: Input Duplication (program selectable), Parity Monitor Inhibit, and Single Character Input (manually selectable). (4 bit or 6 bit input is determined within the computer.) The system can accommodate up to 60 devices utilizing the information bus lines, all devices being program selectable and monitored by system control (on-line).

#### 4.10.2 SYSTEM CONTROL, OFF-LINE

This section is completely independent of the on-line system control section although it performs similar functions. This section does not communicate with the computer and the modes of operation must be manually selected. There is no parity check installed off-line. The off-line information busses driven and monitored by the computer accommodate only a typewriter and a reader/punch unit. Characters to be processed are stored in 7, tape hole, flip-flops (H). All necessary tape preparing and editing modes are provided.

#### 4.10.3 DEVICE CONTROL

Practically any input or output device can be connected to the information bus lines from on-line system control, since sufficient control and data information is presented to or accepted by these lines. Input/output devices do differ in the power required to drive them, power level supplied, and in polarity (and sometimes duration) of signals. The function of the device control circuits is to accommodate any device to the information bus lines. There are also functions peculiar to individual devices which require internally generated or "shaped" signals; these are also formed by the device control circuits. Automatic selection of a device is accomplished with a circuit which is similar in each device (1 transistor and up to 8 components decode a selection pattern). This circuit usually sets (a simpler one resets) a selection flip-flop (Q). The B signals form a code which is sampled, using the selection signal (S). Input devices present character information (which sets B or H flip-flops) as  $B_1^*-B_7^*$  or  $H_1^*-H_7^*$  signals. Output devices accept character information from B or H signals. Either device presents "READY" synchronism signals (R). The output device "GO-AHEAD" signal (G) starts an output device cycling. The input device "ADVANCE" signal (A) initiates an input cycling. The signals A, B,  $B^*$ ,  $B_1^*-B_7^*$ ,  $H^*$ ,  $H_1^*-H_7^*$ ,  $P_1-P_5$ , and S, as well as K and U either from or to system control, are derived from on-line or off-line information bus lines. Character information is processed or transmitted only if a device is selected (on-line) when Q is true, or a device is selected off-line and it has been manually switched off-line. Only devices within the RPC-4500 and RPC-4600 can be manually

switched off-line. This operation switches device control to respond to off-line system control information bus lines (emanating from circuit cards 12 and 13), rather than on-line information bus lines.

4.11 RPC-4500 CONTROLS--The RPC-4480 Typewriter is equipped with three keys which perform special input/output functions. The BACKSPACE key normally backs the typewriter platen one character when depressed. When it is depressed while the SPECIAL key is held down, the tape in the punch section of the reader/punch is backed one character position at the same time the platen is backed. This is accomplished by completing the circuit through relay K-1 on the power control chassis (figure 4-28). Normally, X is used on the typewriter in its usual func-





FIGURE 4-28 TAPE TYPEWRITER BACKSPACE CIRCUIT

tion. When pressed at the same time SPECIAL is held down, a NULL code is generated on the paper tape. The CODE STOP prints an asterisk and generates the stop code to stop the operation of an input device. The normal keys of the typewriter print their specific characters and generate the RPC-4010 binary code, available at the output of the typewriter (figure 4-29).

#### 4.11.1 PRIMARY CONTROL PANEL

Control of all input/output equipment used with the RPC-4000 Computer System is accomplished manually by use of the RPC-4430 Reader/Punch control panels



NOTE: CHARACTER CODE TABLE 4-4

FIGURE 4-29 TYPEWRITER KEYBOARD

(figure 4-30). The primary control panel is located on the top right side of the unit. The switches on this panel are described as follows:

The SYSTEM POWER switch (figure 4-31) is a two-position, latching switch, which when depressed completes the AC power circuit to all system input and output equipment. When contacts 2 and 3 of the SYSTEM POWER switch are closed, the circuit through the coil of system power relay K-3 in the power control chassis is completed, energizing relay K-3 and completing the 115V, AC circuit to the power supply.




FIGURE 4-30 READER/PUNCH CONTROL PANELS




FIGURE 4-31 RPC 4500 SYSTEM POWER CIRCUIT

There are two PARITY MONITOR switches (figure 4-32). RESET, a two-position, non-latching switch, when depressed resets the parity error signal (E). This signal when true inhibits data flow. A parity error is indicated by a light in the RESET button. When contacts 1 and 2 of the RESET switch are opened, the B flip-flops are set and generate a correct parity code. (This code is B<sub>1</sub> B<sub>2</sub> B<sub>3</sub> B<sub>4</sub> B<sub>5</sub> B<sub>6</sub> B<sub>7</sub>.)




FIGURE 4-32 PARITY MONITOR RESET AND INHIBIT CIRCUITS

Before a parity error can be detected, the system is committed to process the character. The computer will receive the error character, unless it is a stop code. To reset the error signal and resume operation, the STOP READ switch should be depressed and the error corrected prior to the PARITY MONITOR RESET switch being pressed.

INHIBIT, a two-position, latching switch, when depressed overrides the results of parity checking of input data. When contacts 2 and 3 of the INHIBIT switch are closed the start signal (Z<sub>S</sub>) is unaffected by E. When contacts 5 and 6 are closed the synchronizing signal (Z<sub>r</sub>) is unaffected by E, allowing data to

be read regardless of the state of E. Contacts 8 and 9 of the INHIBIT switch complete the circuit to the light, which is illuminated when the switch is depressed.

The MASTER RESET switch (figure 4-33), a two-position, non-latching switch, when depressed disconnects all input/output units from the computer. When contacts 4 and 5 of the MASTER RESET switch are opened, the B flip-flops are set to the code B<sub>1</sub> B<sub>2</sub> B<sub>3</sub> B<sub>4</sub> B<sub>5</sub> B<sub>6</sub> B<sub>7</sub> which allows the UNSELECT signal (U) to go true. Also, the ground to Q<sub>7</sub> on system control card #5 is opened and the SELECT signal (S) goes true, enabling the selection gate at each output device to be reset by the logic term SU. Input device selection is reset by the logic term B<sub>6</sub> S.




FIGURE 4-33 MASTER RESET CIRCUIT

There are two INPUT DUPLICATION switches (figure 4-34). SELECT, a two-position, non-latching switch, when depressed sets the RPC-4500 Tape-Typewriter to the input duplication mode. When contacts 1 and 2 of the SELECT switch are opened, the input copy mode flip-flop (C) on system control card #4 is set true. RESET, a two-position, non-latching switch, when depressed stops the RPC-4500 Tape-Typewriter input duplication mode. When the RESET switch is depressed contacts 1 and 2 are opened, and the input copy mode flip-flop (C) on system control card #4 is set false.




FIGURE 4-34 INPUT DUPLICATION SELECT AND RESET CIRCUITS



The START READ switch (figure 4-35), a two-position, non-latching, shorting (make before break) switch, when depressed and subsequently released initiates operation of the selected input device. When contacts 2 and 3 are closed, the synchronizing READY signal ( $Z_r$ ) is held false, inhibiting operation. When contacts 1 and 2 open, signal  $L_{h-1}$  goes true, turning on the input flip-flop ( $I_c$ ).

The STOP READ switch, a two-position, non-latching switch, when depressed stops the operation of the selected input device. When contacts 1 and 2 on the STOP READ switch are opened, the input flip-flop ( $I_c$ ) on system control card #5 is set false by the  $L_{i-1}$  signal, which stops the input of data to the computer.




FIGURE 4-35 START READ AND STOP READ CIRCUITS (ON-LINE)

The START COMPUTE switch (figure 4-36), a two-position, non-latching, shorting (make before break) switch, when depressed and subsequently released sets the computer to compute mode. When contacts 2 and 3 of the START COMPUTE switch are closed, the INPUT-ENABLE-COMPUTE signal ( $Z_i$ ) to the computer is held false. When contacts 1 and 2 open, the START COMPUTE signal ( $Z_s$ ) is forced true. The computer cannot proceed until contacts 2 and 3 re-open.




FIGURE 4-36 START COMPUTE CIRCUIT

The SINGLE CHARACTER MODE switch (figure 4-37), a two-position, latching switch, when depressed causes the input device to halt and the computer to go into compute mode after a single character entry. In this mode, the computer can receive any character presented. (Normally, character codes less than 16 in binary value are inhibited from entering the computer.) This mode cannot be used for data entry when the computer is in lengthened mode. When contacts 2 and 3 of the SINGLE CHARACTER MODE switch are closed the INPUT BEGIN signal ( $Z_b$ ) is routed to turn  $I_c$  off. When contacts 4 and 5 are opened,  $Z_b$  is allowed to go true for any character. When contacts 8 and 9 are closed the START COMPUTE signal ( $Z_s$ ) generated by transistor Q5 on system control card #5, is controlled by signal (M) derived from a one-shot multivibrator on system control card #4, rather than by the stop code.

*"Metered input signal"*

There are seven character indicator lights on the primary control panel. These lights are designated P, 6, 5, 4, 3, 2, and 1 and are illuminated to indicate the next character code to be read by the paper tape in the RPC-4430. The signals to these lamps are generated by the transistors Q3 through Q9 on reader control card #7, and are a reading of the reader brushes.




FIGURE 4-37 SINGLE CHARACTER MODE CIRCUIT (ON-LINE)

#### 4.11.2 AUXILIARY CONTROL PANEL

The auxiliary control panel is located on the top left side of the RPC-4430 Reader/Punch unit. The switches on this panel are described as follows:

The POWER switch (figure 4-38), a two-position, latching switch, when depressed applies AC power to the RPC-4500 Tape-Typewriter System devices. When contacts 2 and 3 of the POWER switch are closed, the circuit through device power relay K-2 on the power control chassis is completed. Contacts 3 and 4 of the device power relay complete the AC power circuit to the reader/punch and the typewriter. Contacts 5 and 6, 7 and 8, and 9 and 10 route the DC voltage to the reader/punch and the typewriter and their device control circuit cards.




FIGURE 4-38 RPC 4500 UNIT POWER CIRCUIT

A SELECTION MONITOR light (figure 4-39) is provided which when illuminated indicates that an on-line input or output device is operating off-line. The circuit to the SELECTION MONITOR light is completed by any one of the input or output device selection flip-flops being set true.

The TYPEWRITER TO COMPUTER switch (figure 4-40), a two-position, non-latching switch, when depressed establishes the typewriter to computer interconnection. It is illuminated to indicate that the typewriter has been selected on-line as the input device. When contacts 1 and 2 of the TYPEWRITER TO COMPUTER switch are opened, the signal  $L_{m-1}$  goes true, turning on the typewriter select flip-flop ( $Q_i$ ) on card #14, enabling the typewriter to operate as an input device.

The READER TO COMPUTER switch (figure 4-41), a two-position, non-latching switch, when pressed establishes the paper tape reader to computer interconnection. It is illuminated to indicate that the paper tape reader has been selected on-line as the input device. When contacts 1 and 2 of the READER TO COMPUTER switch are opened, the signal  $L_{n-1}$  goes true, turning on the reader select flip-flop ( $Q_r$ ) on card #8, enabling the paper tape reader to operate on-line.

The AUX TYPEWRITER TO COMPUTER switch (figure 4-42), a two-position, non-latching switch, when pressed establishes the auxiliary typewriter to computer interconnection. It is illuminated to indicate that the auxiliary typewriter has been selected on-line as the input device. When contacts 1 and 2 of the AUX TYPEWRITER TO COMPUTER switch are opened, the signal  $L_{o-1}$  goes true, turning on the auxiliary typewriter select flip-flop ( $Q_y$ ) on card #14 (at card position 29), enabling the typewriter to operate as an input device.




FIGURE 4-39 SELECTION MONITOR CIRCUIT




FIGURE 4-40 TYPEWRITER TO COMPUTER CIRCUIT

The COMPUTER TO TYPEWRITER switch (figure 4-43), a two-position, non-latching switch, when depressed establishes the computer to typewriter interconnection. It is illuminated to indicate that the typewriter has been selected on-line as an output device. When contacts 1 and 2 of the COMPUTER TO TYPEWRITER switch are opened, the signal  $L_{p-1}$  goes true, turning on the typewriter select flip-flop ( $Q_0$ ) on card #17, enabling the typewriter to operate as an output device.




FIGURE 4-41 READER TO COMPUTER CIRCUIT




FIGURE 4-42 AUXILIARY TYPEWRITER TO COMPUTER CIRCUIT




FIGURE 4-43 COMPUTER TO TYPEWRITER CIRCUIT

The COMPUTER TO PUNCH switch (figure 4-44), a two-position, non-latching switch, when depressed establishes the computer to paper tape punch interconnection. It is illuminated to indicate that the paper tape punch has been selected as an output device. When contacts 1 and 2 of the COMPUTER TO PUNCH switch are opened, the signal  $L_{Q-1}$  goes true, turning on the punch select flip-flop ( $Q_p$ ) on card #11, enabling the paper tape punch to operate as an output device.




FIGURE 4-44 COMPUTER TO PUNCH CIRCUIT

The COMPUTER TO AUX TYPEWRITER switch (figure 4-45), a two-position, non-latching switch, when depressed establishes the computer to auxiliary typewriter interconnection. It is illuminated to indicate that the auxiliary typewriter has been selected as an output device. When contacts 1 and 2 of the COMPUTER TO AUX TYPEWRITER switch are opened, the auxiliary typewriter select flip-flop ( $Q_z$ ) on card #17 (at card position 32) is set, enabling the auxiliary typewriter to operate as an output device.




FIGURE 4-45 COMPUTER TO AUXILIARY TYPEWRITER CIRCUIT

The READER TAPE MONITOR light (figure 4-46) is illuminated when the paper tape reader is out of tape, or when the tape is jammed. When tape trouble occurs, the reader if selected will stop and halt system operation until the trouble is corrected.




FIGURE 4-46 TAPE MONITOR CIRCUITS

#### 4.11.3 OFF-LINE CONTROL

The following switches are used to control off-line operations:

The CONDITIONAL STOP switch (figure 4-47), a two-position, latching switch (illuminated when depressed), when depressed allows the off-line system to continue although a stop code character has been sensed. When it is not depressed, the system requires that the START READ switch be depressed following a stop code. Similarly, the SINGLE CHARACTER MODE switch is ignored when the CONDITIONAL STOP switch is depressed. At this time, contacts 2 and 3 close, causing transistor Q<sub>6</sub> on card #12 to conduct, which holds  $I_m'$  false, inhibiting turn off of the  $I_m$  flip-flop.




FIGURE 4-47 CONDITIONAL STOP CIRCUIT

The TAPE FEED switch (figure 4-48), a two-position, non-latching switch, when depressed causes the paper tape punch to punch tape feed holes if the PUNCH SELECT switch is depressed. When contacts 2, 3, 5, and 6 of the TAPE FEED switch




FIGURE 4-48 TAPE FEED CIRCUIT

are closed, the  $H'$  and  $G_m$  signals are produced, forcing the H flip-flops false and causing the punch to cycle.

The TYPEWRITER SELECT switch (figure 4-49), a two-position, latching switch, when depressed releases the typewriter from the on-line system, allowing off-line operation. When contacts 4 and 5 of the TYPEWRITER SELECT switch open, the relays on relay cards  $V_I$  and  $V_{II}$  release, and switch the typewriter inputs and outputs to off-line system control. Closure of contacts 2 and 3 causes the on-line signals  $A_p$  and  $Q_i$  to be ignored. When contacts 1 and 2 open,  $O_t$  is held off unless READER SELECT is depressed.




FIGURE 4-49 TYPEWRITER SELECT CIRCUIT

The PUNCH SELECT switch (figure 4-50), a two-position, latching switch, when depressed disconnects the paper tape punch from the on-line system, allowing off-line operation. When contacts 1 and 2 of the PUNCH SELECT switch are opened, the relays on relay card X release and switch the punch from on-line to off-line system control.

The READER SELECT switch (figure 4-51), a two-position, latching switch, when depressed disconnects the paper tape reader from the on-line system, allowing






FIGURE 4-50 PUNCH SELECT CIRCUIT




FIGURE 4-51 READER SELECT CIRCUIT

off-line operation. When contacts 2 and 3 close, the typewriter output flip-flop ( $O_t$ ) on card #17 is no longer held off (while the typewriter is off-line). Contacts 4 and 5 open to remove ground from relay coils on relay board W which release, and switch the reader from on-line to off-line system control. Contacts 7 and 8 are opened and contacts 8 and 9 are closed, switching reader control signals ( $A_p$  and  $A_m$ ) from computer to manual (off-line) control.

The START READ switch (figure 4-52), a non-latching, shorting (make before break), momentary switch, when depressed and subsequently released initiates operation of the typewriter or the tape reader when in the off-line mode. When contacts 1 and 2 of the START READ switch are opened, the input flip-flop ( $I_m$ ) on card #12 is set true. When contacts 2 and 3 are closed, advance flip-flop ( $A_m$ ) is held off by making the signal  $R_5$  false, inhibiting a read cycle until the switch is released.

The STOP READ switch, a two-position, non-latching switch, when depressed stops operation in the off-line mode. When contacts 1 and 2 are opened, the input flip-flop ( $I_m$ ) on card #12 is turned off.

The SINGLE CHARACTER MODE switch (figure 4-53), a two-position, latching switch, when depressed causes the paper tape reader (or typewriter) to stop after




FIGURE 4-52 START READ/STOP READ CIRCUITS (OFF-LINE)




FIGURE 4-53 SINGLE CHARACTER MODE CIRCUIT (OFF-LINE)

each character is read. In this mode, each depression of the START READ switch initiates the reading of one character with the reader in the off-line mode. When contacts 1 and 2 of the SINGLE CHARACTER MODE switch are opened, the input flip-flop ( $I_m$ ) on card #12 will be set off each time the input signal ( $H^*$ ) is true, causing the reader to read one character each time the START READ switch is pressed. The CONDITIONAL STOP switch overrides the function of the SINGLE CHARACTER MODE switch.

Synchronizing signals to the computer are used to coordinate input and output of information and indicate the state of the various input and output devices. The START COMPUTE signal ( $Z_s$ ) (figure 4-54) is generated by pressing the START COMPUTE pushbutton, by a stop code with the PARITY MONITOR INHIBIT pushbutton depressed ( $L_d$ ), or no parity error ( $E$ ) and not in single character mode:

$$Z_s = (L_d + E) \underline{L}_b \underline{B}_1 \underline{B}_2 \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 (\underline{B}') B^* + L_b M + L_j$$

The READY synchronism signal ( $Z_r$ ) (figure 4-55) is generated by an output device READY signal ( $R_1$ ), the start read pushbutton not depressed ( $\underline{L}_h$ ) and no parity error ( $\underline{E}$ ), or the PARITY MONITOR INHIBIT pushbutton depressed ( $L_d$ ).

$$Z_r = R_1 \underline{L}_h (\underline{E} + L_d)$$




FIGURE 4-54 START COMPUTE SIGNAL

4.12 READER INPUT--The reader control circuit cards in the RPC-4500 Tape-Type-writer control the functions of the paper tape reader both on-line and off-line. The reader select flip-flop ( $Q_r$ ) is turned on by a select code from the computer or by the READER TO COMPUTER switch (figure 4-56) on the auxiliary control panel. The  $B_{3p}$ ,  $B_{4p}$ ,  $B_{5p}$ , and  $B_{6p}$  signals (power outputs of the B flip-flops) are combined in a resistor-transistor NOR gate; if any one of these signals is true, the gating transistor ( $Q_3$ ) is saturated and its output is false. With all the above mentioned B signals false, the S signal is not blocked by transistor  $Q_3$  and it saturates the transistor  $Q_1$  grounding the  $Q_r$  signal, and sets  $Q_r$  true. When the READER TO COMPUTER switch is pressed, the ground which holds signal

$L_{n-1}$  false is removed, and  $Q_1$  is saturated grounding the base of  $Q_2$  and turning the  $Q_r$  flip-flop on.

$$Q_r' = S \underline{B_3} \underline{B_4} \underline{B_5} \underline{B_6} + L_n$$

The reader select flip-flop is turned off by the select signal and any one of the  $B_{3p}$ ,  $B_{4p}$  or  $B_{5p}$  signals being true, combined with  $B_{6p}$  being false. This grounds the base of transistor  $Q_4$  and causes the S signal to saturate  $Q_2$  holding  $Q_r$  false, resetting the  $Q_r$  flip-flop. As the READER SELECT switch ( $L_v$ ) is pressed, the  $Q_r$  flip-flop is reset by a signal from the reader off-line relay ( $W_{14b}$ ), which saturates transistor  $Q_2$ .

$$\underline{Q_r'} = S \underline{B_6} \underline{(Q_r')} = \frac{d}{dt} L_v \quad (\text{leading})$$




FIGURE 4-55 SYNCHRONIZING SIGNALS ( $Z_r$ ,  $R_1$ ,  $Z_o$ ,  $R_2$ )

The on-line system control section also generates the signals which control the input and output functions of all on-line input and output equipment. The input, or read, mode is indicated by the input flip-flop ( $I_c$ ). During phase 4 of the first cycle of an INPUT command the computer produces the signal  $Y_i$ .

$$Y_i = (F G + H) \underline{Q_1} \underline{Q_2} \underline{Q_3} \underline{Q_4} \underline{Q_5} \underline{M}$$




FIGURE 4-56 READER SELECT (Q<sub>r</sub>)

The signal  $Y_i$  is routed to the  $I_C$  flip-flop through a diode so that when  $Y_i$  goes false  $Q_4$  is cut off, allowing  $I_C$  to go true, which holds the  $I_C$  signal to ground. When the START READ switch on the primary control panel is depressed a negative voltage saturates the off side transistor of the  $I_C$  flip-flop, grounding the  $I_C$  signal and causing  $I_C$  to go true (figure 4-57). The logic which turns  $I_C$  on is:

$$I_C' = Y_i + L_h$$

The input flip-flop is turned off by a START COMPUTE signal ( $Z_S$ ) to the computer which saturates the on side transistor and holds  $I_C$  to ground. It may also be turned off by a SELECT signal (S) which drives the on side transistor into saturation and grounds the  $I_C$  signal. When the SINGLE CHARACTER MODE switch







FIGURE 4-58 SYNCHRONIZING SIGNALS (A<sub>c</sub>, Z<sub>q</sub>, R<sub>3</sub>)




FIGURE 4-59 SELECT SIGNAL (S)

When operating off-line, the reader select flip-flop ( $Q_R$ ) is ignored, and the READER SELECT switch must be in the off-line mode:

$$H^* = (\text{Reader Cam 1}) A_m L_v$$

The reader tape-sensing brush signals are identified as  $T_1$  through  $T_7$ . When operating on-line, the brushes which are in contact with the drum through holes in the paper tape set the B flip-flops by energizing the drum with  $B^*$ . Off-line operations are identical, except that the H flip-flops of the off-line system control section are set:

$$B_{1-7}^* = (T_{1-7}) B^*$$

$$H_{1-7}^* = (T_{1-7}) H^*$$

During input of data to the computer, the  $B^*$  signal generates  $\underline{B}'$  which sets all of the B flip-flops false (figure 4-60). Signals from input devices are designated  $B_{(n)}^*$  and set the respective B flip-flop true in much the same manner as the  $P_{(n)0}$  signals. When a  $B_{(n)}^*$  signal is true it drives the off side transistor of the  $\underline{B}_{(n)}$  flip-flop into saturation, which grounds the  $\underline{B}_{(n)}$  output and allows the  $B_{(n)}$  output to go true.




FIGURE 4-60 B FLIP-FLOP CIRCUIT

It should be noted that the  $B_6$  flip-flop may also be set false and  $B_7$  set true by an  $L_e$  signal from the MASTER RESET switch or an  $L_c$  signal from the PARITY MONITOR RESET switch. The signals which accomplish this are:

$$\underline{B}_6' = \underline{B}' + L_e + L_c$$

$$B_7' = B_7^* + Y_0 (\underline{B}') E + L_e + L_c$$

$$B_1' = B_1^*$$

$$B_2' = B_2^* + \dots$$



$$B_3' = B_3^* + \dots$$

$$B_4' = B_4^* + \dots$$

$$B_5' = B_5^* + \dots$$

$$B_6' = B_6^* + \dots$$

Characters are stored in a set of seven B flip-flops, designated B<sub>1</sub> through B<sub>7</sub>, located on system control cards 1 and 2. Operation of each of the B flip-flops is identical. A B' signal is sent to the base of the on side transistors, which sets all of the flip-flops false by saturating these transistors, therefore grounding the outputs. The logic for turning the B flip-flops off is:

$$\underline{B_1}' = \underline{B}'$$

$$\underline{B_2}' = \underline{B}'$$

$$\underline{B_3}' = \underline{B}'$$

$$\underline{B_4}' = \underline{B}'$$

$$\underline{B_5}' = \underline{B}'$$

$$\underline{B_6}' = \underline{B}' + L_e + L_c$$

$$\underline{B_7}' = \underline{B}'$$

The B' signal is generated during output of data from the computer or input of data by an input device:

$$\underline{B}' = \frac{d}{dt} Y_0 \text{ (leading)} + \frac{d}{dt} B^* \text{ (leading)}$$

Where  $\frac{d}{dt}$  is the differentiated leading or trailing edge of the designated signal.

The Y<sub>0</sub> signal is generated during phase 4 of a print command from the computer by:

$$Y_0 = F G Q_1 Q_2 Q_3 Q_4$$

During each word period of an output command from the computer, the Y<sub>0</sub> signal is false until phase 4. Signals from the computer P flip-flops designated P<sub>(n)0</sub>, are presented (but not necessarily accepted) at all times to the B flip-flops. The P<sub>(n)0</sub> signals will, if true, saturate the false transistor of a corresponding B flip-flop, gated by the Y<sub>0</sub> signal. Thus, a true signal from the computer will hold the false side of the corresponding B flip-flop to ground setting the B flip-flop true. The logic for performing the above operation for each of the B flip-flops is:

$$B_1' = Y_0 P_{70} + L_e + L_c + \dots$$

$$B_2' = Y_0 P_{60} + L_e + L_c + \dots$$

$$B_3' = Y_0 P_{50} + L_e + L_c + \dots$$

$$B_4' = Y_0 P_{40} + L_e + L_c + \dots$$

$$B_5' = Y_0 P_{30} + L_e + L_c + \dots$$

$$B_6' = Y_0 P_{20} + \dots$$

The  $B_7$  flip-flop represents the parity bit, and its state is generated when the  $B'$  signal is false and the PARITY ERROR signal ( $E$ ) is true, so that the output of the computer is augmented to have correct (even) parity. ( $E$  will be false after  $B$  is set correctly.) This operation is also gated by  $Y_0$ :

$$B_7' = Y_0 (\underline{B'}) E + L_e + L_c + \dots$$

The  $B_1$  through  $B_5$  and  $B_7$  flip-flops are also set true by an  $L_e$  signal from the MASTER RESET switch or an  $L_c$  signal from the PARITY MONITOR RESET switch.

The tape feed ADVANCE TAPE signal to the reader (figure 4-61) is generated on-line by the READER SELECT signal ( $Q_r$ ), the advance flip-flop ( $A_c$ ) and the READER SELECT switch in the on-line position ( $\underline{L}_v$ ).

$$\text{TAPE FEED} = A_c Q_r \underline{L}_v + A_m L_v$$




FIGURE 4-61 READER TAPE FEED

The reader clutch (figure 4-62) is engaged when the reader select flip-flop is true ( $Q_r$ ) or when operating off-line by the input flip-flop ( $I_m$ ) and the READER SELECT switch in the off-line position.

$$\text{READER CLUTCH} = Q_r R_3 \underline{L}_v + L_v I_m$$

The advance on-line flip-flop ( $A_c$ ) is controlled by  $R_3$ . In order to generate an  $R_3$  signal, the reader must be ready (Reader Cams 2 and 4) (figure 4-63), the reader select flip-flop must be true ( $Q_r$ ), the READER SELECT switch must be in the on-line position ( $\underline{L}_v$ ), and the tape trouble switches must be false. Control of the off-line advance flip-flop ( $A_m$ ) is through  $R_5$ . In this mode, the reader must be ready (Reader Cams 2 and 4), the READER SELECT switch must be in the off-line position, and the tape trouble switches must be false.

$$R_3 = (\text{Reader Cams 2 and 4}) \quad Q_r \quad \underline{L}_v \quad (\text{Reader Tape Trouble Switches})$$

$$R_5 = (\text{Reader Cams 2 and 4}) \quad L_v \quad (\text{Reader Tape Trouble Switches})$$

INPUT begin ( $Z_b$ ) is generated by an input sampling signal, ( $B^*$ ), the absence of the flip-flop reset signal ( $B'$ ) and the SINGLE CHARACTER MODE pushbutton depressed or an acceptable character with the typewriter function signal false ( $F$ ).

$$Z_b = B^* \quad \underline{B}' \quad \left[ L_b + (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6) \underline{F} \right]$$

The INPUT ENABLE signal ( $Z_i$ ) requires the absence of an input sampling signal ( $B^*$ ) and the non-depression of the START COMPUTE switch ( $L_j$ ).

$$Z_i = \underline{B}^* \quad L_j$$

A non-readiness query being false tests the readiness of all devices. The  $Z_q$  signal is generated by the READY synchronism signal ( $Z_r$ ) and an input DEVICE READY signal ( $R_3$ ).

$$Z_q = Z_r \quad R_3$$

Parity checking of information in the RPC-4000 system is accomplished in both input and output modes by the system control section of the RPC-4500 Tape-Typewriter System. Each character contains six bits of identification and a seventh parity bit, which is included or excluded to bring the total to an even number of ones, or true bits, in each character.

Input and output information is sent through the B flip-flops character by character. The parity check is made of each character by reading the settings of the B flip-flops and by generating an error signal ( $E$ ) if an odd number of ones is recognized.




FIGURE 4-62 READER CLUTCH





FIGURE 4-63 CAM TIMING

With the computer in input mode, E will stop the operation of both the computer and input device if the PARITY MONITOR INHIBIT pushbutton is not depressed. In the event of an error a correction may be typed or re-read into the computer, provided the PARITY MONITOR RESET pushbutton has been pressed to resume operation. Pressing the PARITY MONITOR RESET pushbutton should be preceded by pressing the STOP READ pushbutton.

With the computer in the output mode, E will go to a negative voltage when an odd number of true bits is detected and set the B<sub>7</sub> flip-flop true to generate the necessary parity bit.

The outputs of the B flip-flops are inputs to system control card #3 (figure 4-64). The B signals are compared through "exclusive NOR" gates which detect an odd or even number of ones in the character to determine the state of E as true or false. The states of  $B_1$  and  $B_2$  are compared to  $Q_2$ . Both  $B_1$  and  $B_2$  are connected to the emitter of  $Q_2$  through a diode gate. Thus, when  $B_1$  and  $B_2$  are both false (at ground potential) the emitter and base of  $Q_2$  are held at ground. As a result  $Q_2$  is cut off, and the collector is at a negative voltage. When  $B_1$  and  $B_2$  are true (at a negative voltage) the emitter and base of  $Q_2$  are held negative. Again,  $Q_2$  is cut off, and the collector is negative. When  $B_1$  and  $B_2$  are both false or both true, an even number of bits is determined in  $B_1$  and  $B_2$  and indicated by  $Q_2$  output being true.



SYSTEM CONTROL (ON LINE) CARD NO. 3

FIGURE 4-64 PARITY ERROR CIRCUIT

In the event  $B_1$  and  $B_2$  do not coincide ( $B_1$  false and  $B_2$  true, or  $B_1$  true and  $B_2$  false), the emitter of  $Q_2$  will be held to ground and the base deflected to a negative voltage. Consequently,  $Q_2$  will conduct and the collector will be held false, indicating an odd number of true bits for  $B_1$  and  $B_2$ .

The  $Q_2$  circuit determines the number of true bits in  $B_1$  and  $B_2$ . In the same manner, the  $Q_7$  circuit determines the number of true bits in  $B_3$  and  $B_4$  and the  $Q_9$  circuit determines the state of the  $B_5$  and  $B_6$  combination.

In the next stage the number of true bits in the outputs of  $Q_2$  and  $Q_7$  are determined by  $Q_3$ . If the outputs are both false (indicating that  $B_1$  and  $B_2$  are odd and that  $B_3$  and  $B_4$  are odd) or both are true (indicating that both combinations,  $B_1 B_2$  and  $B_3 B_4$  are even) the output of  $Q_3$  is true, indicating that the number of true bits in  $B_1, B_2, B_3,$  and  $B_4$  is even. An even number of true bits in these four B flip-flops will be indicated by:

$$(B_1 B_2 + \underline{B_1} \underline{B_2}) (B_3 B_4 + \underline{B_3} \underline{B_4}) + (B_1 \underline{B_2} + \underline{B_1} B_2) (B_3 \underline{B_4} + \underline{B_3} B_4)$$

If the outputs of  $Q_2$  and  $Q_7$  are not the same, that is,  $Q_2$  is false (indicating  $B_1$  and  $B_2$  contain an odd number of true bits) and  $Q_7$  is true (indicating  $B_3$  and  $B_4$  contain an even number of true bits) or if  $Q_2$  is true and  $Q_7$  is false, the collector of  $Q_3$  will be false indicating an odd number of true bits in  $B_1, B_2, B_3,$  and  $B_4$ . An odd number of true bits in these four flip-flops will be indicated by:

$$(B_1 B_2 + \underline{B_1} \underline{B_2}) (B_3 \underline{B_4} + \underline{B_3} B_4) + (B_1 \underline{B_2} + \underline{B_1} B_2) (\underline{B_3} \underline{B_4} + B_3 B_4)$$

The  $Q_8$  circuit compares the output of  $Q_9$  with  $B_7$ . If the output of  $Q_9$  is negative,  $B_5$  and  $B_6$  have an even number of true bits. If  $Q_9$  is at ground,  $B_5$  and  $B_6$  have an odd number of true bits. The  $B_7$  output of the  $B_7$  flip-flop is true when there is no parity bit and false when there is a parity bit. The collector of  $Q_8$  will be negative when  $Q_9$  and  $B_7$  are alike, and will be held to ground when  $Q_9$  and  $B_7$  are not alike. The logic which indicates an even number of true bits in  $B_5, B_6,$  and  $B_7$  is:

$$(B_5 B_6 + \underline{B_5} \underline{B_6}) \underline{B_7} + (B_5 \underline{B_6} + \underline{B_5} B_6) B_7$$

An odd number of true bits is determined by:

$$(B_5 B_6 + \underline{B_5} \underline{B_6}) B_7 + (B_5 \underline{B_6} + \underline{B_5} B_6) \underline{B_7}$$

A final comparison is made between  $Q_3$  and  $Q_8$  by the circuit at  $Q_4$ . A true output from  $Q_4$  indicates that  $B_{1-7}$  contain an even number of true bits or no parity error. The collector of  $Q_4$  drives the base of  $Q_5$ . Consequently the collector of  $Q_5$  ( $E$ ) is true when an odd number of true bits are detected, or false when an even number of true bits are detected.

The false outputs of the B flip-flops are compared through a NOR gate to determine if a delete code ( $B_{1-7}$  true) has been set into the B flip-flops. When this occurs,  $Q_1$  will not conduct:

$$E = (\underline{B_1} + \underline{B_2} + \underline{B_3} + \underline{B_4} + \underline{B_5} + \underline{B_6})$$

not delete code

$$\left[ (B_1 B_2 + \underline{B_1} \underline{B_2}) (B_3 B_4 + \underline{B_3} \underline{B_4}) + (B_1 \underline{B_2} + \underline{B_1} B_2) (B_3 \underline{B_4} + \underline{B_3} B_4) \right]$$

$B_1 - B_4$  even

$$\left[ (B_5 B_6 + \underline{B_5} \underline{B_6}) B_7 + (B_5 \underline{B_6} + \underline{B_5} B_6) \underline{B_7} \right] +$$

$$B_5 - B_7 \text{ odd}$$

$$\left[ (B_1 B_2 + \underline{B_1} \underline{B_2}) (B_3 \underline{B_4} + \underline{B_3} B_4) + (B_1 \underline{B_2} + \underline{B_1} B_2) (\underline{B_3} \underline{B_4} + B_3 B_4) \right]$$

$$B_1 - B_4 \text{ odd}$$

$$\left[ (B_5 B_6 + \underline{B_5} \underline{B_6}) \underline{B_7} + (B_5 \underline{B_6} + \underline{B_5} B_6) B_7 \right]$$

$$B_5 - B_7 \text{ even}$$

There is no parity check incorporated in off-line system control, and the busses accommodate only the typewriters and the reader/punch. Characters to be processed are stored in 7 tapehole flip-flops designated H<sub>1</sub> through H<sub>7</sub>. All tape preparation and editing modes are provided.

The input or read mode for operation off-line is indicated by the input flip-flop (I<sub>m</sub>). The input flip-flop is set by depressing the START READ switch on the auxiliary control panel. When the L<sub>x-1</sub> signal goes true, the off side transistor of the I<sub>m</sub> flip-flop is saturated, grounding the I<sub>m</sub> signal and allowing the I<sub>m</sub> signal to go true.

$$I_m' = L_x$$

The input mode flip-flop is reset by a stop code being detected, or during single character mode (L<sub>z</sub>) after each character is processed, providing the CONDITIONAL STOP switch (L<sub>s</sub>) is not depressed. The I<sub>m</sub> flip-flop is also reset by pressing the STOP READ switch (L<sub>y</sub>), or by the READER SELECT switch on the auxiliary control panel being depressed.

$$\underline{I}_m' = L_y + H^* \underline{(H')} (L_z + \underline{H_1} \underline{H_2} \underline{H_3} \underline{H_4} \underline{H_5} \underline{H_6}) \underline{L_s} + \frac{d}{dt} L_y \text{ (leading)}$$

To initiate a read cycle the advance flip-flop (A<sub>m</sub>) must be set. The advance flip-flop is set by both the input DEVICE READY signal (R<sub>5</sub>) and the output DEVICE READY signal (R<sub>4</sub>) being true simultaneously (synchronization of input and output devices) when the off-line system is in the "input" mode (I<sub>m</sub> true):

$$A_m' = R_5 R_4 I_m = K_m R_5$$

The advance flip-flop is reset by the differentiated H\* signal.

$$\underline{A}_m' = \frac{d}{dt} H^* \text{ (trailing)}$$

To initiate an output cycle, the GO AHEAD signal (G<sub>m</sub>) must be true (actually the G<sub>m</sub> signal being false is employed). When the TAPE FEED switch on the auxiliary control panel is pressed or when the advance flip-flop is set true, the G<sub>m</sub> signal is generated:

$$G_m = L_t + \frac{d}{dt} A_m \text{ (leading)}$$

When the input flip-flop is true, and the output device ready signal (R<sub>4</sub>) is true, the off-line OK TO TYPE (or PUNCH) signal K<sub>m</sub> goes true:

$$K_m = I_m R_4$$

The H flip-flops are set by the H<sub>1-7\*</sub> signals from an input device. At the beginning of each cycle the true side transistors of the H flip-flops are saturated by the H' signal, which sets the H flip-flops false:

$$\underline{H}_{1-7}' = \underline{H}'$$

The H' signal is generated by the leading edge of the H\* signal or by the TAPE FEED switch on the auxiliary control panel being pressed:

$$\underline{H}' = \frac{d}{dt} H^* (\text{leading}) + L_t$$

4.13 PUNCH OUTPUT--The punch control section of the RPC-4500 Tape-Typewriter System controls the on-line and off-line operations of the paper tape punch. The punch select flip-flop (Q<sub>p</sub>) indicates that the paper tape punch is selected as an on-line device. The punch may be selected on-line by depressing the COMPUTER TO PUNCH switch which causes the signal L<sub>q-1</sub> to saturate the off side transistor and hold it to ground. This in turn grounds the base of the on side transistor and forces the Q<sub>p</sub> flip-flop to go true. The punch select code combines the B<sub>1p</sub>, B<sub>4p</sub>, and B<sub>5p</sub> signals through a gate which forces the collector of transistor Q<sub>4</sub> to ground when B<sub>4</sub> or B<sub>5</sub> is true or B<sub>1</sub> is false, and isolates the S signal from the Q<sub>p</sub> transistor. When the B signals are set to the punch select code (S) holds Q<sub>p</sub> to ground forcing Q<sub>p</sub> true.

$$Q_p' = S B_1 \underline{B_4} \underline{B_5} + L_q$$

The punch select flip-flop is reset by a combination of the SELECT signal (S) and the UNSELECT signal (U) which disengages all previously selected output devices. The punch may also be reset by depressing the PUNCH SELECT switch (L<sub>w</sub>) on the auxiliary control panel which opens the X relay and causes signal X<sub>3b</sub> to saturate the Q<sub>p</sub> transistor.

$$\underline{Q}_p' = S U + \frac{d}{dt} L_w (\text{leading})$$

In order to activate the punch clutch and indicate that a punching cycle is in process, the output flip-flop (O<sub>p</sub>) must be true. Operating on-line, if the PUNCH SELECT switch on the auxiliary control panel is not depressed, the G<sub>c</sub> signal is directed to the base of the transistor controlling O<sub>p</sub>. O<sub>p</sub> will be set true by G<sub>c</sub> being false, and Q<sub>p</sub> being false and L<sub>w</sub> being true. Operating off-line, the PUNCH SELECT switch is depressed, and the G<sub>m</sub> signal is directed to the base of the on side of the O<sub>p</sub> flip-flop. In order to set the output flip-flop, either G<sub>c</sub> or G<sub>m</sub> must be true, depending on the state of the PUNCH SELECT switch.

$$O_p' = Q_p G_c \underline{L}_w + G_m \underline{L}_w + L_t$$

The output flip-flop is turned off by punch cam 4 indicating that the punch is committed to cycle or is held off by the punch select flip-flop in the off state (Q<sub>p</sub>) and the punch operating on-line (L<sub>w</sub>).

Either of these conditions will saturate the true side transistor of the output flip-flop and hold the O<sub>p</sub> signal to ground.

$$\underline{O}_p' = (\text{Punch Cam 4}) + \underline{Q}_p \underline{L}_w$$



The punch clutch (figure 4-65) operates when the output flip-flop is true, punch cam 1 is true, and the punch tape trouble switches are false:

$$\text{PUNCH CLUTCH CONTROL} = O_p \text{ (Punch Cam 1) } (\text{Punch Tape Trouble Switches})$$




FIGURE 4-65 PUNCH CLUTCH

The punch will operate in the forward direction when the output flip-flop is true, punch cam 1 is true, the punch tape trouble switches are false, and the reverse tape feed mode is false.

$$\text{FORWARD TAPE FEED} = O_p \text{ (Punch Cam 1) } (\text{P.T.T.S.}) (\text{R.T.F.M.})$$

The reverse tape feed mode is true only when the tape backspace relay (K1) is energized. This mode can be entered only when the punch and typewriter are both off-line.

$$\text{REVERSE TAPE FEED} = \text{Tape Backspace Relay}$$

The feed hole magnet is energized when punch cam 5 is true and the punch is not in reverse tape feed mode.

$$\text{FEED HOLE MAGNET} = (\text{Punch Cam 5}) (\text{Reverse Tape Feed Mode})$$

The paper tape punch magnets 1 through 7 are energized by either the power outputs of the B flip-flops, B<sub>1-7</sub> when L<sub>w</sub> is true or by the H flip-flops, H<sub>1-7</sub> when L<sub>w</sub> is true and when punch cam 2 is true (figure 4-66).

$$\text{CHARACTER PUNCH MAGNETS 1 through 7} = \left[ (B_{1-7}) L_w + (H_{1-7}) L_w \right] (\text{Punch Cam 2})$$

The OUTPUT ENABLE signal (Z<sub>O</sub>) requires the READY synchronism signal (Z<sub>r</sub>) and an output DEVICE SELECTION (R<sub>2</sub>) or a PRINT command with a selection (P<sub>O</sub>).

$$Z_o = Z_r (R_2 + P_o)$$

If during a print command, the computer generates a select signal (P<sub>O</sub>):

$$P_o = P_1 Q_5$$

it is combined with the negation of (B') and the computer produced  $Y_0$  signal to generate S ( $Y_0$  indicates phase 4 of any print command):

$$S = P_0 (\underline{B'}) Y_0 + \dots$$




FIGURE 4-66 PUNCH MAGNETS

To initiate an output cycle by any on-line selected output device, a  $G_c$  signal is generated. When input information is to be copied during an input cycle (input duplication mode)  $G_c$  is formed by combining the leading edge of the differentiated  $A_c$  signal with the copy flip-flop.

$$G_c = \frac{d}{dt} A_c (\text{leading}) C + \dots$$

An output cycle is initiated by the computer during phase 4 of a non-selection print command by combining the computer print out signal ( $Y_0$ ) with a false selection signal ( $P_0$ ).

$$G_c = Y_0 P_0 + \dots$$

All selected input and output devices may be disengaged on-line, by the UNSELECT signal (U). The U signal is generated by the  $B_1$  through  $B_5$  flip-flops in the true state.

$$U = B_1 B_2 B_3 B_4 B_5$$

(U must be combined with S at output device control circuit to function properly.)

The input duplication mode is dependent on the copy flip-flop (C) for operation. The copy flip-flop may be turned on by pressing the INPUT DUPLICATION pushbutton, which releases the  $L_{g-1}$  signal from ground and allows transistor Q1 to become saturated grounding the  $\underline{C}$  signal. The copy flip-flop may also be set by a select signal under computer control:

$$C' = S \underline{B}_1 \underline{B}_2 \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_g$$

The copy flip-flop is turned off by pressing the INPUT DUPLICATION RESET pushbutton, releasing  $L_{f-1}$ , or by computer control:

$$\underline{C}' = S \underline{B}_1 \underline{B}_2 \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_f$$

4.14 TYPEWRITER CONTROL--The typewriter control section of the RPC-4500 Tape-Typewriter System controls all typewriter functions of input or output both on-line and off-line. When an auxiliary typewriter is connected to the RPC-4500, an identical control section (differing only in selection code) is added to control the auxiliary typewriter. The typewriter functions as two devices, an input device and an output device, just as the reader/punch unit is two devices.

Operating on-line the typewriter is selected as an input device by setting the typewriter input select flip-flop ( $Q_i$ ) (figure 4-67). This may be accomplished by depressing the TYPEWRITER TO COMPUTER switch on the L.H. control panel or may be accomplished with the SELECT signal (S) true, signal  $B_3$  true, and signals  $B_{4p}$ ,  $B_{5p}$ , and  $B_{6p}$  false. When the TYPEWRITER TO COMPUTER switch is depressed the off side transistor is saturated, grounding the  $\underline{Q}_i$  signal and driving the  $Q_i$  signal true. The  $Q_i$  flip-flop may also be set by the  $Q_i'$  signal which combines the outputs of the  $B_4$ ,  $B_5$ ,  $B_6$ , and  $B_3$  flip-flops through a resistor-transistor diode gate with the S signal in a manner similar to reader or punch selection. When  $B_3$  is false or any of the  $B_4$ ,  $B_5$ ,  $B_6$  flip-flops are true they inhibit transmission of the S signal. Otherwise the S signal becomes  $Q_i'$  which saturates the off side transistor and sets the  $Q_i$  flip-flop to the true state.

$$Q_i' = S \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_m$$

The typewriter select flip-flop is turned off in a manner similar to the reset of the reader select flip-flop  $Q_i$  by the select signal and  $\underline{B}_6$  and the absence of  $Q_i'$  which sets the  $Q_i$  flip-flop. The  $Q_i$  flip-flop may also be reset by depressing the TYPEWRITER SELECT switch on the L.H. control panel.

$$\underline{Q}_i' = S \underline{B}_6 (Q_i') + \frac{d}{dt} L_u \text{ (leading)}$$

The typewriter is selected as an output device while operating on-line by turning on the typewriter output select flip-flop ( $Q_o$ ). To turn  $Q_o$  on, the  $Q_o'$  signal is generated by gating the SELECT signal (S) with a combination of  $B_{2p}$ ,  $B_{4p}$ , and  $B_{5p}$ . The  $Q_o$  flip-flop may also be set by depressing the COMPUTER TO TYPEWRITER switch on the L.H. control panel.

$$Q_o' = S \underline{B}_2 \underline{B}_4 \underline{B}_5 + L_p$$




FIGURE 4-67 TYPEWRITER INPUT SELECT CIRCUITS

In order to turn the  $Q_0$  flip-flop off, the SELECT signal is combined with the UNSELECT signal or the signal produced as the TYPEWRITER SELECT switch on the L.H. control panel is being depressed.

$$\underline{Q}_0' = S U + \frac{d}{dt} L_u \text{ (leading)}$$

The typewriter may be operated off-line by depressing the TYPEWRITER SELECT switch on the L.H. control panel which de-energizes both the  $V_I$  and  $V_{II}$  relays, switching all typewriter control signals from on-line to off-line system control.

To drive the typewriter, as an output device, through a typing cycle, the typewriter output flip-flop ( $O_t$ ) must be set. This is accomplished by the on-line GO AHEAD signal ( $G_C$ ) when the TYPEWRITER SELECT switch on the L.H. control panel is not depressed, and by  $G_m$  when TYPEWRITER SELECT switch is depressed.

The typewriter OK TO TYPE signal ( $K_C$ ) (figure 4-68), which indicates when a selected typewriter will be recognized as an input device, is controlled by the READY synchronism signal ( $Z_R$ ) and the input flip-flop ( $I_C$ ).

$$K_C = I_C Z_R$$

The typewriter FUNCTION signal (F), which represents characters not accepted by the computer unless in single character mode, is true when B<sub>5</sub> and B<sub>6</sub> are false.

$$F = \underline{B}_5 \underline{B}_6$$




FIGURE 4-68 OK TO TYPE SIGNAL

The F signal is ignored when the SINGLE CHARACTER MODE pushbutton is depressed.

The O<sub>t</sub> flip-flop is held off when the typewriter should not accept the G<sub>c</sub> or G<sub>m</sub> signals. This is true if the typewriter is used as an input device, or is not selected as an output device. The typewriter output flip-flop is reset by the leading edge of the differentiated signal (N<sub>46</sub>) indicating that a key has typed:

$$\underline{O}_t' = \frac{d}{dt} N_{46} \text{ (leading)} + \underline{Q}_0 \underline{L}_u + \underline{L}_u \underline{L}_v + \underline{Q}_i \underline{A}_c \underline{L}_u$$

The typewriter circuit is so designed that each key is energized by a discrete electronic code of seven bits. At the time the hammer is at the platen, the sampling signal (N<sub>46</sub>) is generated whether the key was driven manually or energized electromechanically. This completes diode logic encoding to read or input the state of the seven bits describing a character. On-line input operation requires the B\* signal; it is generated by the TYPEWRITER SELECT switch

( $L_u$ ) on the L.H. control panel not being depressed, the advance flip-flop ( $A_c$ ) being true, and the typewriter input select flip-flop ( $Q_i$ ) being true at sampling time:

$$B^* = \underline{L}_u A_c Q_i N_{46}$$

( $B^*$  is derived from a one-shot multivibrator set by this term.)

$$B_{1-7}^* = (\text{Encoder bits 1, 2, 4, 8, F, A, P}) B^*$$

Off-line operation requires that the TYPEWRITER SELECT switch on the L.H. control panel be depressed, the READER SELECT switch not be depressed, and the off-line advance flip-flop be set at sampling time.

$$H^* = (\underline{L}_u \underline{L}_v) A_m N_{46}$$

$$H_{1-7}^* = (\text{Encoder bits: 1, 2, 4, 8, F, A, P}) H^*$$

SECTION 5

MAINTENANCE

<u>SECTION</u>		<u>PAGE</u>
5.1	General	5-5
5.2	Disassembly	5-5
5.3	System Schematics	5-15
5.4	Magnetic Drum	5-15
5.4.1	Head Alignment and Replacement Procedure	5-16
5.5	Logic Board	5-16

ILLUSTRATIONS

<u>FIGURE</u>		<u>PAGE</u>
5-1	RPC 4010 Computer Assembly (6 Illustrations)	5-5
5-2	RPC 4430 Reader/Punch Assembly (4 Illustrations)	5-11
5-3	RPC 4480 Typewriter Assembly	5-14
5-4	Main Memory Head Locations	5-17
5-5	Installation of Magnetic Heads (6 Illustrations)	5-19
5-6	RPC 4010 Computer Logic Circuits (23 Illustrations)	5-27

TABLES

<u>TABLE</u>		<u>PAGE</u>
5-1	Location of Gate Outputs	5-23

## SECTION 5

### MAINTENANCE

5.1 GENERAL--The maintenance procedures used on the RPC-4010 Computer and RPC-4500 Tape-Typewriter System follow standard electronic practice. Special instructions and equipment are necessary only for maintenance of the magnetic drum. This special equipment is supplied with the computer, and maintenance instructions are contained in section 5.4.

Maintenance of the Reader/Punch Unit (891-PC) is covered in the Control Data release FA 002, and maintenance of the Typewriter (180-XE) in the Control Data release FA 001.

5.2 DISASSEMBLY-- Disassembly of the RPC-4010 Computer (figure 5-1), the RPC-4430 Reader/Punch (figure 5-2), or the RPC-4480 Typewriter (figure 5-3) is required only when a failure has occurred in the unit. In order to carry out normal maintenance routines, removal of the cover panels is the only disassembly necessary. The units can be operated with their covers removed to aid in trouble shooting. As far as possible, all circuits are contained on removable cards to facilitate repair.




FIGURE 5-1 RPC 4010 COMPUTER ASSEMBLY  
(6 ILLUSTRATIONS)






FIGURE 5-1 (2 of 6)




FIGURE 5-1 (3 of 6)

POSITION	UPPER ROW-RIGHT TO LEFT	
	CARD	DRAWING NO.
1.	X RECORD	L 200 006 162
2.	D RECORD	L 200 006 162
3.	C RECORD	L 200 006 162
4.	L RECORD	L 200 006 162
5.	U RECORD	L 200 006 162
6.	SPARE	-----
7.	COL. DR. 0-1	L 200 006 165
8.	COL. DR. 2-3	L 200 006 165
9.	COL. DR. 4-5	L 200 006 165
10.	COL. DR. 6-7	L 200 000 165
11.	ROW DR. 0-1-2-3	L 200 006 161
12.	ROW DR. 4-5-6-7	L 200 006 161
13.	ROW DR. 8-9-10-11	L 200 006 161
14.	ROW DR. 12-13-14-15	L 200 006 161
15.	MAIN MEM. READ	L 200 009 985-L 200 007 324
16.	W FLIP FLOP	L 200 006 066
17.	V FLIP FLOP	L 200 006 163
18.	SPARE	-----
19.	HORIZONTAL	L 200 006 241
20.	VERTICAL	L 200 006 242

POSITION	CENTER ROW-RIGHT TO LEFT	
	CARD	DRAWING NO.
21.	POWER DISTRIBUTION	L 200 007 292
22.	FLIP FLOP INDICATOR	-----
23.	SPARE	-----
24.	SPARE	-----
25.	SPARE	-----
26.	SPARE	-----
27.	SPARE	-----
28.	S1-S2-S3 FLIP FLOP	L 200 006 242
29.	C R X FLIP FLOP	L 200 006 242
30.	U* L L* FLIP FLOP	L 200 006 242
31.	M N U FLIP FLOP	L 200 006 242
32.	B K A FLIP FLOP	L 200 006 242
33.	F G H FLIP FLOP	L 200 006 242
34.	P5-P6-P7 FLIP FLOP	L 200 006 242
35.	P2-P3-P4 FLIP FLOP	L 200 006 242
36.	Q4-Q5-P1 FLIP FLOP	L 200 006 242
37.	Q1-Q2-Q3 FLIP FLOP	L 200 006 242
38.	INVERTER	L 200 006 164
39.	LOGIC	-----
40.	LOGIC	-----

POSITION	LOWER ROW-RIGHT TO LEFT	
	CARD	DRAWING NO.
41.	CLOCK READ	L 200 009 983-L 200 006 160
42.	CLOCK GENERATOR	L 200 006 166
43.	S-3 READ	L 200 007 300
44.	S-2 READ	L 200 007 300
45.	S-1 READ	L 200 007 300
46.	X READ	L 200 007 300
47.	D READ	L 200 007 300
48.	Z READ	L 200 007 300
49.	* READ	L 200 007 300
50.	L READ	L 200 007 300
51.	U* READ	L 200 007 300
52.	U READ	L 200 007 300
53.	SPARE	-----
54.	SPARE	-----
55.	SPARE	-----
56.	SPARE	-----
57.	SPARE	-----
58.	AMPLIFIER	L 200 006 158
59.	LOGIC	-----
60.	LOGIC	-----

} ALSO  
L 200 009984

FIGURE 5-1 (4 of 6)




FIGURE 5-1 (5 of 6)

P39		P40		P59		P60		P65		P67		P69		P72		P73		P76	
PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
A-1		A-1	Yo	A-1	P7	A-1	Q2'	A	T	A	ROW 0	A	115 VAC	A	115 VAC	A	bf	A	115 VAC
B-1	S2	B-1	V'	B-1	P7	B-1	Q2'	B	T	B	ROW 1	B	115 VAC	B	115 VAC	B	bn	B	115 VAC
C-1	X	C-1	R'	C-1	Q1	C-1	Q3'	C	T	C	ROW 2	C	CHASSIS GROUND	C	115 VAC	C	Rp	C	
D-1	V	D-1	F'	D-1	Q1	D-1	Q3'	D	SHIELD	D	ROW 3	D	CHASSIS GROUND	D	115 VAC	D	Rr	D	CHASSIS GROUND
E-1	C	E-1	H'	E-1	Q1	E-1	Q4'	E		E	ROW 4	E	CHASSIS GROUND	E		E	Rj	E	CHASSIS GROUND
F-1	W'	F-1	K'	F-1	Q1	F-1	Q4'	F		F	ROW 5	F	CHASSIS GROUND	F		F	Rk	F	CHASSIS GROUND
H-1	X'	H-1	L'	H-1	Q1	H-1	Q4'	G		G	ROW 6	G	CHASSIS GROUND	G		G	Rl	G	CHASSIS GROUND
J-1	X	J-1	M'	J-1	Q1	J-1	Q4'	H		H	ROW 7	H	CHASSIS GROUND	H		H	Rm	H	CHASSIS GROUND
K-1	B	K-1	N'	K-1	Q1	K-1	Q4'	I		I	ROW 8	I	CHASSIS GROUND	I		I	Rn	I	CHASSIS GROUND
L-1	G	L-1	O'	L-1	Q1	L-1	Q4'	J		J	ROW 9	J	CHASSIS GROUND	J		J	Ro	J	CHASSIS GROUND
M-1	P1	M-1	P'	M-1	Q1	M-1	Q4'	K		K	ROW 10	K	CHASSIS GROUND	K		K	Rp	K	CHASSIS GROUND
N-1		N-1	Q'	N-1	Q1	N-1	Q4'	L		L	ROW 11	L	CHASSIS GROUND	L		L	Rq	L	CHASSIS GROUND
P-1	Q3	P-1	R'	P-1	Q1	P-1	Q4'	M		M	ROW 12	M	CHASSIS GROUND	M		M	Rr	M	CHASSIS GROUND
R-1	P-4	R-1	S'	R-1	Q1	R-1	Q4'	N		N	ROW 13	N	CHASSIS GROUND	N		N	Rs	N	CHASSIS GROUND
S-1		S-1	T'	S-1	Q1	S-1	Q4'	O		O	ROW 14	O	CHASSIS GROUND	O		O	Rt	O	CHASSIS GROUND
T-1	P6	T-1	U'	T-1	Q1	T-1	Q4'	P		P	ROW 15	P	CHASSIS GROUND	P		P	Ru	P	CHASSIS GROUND
U-1	Q4	U-1	V'	U-1	Q1	U-1	Q4'	Q		Q	COL 0A	Q	115 VAC	Q		Q	Rv	Q	CHASSIS GROUND
V-1		V-1	W'	V-1	Q1	V-1	Q4'	R		R	COL 0B	R	115 VAC	R		R	Rw	R	CHASSIS GROUND
W-1	P5	W-1	X'	W-1	Q1	W-1	Q4'	S		S	COL 1A	S	115 VAC	S		S	Rx	S	CHASSIS GROUND
X-1	P5	X-1	Y'	X-1	Q1	X-1	Q4'	T		T	COL 1B	T	115 VAC	T		T	Ry	T	CHASSIS GROUND
Y-1		Y-1	Z'	Y-1	Q1	Y-1	Q4'	U		U	COL 2A	U	115 VAC	U		U	Rz	U	CHASSIS GROUND
Z-1	s3	Z-1	a'	Z-1	Q1	Z-1	Q4'	V		V	COL 2B	V	115 VAC	V		V	Ra	V	CHASSIS GROUND
a-1	R	a-1	b'	a-1	Q1	a-1	Q4'	W		W	COL 3A	W	115 VAC	W		W	Rb	W	CHASSIS GROUND
b-1		b-1	c'	b-1	Q1	b-1	Q4'	X		X	COL 3B	X	115 VAC	X		X	Rc	X	CHASSIS GROUND
c-1	F'	c-1	d'	c-1	Q1	c-1	Q4'	Y		Y	COL 4A	Y	115 VAC	Y		Y	Rd	Y	CHASSIS GROUND
d-1	Zb	d-1	e'	d-1	Q1	d-1	Q4'	Z		Z	COL 4B	Z	115 VAC	Z		Z	Re	Z	CHASSIS GROUND
e-1		e-1	f'	e-1	Q1	e-1	Q4'	A		A	COL 5A	A	115 VAC	A		A	Rf	A	CHASSIS GROUND
f-1		f-1	g'	f-1	Q1	f-1	Q4'	B		B	COL 5B	B	115 VAC	B		B	Rg	B	CHASSIS GROUND
h-1		h-1	h'	h-1	Q1	h-1	Q4'	C		C	COL 6A	C	115 VAC	C		C	Rh	C	CHASSIS GROUND
j-1		j-1	i'	j-1	Q1	j-1	Q4'	D		D	COL 6B	D	115 VAC	D		D	Ri	D	CHASSIS GROUND
k-1		k-1	j'	k-1	Q1	k-1	Q4'	E		E	COL 7A	E	115 VAC	E		E	Rj	E	CHASSIS GROUND
A-2		A-2	k'	A-2	Q1	A-2	Q4'	F		F	COL 7B	F	115 VAC	F		F	Rk	F	CHASSIS GROUND
B-2	s3	B-2	l'	B-2	Q1	B-2	Q4'	G		G	COL 7B	G	115 VAC	G		G	Rl	G	CHASSIS GROUND
C-2	U'	C-2	m'	C-2	Q1	C-2	Q4'	H		H	COL 7B	H	115 VAC	H		H	Rm	H	CHASSIS GROUND
D-2	Q2	D-2	n'	D-2	Q1	D-2	Q4'	I		I	COL 7B	I	115 VAC	I		I	Rn	I	CHASSIS GROUND
E-2		E-2	o'	E-2	Q1	E-2	Q4'	J		J	COL 7B	J	115 VAC	J		J	Ro	J	CHASSIS GROUND
F-2	P4	F-2	p'	F-2	Q1	F-2	Q4'	K		K	COL 7B	K	115 VAC	K		K	Rp	K	CHASSIS GROUND
H-2		H-2	q'	H-2	Q1	H-2	Q4'	L		L	COL 7B	L	115 VAC	L		L	Rq	L	CHASSIS GROUND
J-2		J-2	r'	J-2	Q1	J-2	Q4'	M		M	COL 7B	M	115 VAC	M		M	Rr	M	CHASSIS GROUND
K-2		K-2	s'	K-2	Q1	K-2	Q4'	N		N	COL 7B	N	115 VAC	N		N	Rs	N	CHASSIS GROUND
L-2	N'	L-2	t'	L-2	Q1	L-2	Q4'	O		O	COL 7B	O	115 VAC	O		O	Rt	O	CHASSIS GROUND
M-2	N'	M-2	u'	M-2	Q1	M-2	Q4'	P		P	COL 7B	P	115 VAC	P		P	Ru	P	CHASSIS GROUND
N-2		N-2	v'	N-2	Q1	N-2	Q4'	Q		Q	COL 7B	Q	115 VAC	Q		Q	Rv	Q	CHASSIS GROUND
P-2		P-2	w'	P-2	Q1	P-2	Q4'	R		R	COL 7B	R	115 VAC	R		R	Rw	R	CHASSIS GROUND
R-2		R-2	x'	R-2	Q1	R-2	Q4'	S		S	COL 7B	S	115 VAC	S		S	Rx	S	CHASSIS GROUND
S-2	H	S-2	y'	S-2	Q1	S-2	Q4'	T		T	COL 7B	T	115 VAC	T		T	Ry	T	CHASSIS GROUND
T-2	P3	T-2	z'	T-2	Q1	T-2	Q4'	U		U	COL 7B	U	115 VAC	U		U	Rz	U	CHASSIS GROUND
U-2		U-2	a'	U-2	Q1	U-2	Q4'	V		V	COL 7B	V	115 VAC	V		V	Ra	V	CHASSIS GROUND
V-2	F	V-2	b'	V-2	Q1	V-2	Q4'	W		W	COL 7B	W	115 VAC	W		W	Rb	W	CHASSIS GROUND
W-2	te	W-2	c'	W-2	Q1	W-2	Q4'	X		X	COL 7B	X	115 VAC	X		X	Rc	X	CHASSIS GROUND
X-2		X-2	d'	X-2	Q1	X-2	Q4'	Y		Y	COL 7B	Y	115 VAC	Y		Y	Rd	Y	CHASSIS GROUND
Y-2	Q4	Y-2	e'	Y-2	Q1	Y-2	Q4'	Z		Z	COL 7B	Z	115 VAC	Z		Z	Re	Z	CHASSIS GROUND
Z-2	L	Z-2	f'	Z-2	Q1	Z-2	Q4'	A		A	COL 7B	A	115 VAC	A		A	Rf	A	CHASSIS GROUND
a-2		a-2	g'	a-2	Q1	a-2	Q4'	B		B	COL 7B	B	115 VAC	B		B	Rg	B	CHASSIS GROUND
b-2	U	b-2	h'	b-2	Q1	b-2	Q4'	C		C	COL 7B	C	115 VAC	C		C	Rh	C	CHASSIS GROUND
c-2	N	c-2	i'	c-2	Q1	c-2	Q4'	D		D	COL 7B	D	115 VAC	D		D	Ri	D	CHASSIS GROUND
d-2		d-2	j'	d-2	Q1	d-2	Q4'	E		E	COL 7B	E	115 VAC	E		E	Rj	E	CHASSIS GROUND
e-2	L'	e-2	k'	e-2	Q1	e-2	Q4'	F		F	COL 7B	F	115 VAC	F		F	Rk	F	CHASSIS GROUND
f-2	M	f-2	l'	f-2	Q1	f-2	Q4'	G		G	COL 7B	G	115 VAC	G		G	Rl	G	CHASSIS GROUND
h-2		h-2	m'	h-2	Q1	h-2	Q4'	H		H	COL 7B	H	115 VAC	H		H	Rm	H	CHASSIS GROUND
j-2		j-2	n'	j-2	Q1	j-2	Q4'	I		I	COL 7B	I	115 VAC	I		I	Rn	I	CHASSIS GROUND
k-2		k-2	o'	k-2	Q1	k-2	Q4'	J		J	COL 7B	J	115 VAC	J		J	Ro	J	CHASSIS GROUND

FIGURE 5-1 (6 of 6)




FIGURE 5-2 RPC 4430 READER/PUNCH ASSEMBLY  
(4 ILLUSTRATIONS)




FIGURE 5-2 (2 of 4)

Mod 4343

LOWER ROW RIGHT TO LEFT		
POSITION	CARD	DRAWING NO.
1	CARD 1	L200006090
2	CARD 2	L200006246
3	CARD 3	L200006247
4	CARD 4	L200006248
5	CARD 5	L200007201
6	CARD 6	L200006236
7	CARD 7	L200006249
8	CARD 8	L200006250
9	CARD 9	L200006251
10	CARD 10	L200006252
11	CARD 11	L200006253
12	CARD 12	L200006254
13	CARD 13	L200006255
14	CARD 14	L200007202
15	CARD 15	L200007203
16	CARD 16	L200007204
17	CARD 17	L200007205
18	SPARE	---
19	SPARE	---
20	SPARE	---

*Modified Cards* (bracketed around positions 5-17)

*New Cards* (bracketed around cards 7-10)

SYSTEM CONTROL (ON-LINE) (cards 1-6)

READER CONTROL (cards 7-9)

PUNCH CONTROL (card 10)

SYSTEM CONTROL (OFF-LINE) (cards 12-13)

PRIMARY TYPEWRITER CONTROL (cards 14-17)

UPPER ROW RIGHT TO LEFT		
POSITION	CARD	DRAWING NO.
21	RELAY BOARD W-READER RELAY	L200002353
22	RELAY BOARD X-PUNCH RELAY	L200002354
23	SPARE	---
24	SPARE	---
25	RELAY BD VI	L200002356
26	RELAY BD V7	L200002355
27	JUNCTION STRIP #1	---
28	JUNCTION STRIP #2	---
29	CARD 14	L200007202
30	CARD 15	L200007203
31	CARD 16	L200007204
32	CARD 17	L200007205
33	SPARE	---
34	SPARE	---
35	SPARE	---
36	SPARE	---
37	SPARE	---
38	SPARE	---
39	SPARE	---
40	SPARE	---

TYPEWRITER RELAYS (cards 25-26)

AUX TYPEWRITER CONTROL (cards 14-17)

FIGURE 5-2 (3 of 4)




FIGURE 5-2 (4 of 4)






FIGURE 5-3 RPC 4480 TYPEWRITER ASSEMBLY

5.3 SYSTEM SCHEMATICS--In order to understand the interaction of the various units which make up the complete computer system and tape-typewriter system, system schematics are provided in Appendix 3. These schematics and a brief description of operation will assist in locating the source of troubles which occur in the system.

When the source of the trouble has been located, the card schematics which follow the system schematics may be used to repair or replace the components of the card which have failed.

5.4 MAGNETIC DRUM--The memory of the RPC-4010 Computer uses a magnetic drum manufactured by The Bryant Computer Products Company. The drum is a delicate precision instrument which requires that all maintenance and adjustment is carried out by thoroughly trained, experience personnel. It is recommended that maintenance and alignment of the memory section be confined to circuit adjustment and modifications in order to reduce the chance of damaging the drum.

Due to the extremely close tolerance between the drum surface and the heads, temperature variations and dust are apt to cause damage to the drum surface. The dust cover serves the dual purpose of protecting the drum from dust and of maintaining equal temperature of the shroud and drum. The dust cover should be removed only when necessary, and never for long periods of time. After stopping the drum, a minimum of four hours must elapse before the dust cover is removed. This allows the drum and the shroud to reach room ambient temperature.

#### CAUTION

To operate the drum with the dust cover removed, it must be removed before starting, with the drum at room ambient temperature and must be replaced before stopping the drum.

Removing the dust cover while the drum is operating will allow the shroud to cool suddenly, and by its contraction drive the heads into the drum surface. If the drum is allowed to stop with the dust cover removed, the shroud will cool more rapidly than the drum, again driving the heads into the drum surface.

All main memory heads (figure 5-4) should have a minimum signal at 120 KC of 20 millivolts per half or 40 millivolts across the whole head. All circulating heads and dual access heads should be adjusted axially so that both read and write heads are on the same track, i.e., read heads should be adjusted so that signals are of at least minimum amplitude and undistorted.

In the event that main memory heads or adjusted circulating heads fail to produce the minimum voltage, head replacement is necessary.

#### 5.4.1 HEAD ADJUSTMENT AND REPLACEMENT PROCEDURE

The tolerances involved in the magnetic drum unit require careful fitting of replacement heads. The fitting of heads (figure 5-5) must follow the procedure given below.

#### CAUTION

The drum must be at room ambient temperature when replacing heads. All equipment and components must be free of grease and chips.

Step 1--Remove inoperative head from its head mount. Make sure head mount is tight. Press replacement head very lightly against drum surface and tighten head set screw.

#### CAUTION

Do not exert excessive pressure on drum surface.

Step 2--Remove head mount from shroud and install in head setting fixture supplied with computer.

#### NOTE

The head setting fixture is adaptable for either main memory or circulating line head mounts.


Lock head mount in head setting fixture. Adjust height so that head is in contact with the polished surface of head setting fixture. Hold fixture up to light and view from two sides, at least 90° apart, to insure that the head is exactly perpendicular to the polished surface.

Step 3--Loosen the head set screw and place a 1.3 mil (0.0013") shim between the head face and the surface of the head setting fixture. Align the heads in the head mounts, using the scribed marks on both components. This insures that the poles of the head will be aligned with the memory track on the drum. Tighten the head in the head mount.

Step 4--Remove head mounts from head setting fixture and install on drum shroud. The resulting head-to-drum surface clearance will be 1.3 mils at room ambient temperature. Rotate drum by hand, using a soft plastic-tipped rod through an inspection port, and make sure heads clear drum surface throughout rotation.

5.5 LOGIC BOARD--The diode logic which combines the signals in the RPC-4010 Computer is located on the logic board. In order to test and repair the gates which perform the logical combinations, the signal which is sought is located in the index pages (Table 5-1). The index gives the page of figure 5-6 which contains a detail drawing and location reference for the gate providing the specific signal.

● Replaced in head C/D  
 ○ Replaced  
 X Deleted



*The order wrong!*



*NG*

*DRUM  
S2  
S3  
S1*

NOTE: THE NINE HEADS DESIGNATED (A) ARE SHIELDED HEADS


MAGNETIC DRUM - L200007510

FIGURE 5-4 MAIN MEMORY HEAD LOCATIONS




**NOTE: DO NOT USE EXCESSIVE PRESSURE ON HEADS.**

**FIGURE 5-5 INSTALLATION OF MAGNETIC HEADS  
(6 ILLUSTRATIONS)**




**MAIN MEMORY HEADS**




**RECIRCULATING LINE HEADS**

FIGURE 5-5 (2 of 4)



**MAIN MEMORY HEADS**



**RECIRCULATING LINE HEADS**

FIGURE 5-5 (3 of 4)





FIGURE 5-5 (4 of 4)



TABLE 5-1

## LOCATION OF GATE OUTPUTS

	SIGNAL	LOCATION	PAGE NO.
Flip-Flop Input Signals	A'	XX-51	5-42
	<u>A</u> '	XX-65	5-43
	B'	W-60	5-34
	<u>B</u> '	JJ-46	5-39
	F'	A-79	5-29
	<u>F</u> '	D-60	5-29
	G'	E-50	5-29
	<u>G</u> '	J-39	5-30
	H'	J-46	5-30
	<u>H</u> '	N-55	5-33
	K'	FF-59	5-39
	<u>K</u> '	NN-60	5-40
	M'	f-41	5-45
	<u>M</u> '	k-62	5-45
	N'	X-64	5-35
	<u>N</u> '	W-73	5-35
	P <sub>1</sub> '	D-3	5-28
	<u>P</u> <sub>1</sub> '	D-13	5-28
	P <sub>2</sub> '	H-13	5-28
	<u>P</u> <sub>2</sub> '	M-10	5-30
	P <sub>3</sub> '	W-14	5-32
	<u>P</u> <sub>3</sub> '	EE-12	5-37
	P <sub>4</sub> '	JJ-3	5-38
	<u>P</u> <sub>4</sub> '	NN-3	5-38
	P <sub>5</sub> '	TT-7	5-41
	<u>P</u> <sub>5</sub> '	XX-5	5-41
	P <sub>6</sub> '	XX-17	5-41
	<u>P</u> <sub>6</sub> '	XX-23	5-41
	P <sub>7</sub> '	b-10	5-43
	<u>P</u> <sub>7</sub> '	f-7	5-44
	Q <sub>1</sub> '	N-21	5-32
	<u>Q</u> <sub>1</sub> '	W-22	5-32
	Q <sub>2</sub> '	AA-23	5-37
<u>Q</u> <sub>2</sub> '	BB-22	5-37	
Q <sub>3</sub> '	FF-21	5-39	

TABLE 5-1 (Cont.)

	SIGNAL	LOCATION	PAGE NO.	
Flip-Flop Input Signals (Cont.)	$Q_3'$	JJ-25	5-39	
	$Q_4'$	KK-21	5-40	
	$Q_4'$	NN-25	5-40	
	$Q_5'$	PP-21	5-41	
	$Q_5'$	TT-25	5-41	
	$R'$	T-64	5-35	
	$R'$	W-70	5-35	
	$C'$	y-80	5-48	
	$L'$	TT-91	5- <del>48</del> 46	
	$U'$	AA-92	5-36	
	$X'$	M-100	5-31	
	Main Memory Input Signals	$W'$	p-95	5-49
		$V'$	y-91	5-49
Input-Output Signals	$Y_0$	N-64	5-33	
	$Y_1$	BB-68	5-35	
	$P_0$	l-27	5-47	
Addition Alpha Signals	$I_1'$	p-44	5-47	
	$I_2'$	u-44	5-47	
	$S$	y-70	5-48	
Miscellaneous Alpha Signals	$e_1$	YY-61	5-44	
	$e_2$	p-58	5-49	
	$e_3$	H-23	5-28	
	$e_4$	b-60	5-44	
	$e_5$	UU-37	5-42	
	$e_6$	YY-37	5-44	
	$e_7$	S-27	5-32	
	$e_8$	TT-61	5-42	
	$e_9$	W-25	5-32	
	$e_{10}$	k-13	5-46	
	$e_{11}$	p-13	5-47	
	$e_{12}$	AA-33	5-37	
	$e_{13}$	YY-39	5-44	

TABLE 5-1 (Cont.)

	SIGNAL	LOCATION	PAGE NO.
Phase Control Alpha Signals	f <sub>1</sub>	r-51	5-47
	f <sub>2</sub>	c-54	5-45
	f <sub>3</sub>	c-51	5-45
	f <sub>4</sub>	FF-61	5-39
	f <sub>5</sub>	r-53	5-47
	f <sub>6</sub>	TT-37	5-41
	f <sub>7</sub>	KK-35	5-40
	f <sub>8</sub>	N-23	5-32
	f <sub>9</sub>	b-68	5-44
	f <sub>10</sub>	c-62	5-45
	f <sub>11</sub>	X-61	5-35
	f <sub>12</sub>	E-51	5-30
	f <sub>13</sub>	S-91	5-34
	f <sub>14</sub>	T-61	5-35
Command Alpha Signals	k <sub>1</sub>	BB-65	5-35
	k <sub>2</sub>	J-18	5-30
	k <sub>3</sub>	S-34	5-33
	k <sub>4</sub>	FF-14	5-37
	k <sub>5</sub>	X-19	5-37
	k <sub>6</sub>	J-65	5-31
	k <sub>8</sub>	XX-9	5-41
	k <sub>9</sub>	M-88	5-32
	k <sub>10</sub>	N-58	5-33
	k <sub>11</sub>	N-61	5-33
	k <sub>12</sub>	KK-61	5-41
	k <sub>13</sub>	J-54	5-31
	k <sub>14</sub>	A-22	5-28
	k <sub>15</sub>	E-25	5-28
	k <sub>16</sub>	J-25	5-30
	k <sub>17</sub>	f-22	5-45
	k <sub>18</sub>	YY-64	5-44
k <sub>19</sub>	S-74	5-33	
k <sub>20</sub>	J-61	5-31	
k <sub>21</sub>	J-58	5-31	

TABLE 5-1 (Cont.)

	SIGNAL	LOCATION	PAGE NO.
Command Alpha Signals (Cont.)	k22	FF-64	5-39
	k23	S-76	5-33
	k24	S-82	5-34
	k25	N-88	5-34
	k26	N-85	5-34
	k27	AA-17	5-37
	k28	k-4	5-46
	k29	c-64	5-45
	k30	X-67	5-35
	k31	c-19	5-45
	k32	H-21	5-28
	k33	c-16	5-45
	k34	D-61	5-30
	k36	KK-64	5-41
	k38	KK-37	5-40
	k39	FF-18	5-37
	k40	KK-67	5-41
	t1	FF-69	5-40
	t2	E-81	5-30
	t3	N-71	5-33
t4	E-83	5-30	
t5	r-81	5-49	
t6	l-21	5-47	
t8	N-20	5-32	




FIGURE 5-6 RPC 4010 COMPUTER LOGIC CIRCUITS  
(23 ILLUSTRATIONS)




FIGURE 5-6 (2 of 23)




FIGURE 5-6 (3 of 23)




FIGURE 5-6 (4 of 23)






FIGURE 5-6 (5 of 23)




FIGURE 5-6 (6 of 23)




FIGURE 5-6 (7 of 23)




FIGURE 5-6 (8 of 23)




FIGURE 5-6 (9 of 23)




FIGURE 5-6 (10 of 23)




FIGURE 5-6 (11 of 23)

43




FIGURE 5-6 (12 of 23)






FIGURE 5-6 (13 of 23)

60




FIGURE 5-6 (14 of 23)




FIGURE 5-6 (15 of 23)

54




FIGURE 5-6 (16 of 23)




FIGURE 5-6 (17 of 23)




FIGURE 5-6 (18 of 23)




FIGURE 5-6 (19 of 23)




FIGURE 5-6 (20 of 23)






FIGURE 5-6 (21 of 23)

65





FIGURE 5-6 (22 of 23)




FIGURE 5-6 (23 of 23)

APPENDIX 1

RPC 4010 LOGIC EQUATIONS

<u>SECTION</u>		<u>PAGE</u>
A1.1	Definition of Terms	A1-5
A1.1.1	Some Explanations	A1-5
A1.1.2	Timing Tracks	A1-5
A1.1.3	Input-Output Signals	A1-5
A1.1.4	Control Panel Signals	A1-5
A1.1.5	Flip-Flops	A1-6
	Also see section A1.2	A1-7
A1.1.6	Recirculating Lines	A1-6
	Also see section A1.3	A1-19
A1.1.7	Main Memory	A1-6
	Also see section A1.4	A1-23
A1.1.8	Input-Output Signals	A1-7
	Also see section A1.5	A1-23
A1.1.9	Alpha Signals	A1-7
	$I_1, I_2$ - section A1.6	A1-24
	S - section A1.7	A1-25
	$e_1$ to $e_{13}$ - section A1.8	A1-25
	$f_1$ to $f_{14}$ - section A1.9	A1-26
	$k_1$ to $k_{40}$ - section A1.10	A1-28
	$t_1$ to $t_8$ - section A1.11	A1-33

## APPENDIX I

### RPC-4010 LOGIC EQUATIONS

#### Al.1 DEFINITION OF TERMS

##### Al.1.1 Some Explanations

The output of a logic gate which is the input to a circulating line, a flip-flop, or an inverter is indicated by a prime ('). For example, the input signal to flip-flop F is called F'.

The Phases are identified as follows:

Phase 1	<u>F</u> <u>G</u> <u>H</u>
Phase 2	<u>F</u> <u>G</u> <u>H</u>
Phase 3	F <u>G</u> <u>H</u>
Phase 4	F G <u>H</u>
Phase 4	H

The logical equations beginning in Section Al.2 are written in the following format: The top line shows the long form of the equation, with a minimum of alpha signals. The second line shows the form of the equation actually used in the computer with all the alpha signals. The third line contains explanatory notes to aid in the understanding of the equation.

##### Al.1.2 Timing Tracks

S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub>

s<sub>1</sub>, s<sub>2</sub>, s<sub>3</sub>

##### Al.1.3 Input-Output Signals (Synchronism Signals Originating in Input-Output)

Z <sub>B</sub>	Character Being Presented for Input
Z <sub>1</sub>	Character Not Being Presented for Input
Z <sub>O</sub>	Output Device Ready for next character
Z <sub>S</sub>	Start Compute
Z <sub>Q</sub>	Output Devices and Selected Input Device ready

##### Al.1.4 Control Panel Signals

b <sub>2</sub> → b <sub>7</sub>	Branch (SENSE) switches
b <sub>b</sub>	Branch Control (BC) switch
b <sub>C</sub>	Execute Lower Accumulator switch
b <sub>o</sub>	One Operation switch

b <sub>q</sub>	Set Input switch or One Operation switch
b <sub>s</sub>	Start Compute switch
b <sub>r</sub>	Set Input switch

Al.1.5 Flip-flops See Section Al.2, page Al-7

A	Carry
B	Branch Control
F	Phase Control
G	Phase Control
H	Phase Control
K	Sector Search
M	Index Control; Halt Control
N	Lengthened Mode Control
P <sub>1</sub> → P <sub>7</sub>	Track Selection; Character Holders
Q <sub>1</sub> → Q <sub>5</sub>	Order Holders
R	Repeat Mode Control

Al.1.6 Recirculating Lines (Registers) See Section Al.3, page Al-19

NOTE: c, l, l\*, and u are identical to C, L, L\*, and U except that they occur 1 bit early.

C	Command Register
c	Early C
L	Lower Accumulator (one word)
l	Early L
L*	Lower Accumulator (eight words)
l*	Early L*
U	Upper Accumulator
u	Early U
X	Index Register

Al.1.7 Main Memory See Section Al.4, page Al-23

W	Time to Record
---	----------------



$$+ \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{M} \underline{F} \underline{G} \underline{t}_3 + \underline{F} \underline{G} \underline{H} \underline{t}_6 \underline{b}_0$$

$$K_{11} \underline{Q}_3 \underline{Q}_5 \underline{M} \underline{F} \underline{G} \underline{t}_3 + f_2 \underline{t}_6 \underline{b}_0$$

ph3 HLT ONE OP ph2

$$+ (\underline{F} \underline{G} + \underline{H}) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5$$

k<sub>1</sub>

Ph4 and 4a INP

$$\underline{A}' = \underline{I}_2 (\underline{I}_1 \underline{S} + \underline{I}_1 \underline{S}) \left[ \underline{G} (\underline{Q}_2 + \underline{F}) \underline{t}_6 + \underline{H} \underline{Q}_4 \right]$$

e<sub>6</sub> e<sub>4</sub>

Carry for Adder Ph2 or Ph4  
Not CXE, CME, CMG

$$+ \underline{t}_6 \left[ \underline{F} \underline{G} \underline{H} (\underline{Q}_1 + \underline{Q}_3 + \underline{Q}_4 + \underline{Q}_5 + \underline{Q}_2) + \underline{H} \underline{Q}_3 \underline{Q}_4 \right] + \underline{H} \underline{P}_1 (\underline{Q}_3 + \underline{Q}_4) \underline{t}_6$$

$$\underline{t}_6 \left[ \underline{f}_4 \underline{H} (k_{17} + \underline{Q}_2) + \underline{H} \underline{Q}_3 \underline{Q}_4 \right] + f_{12}$$

Reset Ph4 or 4 Ph 4a Odd WP Last Bit

$$+ \underline{F} \underline{G} \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 \underline{V} \underline{U} (\underline{N} \underline{L} + \underline{N} \underline{L}^*)$$

$$+ \underline{f}_4 \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 \quad e_1$$

Ph4 CMG U V

$$+ \underline{G} \underline{H} \underline{b}_s + \underline{F} \underline{G} \underline{M} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 + \underline{F} \underline{G} \underline{H} \underline{t}_6 \underline{b}_0$$

$$+ \underline{G} \underline{H} \underline{b}_s + k_{39} + \underline{F}_2 \underline{t}_6 \underline{b}_0$$

Ph1 or 3 INP Ph3 Not Ph2  
First Cycle

$$\underline{B}' = \underline{F} \underline{G} \underline{t}_6 \left\{ (\underline{Q}_1 \underline{Q}_2 \underline{Q}_4) \underline{Q}_3 \left[ \underline{Q}_5 (\underline{P}_1 \underline{Z}_q + \underline{P}_2 \underline{b}_2) \right. \right.$$

$$\left. \underline{f}_{11} \left\{ (k_{11}) \underline{Q}_3 \left[ \underline{Q}_5 (\underline{P}_1 \underline{Z}_q \quad \underline{P}_2 \underline{b}_2) \right. \right. \right. \right.$$

Ph4 SNS

$$+ \underline{P}_3 \underline{b}_3 + \underline{P}_4 \underline{b}_4 + \underline{P}_5 \underline{b}_5 + \underline{P}_6 \underline{b}_6 + \underline{P}_7 \underline{b}_7) + \underline{Q}_5 \underline{A} \left. \right\}$$

$$+ \underline{P}_3 \underline{b}_3 + \underline{P}_4 \underline{b}_4 + \underline{P}_5 \underline{b}_5 + \underline{P}_6 \underline{b}_6 + \underline{P}_7 \underline{b}_7) + \underline{Q}_5 \underline{A} \left. \right\}$$

Switch Sensing CXE



$$+ Q_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \left[ \underline{A} ( \underline{N} \underline{L} + \underline{N} \underline{L}^* + \underline{U} \underline{V} + \underline{U} \underline{V} ) \right]$$

$$+ Q_1 \underline{k}_{38} \underline{Q}_4 \left[ \underline{A} ( \underline{e}_{12} + \underline{U} \underline{V} + \underline{U} \underline{V} ) \right]$$

CME CMG No sign mask Signs Same

$$+ Q_5 \underline{U} \underline{V} ( \underline{N} \underline{L} + \underline{N} \underline{L}^* ) \left. \right\} + Q_1 \underline{Q}_2 \underline{Q}_3 \left[ \underline{A} \underline{I} ( \underline{I}_1 \underline{S} + \underline{I}_1 \underline{S} ) \right]$$

$$+ Q_5 \underline{e}_{13} \left. \right\} + \underline{k}_{36} \left[ \underline{A} \underline{e}_5 \right]$$

CMG U Neg., V Pos. ADU, ADL, SBU, Overflow  
SBL

$$+ \underline{A} \underline{I}_2 ( \underline{I}_1 \underline{S} + \underline{I}_1 \underline{S} ) \left. \right\} + \underline{F} \underline{G} \underline{H} \underline{P}_1 \underline{t}_6 \underline{Q}_4 \underline{Q}_3 ( \underline{U} \underline{P}_7 + \underline{U} \underline{P}_7 )$$

$$+ \underline{A} \underline{e}_6 \left. \right\} + \underline{f}_1 \underline{k}_{31} \underline{Q}_3 ( \underline{U} \underline{P}_7 + \underline{U} \underline{P}_7 )$$

WP3 Ph4a DIV DVU Overflow

$$+ \underline{G} \underline{P}_7 \underline{K} \underline{Q}_5 \left\{ \underline{H} \underline{Q}_3 \underline{Q}_4 \underline{t}_6 \left[ \underline{P}_3 \underline{P}_4 + \underline{P}_3 \underline{P}_4 + \underline{P}_3 \underline{P}_4 \underline{P}_5 ( \underline{N} \underline{L} + \underline{N} \underline{L}^* ) \right] \right\}$$

$$+ \underline{G} \underline{P}_7 \underline{K} \underline{Q}_5 \underline{k}_3$$

SLT Overflow

$$\underline{B}' = \underline{Z}_i \underline{F} \underline{G} \underline{t}_6 \underline{A} \left[ \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 ( \underline{Q}_4 + \underline{Q}_5 ) \underline{K} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \right] + \underline{b}_b$$

$$= \underline{Z}_i \underline{f}_3 \underline{A} \left[ \underline{Q}_1 \underline{k}_{38} ( \underline{Q}_4 + \underline{Q}_5 ) \underline{K} + \underline{k}_{11} \underline{Q}_3 \right] + \underline{b}_b$$

Last WP Ph3 TBC CME CMG CXE, SNS Reset Sw

$$\underline{F}' = \underline{F} \underline{t}_6 \left\{ \underline{G} \underline{H} + \underline{G} \underline{H} \underline{P}_1 \underline{t}_6 ( \underline{Q}_3 + \underline{Q}_4 ) \right.$$

$$\left. \underline{F} \underline{t}_6 \left\{ \underline{G} \underline{H} + \underline{G} \underline{f}_{12} \underline{k}_{34} \right. \right.$$

Ph2 to Ph3 WP3 Ph4A Not INP

$$+ \underline{G} \underline{Q}_5 \left\{ \underline{H} \underline{Q}_3 \underline{Q}_4 \underline{t}_6 \left[ \underline{P}_3 \underline{P}_4 + \underline{P}_3 \underline{P}_4 + \underline{P}_3 \underline{P}_4 \underline{P}_5 ( \underline{N} \underline{L} + \underline{N} \underline{L}^* ) \right] \right\}$$

$$+ \underline{G} \underline{Q}_5 \underline{k}_3$$

End SLC

$$\begin{aligned}
 & + \underline{H} Z_b \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \Big] + b_q \\
 & + \underline{H} Z_b \quad k_6 \quad \underline{Q}_5 \Big] + b_q \\
 & \text{Ph1 to Ph3 Inp} \quad \text{SET INP Sw}
 \end{aligned}$$

$$\begin{aligned}
 \underline{F}' & = \underline{F} t_6 \left[ \underline{G} (\underline{H} + \underline{R} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5) \right. \\
 & \quad \left. \underline{F} t_6 \left[ \underline{G} (\underline{H} + \quad \quad \quad e_3 \quad \quad ) \right] \right. \\
 & \quad \quad \text{End Ph4A} \quad \quad \quad \text{End Ph4}
 \end{aligned}$$

$$\begin{aligned}
 & + \underline{K} Z_i \underline{A} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 (\underline{Q}_5 \underline{U} + \underline{Q}_5 \underline{B}) \Big] \\
 & + \underline{K} Z_i \underline{A} \underline{Q}_1 \underline{Q}_2 k_{15} (\underline{Q}_5 \underline{U} + \underline{Q}_5 \underline{B}) \Big] \\
 & \text{Ph3 to Ph2 Suc} \quad \text{TMI} \quad \text{TBC}
 \end{aligned}$$

$$\begin{aligned}
 \underline{G}' & = \underline{G} t_6 (\underline{Z}_i + \underline{H}) \left\{ \begin{array}{l} \underline{K} (\underline{A} \underline{H} + \underline{H} \underline{F} + \underline{H} \underline{P}_1 t_6) \\ \underline{K} (\underline{A} \underline{H} + \underline{H} \underline{F} + \underline{f}_{12} ) \end{array} \right. \\
 & \quad \quad \quad \text{Ph1 to Ph2 Ph3 to Ph4 End Ph4A, Not INP}
 \end{aligned}$$

$$\begin{aligned}
 & + \underline{Q}_5 \underline{H} \underline{Q}_3 \underline{Q}_4 t_6 \left[ \underline{P}_3 \underline{P}_4 + \underline{P}_3 \underline{P}_4 + \underline{P}_3 \underline{P}_4 \underline{P}_5 (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right] \\
 & + \underline{Q}_5 \quad \quad \quad k_3 \\
 & \text{End Ph4A} \quad \text{SLC}
 \end{aligned}$$

$$\begin{aligned}
 & + \underline{A} \underline{F} \underline{H} \left[ \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 \underline{Q}_3 \underline{Q}_4 (\underline{N} + t_8) + \underline{Q}_1 \underline{Q}_2 \underline{Q}_4 \underline{Q}_3 \right. \\
 & + \underline{A} \underline{F} \underline{H} \left[ k_{20} \quad \quad k_{16} \quad \quad + k_{11} \underline{Q}_3 \right. \\
 & \quad \quad \text{Ph3 to Ph4} \quad \text{INP} \quad \quad \quad \text{SNS} \quad \text{CXE}
 \end{aligned}$$

$$\begin{aligned}
 & + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_2 + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{Q}_2 \Big] \\
 & + \quad k_{13} \underline{Q}_2 + \quad k_{14} \quad \underline{Q}_2 \Big] \\
 & \quad \quad \text{SRT SLT SLC} \quad \text{LDX}
 \end{aligned}$$

$$\begin{aligned}
& + F \underline{A} \underline{Q}_2 (Z_0 \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{U} \\
& + F \underline{A} \underline{Q}_2 (Z_0 \quad k_{10} \quad + \quad k_{15} \quad \underline{Q}_5 \underline{U} \\
& \quad \text{Ph3 to Ph4 PRD PRU} \quad \text{Unsuc TMI}
\end{aligned}$$

$$\begin{aligned}
& + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{B} \} \\
& + \quad k_{15} \underline{Q}_5 \underline{B} \}
\end{aligned}$$

Unsuc TBC

$$\begin{aligned}
\underline{G}' & = G t_6 \left[ \underline{H} (\underline{F} + \underline{R} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5) + \underline{F} P_1 \right] \\
& G t_6 \left[ \underline{H} (\underline{F} + \quad e_3 \quad ) + \underline{F} P_1 \right] \\
& \quad \text{Ph2 to Ph3} \quad \text{End Ph4} \quad \quad \quad \text{WP67 MPY DIV DVU}
\end{aligned}$$

$$\begin{aligned}
\underline{H}' & = F G \underline{H} t_6 (\underline{R} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5) (\underline{Q}_1 \underline{Q}_4 \underline{Q}_3 \underline{Q}_2 \\
& \quad f_{14} \quad \quad \quad ( \quad k_{13} \underline{Q}_2 \\
& \quad \text{End of Ph4} \quad \quad \quad \text{SLC SRT SLT}
\end{aligned}$$

$$\begin{aligned}
& + \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4) \\
& + \quad k_{20} \quad + \quad k_{21} \quad ) \\
& \text{INP MPY} \quad \quad \text{DVU} \quad \text{DIV}
\end{aligned}$$

$$\begin{aligned}
\underline{H}' & = H t_6 \left[ \underline{F} G P_1 + \underline{Q}_3 \underline{Q}_4 (\underline{N} + t_8) + \underline{F} \underline{G} \underline{P}_1 K \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \right] \\
& H t_6 \left[ f_5 P_1 + \quad k_{16} \quad + f_1 \underline{P}_1 K k_{29} \underline{Q}_5 \right] \\
& \quad \text{MPY DIV DVU} \quad \quad \text{INP} \quad \quad \text{WP2} \quad \text{SRT} \quad \text{O} \quad \text{SLT} \quad \text{O} \\
& \quad \text{SRT SLT SLC}
\end{aligned}$$

$$\begin{aligned}
\underline{K}' & = t_6 \left[ \underline{F} + G + (\underline{Q}_3 + \underline{Q}_4) + (Z_0 + \underline{Q}_1 + \underline{Q}_2) (\underline{Q}_1 + \underline{Q}_2 + \underline{Q}_5) \right] \\
& t_6 \left[ \underline{F} + G + \quad k_{34} \quad + (Z_0 + \underline{Q}_1 + \underline{Q}_2) ( \quad k_{19} \quad + \underline{Q}_5) \right] \\
& \quad \text{Ph1,2,4} \quad \text{Ph4A DIV} \quad \text{DVU} \quad \text{Not PRD, PRU unless } Z_0 \text{ Not INP} \\
& \quad \quad \quad \text{SLC SLT} \quad \text{SRT} \\
& \quad \quad \quad \quad \quad \text{MPY}
\end{aligned}$$

$$\begin{aligned}
\underline{K}' &= \underline{G} \underline{S}_3 \left[ \underline{H} (\underline{F} \underline{S}_2 + \underline{F} \underline{S}_2) + \underline{H} \underline{Q}_4 \underline{S}_2 \right] (\underline{S}_1 \underline{C} + \underline{S}_1 \underline{C}) \\
&\quad \underline{G} \underline{S}_3 \left[ \underline{H} \quad \quad \quad \underline{f}_6 \quad \quad \quad + \underline{k}_{18} \underline{S}_2 \right] (\underline{S}_1 \underline{C} + \underline{S}_1 \underline{C}) \\
&\quad \text{Ph1 NI Ph3 OP Ph4A OP C } \neq \text{S}_1 \\
&+ \underline{H} \underline{Q}_3 \underline{Q}_4 \left[ (\underline{Q}_5 + \underline{P}_1 + \underline{F}) (\underline{Q}_5 \underline{C} + \underline{Q}_5 \underline{C}) \underline{S}_2 \underline{S}_3 + \underline{Q}_5 \underline{S}_2 \underline{P}_1 \right] \\
&+ \underline{k}_{29} \left[ (\underline{Q}_5 + \underline{P}_1 + \underline{F}) (\underline{Q}_5 \underline{C} + \underline{Q}_5 \underline{C}) \quad \underline{t}_5 + \underline{Q}_5 \underline{S}_2 \underline{P}_1 \right] \\
&\quad \text{Ph4A SRT SLT Not SLC SRT SLT OP Sector SLC, No Search NI WP2} \\
&\quad \text{WP2}
\end{aligned}$$

$$\begin{aligned}
&+ \underline{F} \underline{G} \underline{H} \underline{S}_1 \underline{S}_2 \underline{S}_3 \underline{X} \\
&+ \underline{f}_4 \underline{H} \quad \underline{t}_2 \quad \underline{X} \\
&\quad \text{Ph4 Repeated NI trk}
\end{aligned}$$

$$\begin{aligned}
\underline{M}' &= \underline{F} \underline{G} \underline{t}_6 (\underline{Z}_b \underline{Q}_2) \\
&\quad \underline{f}_3 (\underline{Z}_b \underline{Q}_2) \\
&\quad \text{Ph3 INP if } \underline{Z}_b
\end{aligned}$$

$$\begin{aligned}
&+ \underline{G} \underline{H} \underline{S}_1 \underline{S}_3 (\underline{M} + \underline{Q}_2) (\underline{F} \underline{S}_2 + \underline{F} \underline{S}_2) \underline{F} \underline{C} \underline{Q}_2 \\
&+ \quad \quad \quad \underline{f}_7 \quad \quad \quad \underline{F} \underline{C} \underline{Q}_2 \\
&\quad \text{Ph3 OP TRK Not 0, SNS}
\end{aligned}$$

$$\begin{aligned}
&+ \underline{F} \underline{G} \underline{H} \underline{S}_3 \underline{s}_3 \underline{s}_2 \left[ \underline{b}_c \underline{V} + \left[ \underline{b}_c (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right] \right] + \underline{b}_s \underline{Q}_2 \underline{G} \\
&+ \underline{f}_2 \quad \underline{t}_4 \quad \quad \quad \underline{e}_7 \quad \quad \quad \underline{b}_s \underline{Q}_2 \underline{G} \\
&\quad \text{Ph2 Bit 31 Index Bit Ph1 or 3, Not INP}
\end{aligned}$$

$$\begin{aligned}
\underline{M}' &= \underline{F} \underline{H} \underline{t}_6 + \underline{F} \underline{G} \underline{H} \underline{S}_3 \underline{s}_3 \underline{s}_2 \left[ \underline{b}_c \underline{V} + \underline{b}_c (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right] + \underline{b}_q \\
&\quad \underline{F} \underline{H} \underline{t}_6 + \underline{f}_2 \quad \underline{t}_4 \left[ \quad \quad \quad \underline{e}_9 \quad \quad \quad \right] + \underline{b}_q \\
&\quad \text{Ph1 or 2 Ph2 Bit 31 No Index Bit Set INP Sw}
\end{aligned}$$

$N' = \underline{N} \ F \ G \ t_6 \ Q_1 \ Q_2 \ Q_3 \ Q_4 \ Q_5 \ P_3$   
 $\underline{N} \ f_{11} \ k_{30} \ P_3$   
 Ph4 EXC

$\underline{N}' = \underline{N} \ F \ G \ t_6 \ Q_1 \ Q_2 \ Q_3 \ Q_4 \ Q_5 \ P_2 + b_q \ t_8$   
 $\underline{N} \ f_{11} \ k_{30} \ P_2 + b_q \ t_8$   
 Ph4 EXC Set INP Sw

$P_1' = f_7 \ C + H \ P_1 \ t_6 \ (Q_3 + Q_4)$   
 $f_7 \ C + H \ P_1 \ t_6 \ k_{34}$   
 OP or NI Trk Ph4A Even WP Not INP

$\underline{P}_1' = f_7 \ \underline{C} + F \ G \ H \ t_6 \ (\underline{R} + Q_1 \ Q_2 \ Q_3 \ Q_4 \ Q_5) \ (Q_3 + Q_4)$   
 $f_7 \ \underline{C} \ f_{14} \ k_{34}$   
 OP or NI Trk PH4 last WP LDC Not INP

$+ H \ P_1 \ Q_4 \ t_6$   
 $+ k_{31}$

Ph4A Odd WP MPY, DVU, DIV

$P_2' = f_7 \ P_1 + k_2 \ P_1 \ U + k_1 \ (\underline{N} \ L + N \ L^*)$   
 $f_7 \ P_1 + k_2 \ P_1 \ U + k_1 \ e_{11}$   
 OP or NI Trk PRU Ph3 Order INP Ph4 or 4A

$+ F \ \underline{G} \ M \ k_6 \ Q_5 \ B_6 + t_6 \ (H \ Q_3 + k_4) \ (\underline{N} \ L + N \ L^*)$   
 $+ k_{39} \ B_6 + t_6 \ k_{32} \ e_{11}$   
 Input Set SLT SLC MPT Ph4

$$\underline{P}_2' = f_7 \underline{P}_1 + k_2 P_1 \underline{U} + k_1 (\underline{N} \underline{L} + N \underline{L}^*)$$

$$f_7 \underline{P}_1 + k_2 P_1 \underline{U} + k_1 e_{12}$$

OP or NI Trk PRU Ph3 Order INP Ph4 or 4A

$$+ (H Q_3 + k_4) \left[ (\underline{N} \underline{L} + N \underline{L}^*) + t_6 \right]$$

$$+ k_{32} \left[ ( e_{12} ) + t_6 \right]$$

SLT SLC MPT Ph4

$$\underline{P}_3' = (f_7 + k_1) P_2 + k_2 P_1 U^* + F \underline{G} M k_6 Q_5 B_5$$

$$k_{27} P_2 + k_2 P_1 U^* + k_{39} B_5$$

OP or NI Trk or INP PRU Ph3 Input Set

$$+ H Q_3 \left[ t_6 \underline{P}_1 (\underline{N} \underline{L} + N \underline{L}^*) + t_6 \underline{P}_1 u + t_6 P_1 P_2 + t_6 P_1 U \right]$$

$$+ k_5 \left[ t_6 \underline{P}_1 e_{11} + t_6 \underline{P}_1 u + t_6 P_1 P_2 + t_6 P_1 U \right]$$

SLT SLC WP2 WP3 to End

$$+ k_4 U t_6$$

$$+ k_4 U t_6$$

Ph4 MPT

$$\underline{P}_3' = (f_7 + k_1) \underline{P}_2 + k_2 P_1 \underline{U}^* + FG (\underline{U} + t_6)$$

$$k_{27} \underline{P}_2 + k_2 P_1 \underline{U}^* + k_4 (\underline{U} + t_6)$$

OP or NI Trk or INP PRU Ph3 MPT Ph4

$$+ H Q_3 \left[ t_6 \underline{P}_1 (\underline{N} \underline{L} + N \underline{L}^*) + t_6 \underline{P}_1 u + t_6 P_1 P_2 + t_6 P_1 U \right]$$

$$+ k_5 \left[ t_6 \underline{P}_1 e_{12} + t_6 \underline{P}_1 u + t_6 P_1 P_2 + t_6 P_1 U \right]$$

SLT SLC WP2 WP3 to End

$$P_4' = (f_7 + k_1 P_1 + k_2 P_1 + t_6 H Q_3) P_3 + k_2 P_1 U$$

$k_{28}$   $P_3 + k_2 P_1 U$

Trk INP PRU Ph3 SLT SLC PRU Ph3, 4-Bit

$$+ F G M k_6 Q_5 B_4 + k_4 (P_1 P_3 + P_1 P_2) t_6$$

$$+ k_{39} B_4 + k_4 e_{10} t_6$$

Input Set MPT Ph4

$$+ k_1 P_1 (N L + N L^*)$$

$$+ k_1 P_1 e_{11}$$

INP 4-Bit

$$P_4' = (f_7 + k_1 P_1 + k_2 P_1 + t_6 H Q_3) P_3 + H Q_3 t_6$$

$k_{28}$   $P_3 + k_5 t_6$

Trk INP PRU Ph3 SLT SLC SLT SLC

$$+ k_4 (P_1 P_3 + P_1 P_2 + t_6) + k_2 P_1 U + k_1 P_1 (N L + N L^*)$$

$$+ k_4 (P_1 P_3 + P_1 P_2 + t_6) + k_2 P_1 U + k_1 P_1 e_{12}$$

MPT Ph4 PRU Ph3 INP

$$P_5' = \left[ f_7 + k_1 + k_2 + (H Q_3 + k_4) t_6 \right] P_4$$

$$\left[ k_8 + k_{32} t_6 \right] P_4$$

Trk INP PRU Ph3 SLT SLC MPT Ph4

$$+ F G M k_6 Q_5 B_3$$

$$+ k_{39} B_3$$

Input Set

$$P_5' = (f_7 + k_1 + k_2 + k_4) P_4 + (H Q_3 + k_4) t_6$$

$$(k_8 + k_4) P_4 + k_{32} t_6$$

Trk INP PRU Ph3 MPT Ph4 SLT SLC MPT Ph4

$$P_6' = (f_7 + k_1 + k_2) P_5 + F G M k_6 Q_5 B_2 + F G H t_6 Q_4 R V$$

$$k_8 P_5 + k_{39} B_2 + k_{33} V$$

Trk INP PRU Input Set DIV DVU MPY

$$P_6' = (f_7 + k_1 + k_2) P_5 + F G H t_6 Q_4 R V$$

$$k_8 P_5 + k_{33} V$$

Trk INP PRU Last WP Ph4 DIV DVU MPY

$$P_7' = (f_7 + k_1 + k_2) P_6 + F G M k_6 Q_5 B_1$$

$$k_8 P_6 + k_{39} B_1$$

Trk INP PRU Input Set

$$+ F G H t_6 Q_4 R U + H P_1 t_6 Q_4 (Q_3 U^* + Q_3 U)$$

$$+ k_{33} U + k_{31} (Q_3 U^* + Q_3 U)$$

Last WP Ph4 DIV DVU MPY Ph4A Odd WP MPY DIV DVU

$$P_7' = (f_7 + k_1 + k_2) P_6 + F G H t_6 Q_4 R U$$

$$k_8 P_6 + k_{33} U$$

Trk INP PRU Last WP Ph4 DIV DVU MPY

$$+ H P_1 t_6 Q_4 (Q_3 U^* + Q_3 U)$$

$$+ k_{31} (Q_3 U^* + Q_3 U)$$

Ph4A Odd WP MPY DIV DVU



$$Q_1' = \underline{F} \underline{G} \underline{H} S_1 S_3 s_3 \left[ \underline{b}_c \underline{V} + b_c (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right]$$

$f_8$ 
 $e_7$

Ph2 Order                      Mem or L on Ex L sw

$$Q_1' = \underline{F} \underline{G} \underline{H} S_1 S_3 s_3 \left[ \underline{b}_c \underline{V} + b_c (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right] + b_q$$

$$\qquad \qquad \qquad \qquad \qquad \left[ \underline{b}_c \underline{V} + b_c \qquad \qquad \qquad e_{12} \right] + b_q$$

Ph2 Order                      Mem or L on Ex L Sw                      Set Input Mode

$$Q_2' = \underline{F} \underline{G} \underline{H} S_1 S_3 s_3 Q_1 + b_q$$

$f_8$ 
 $Q_1 + b_q$

Ph2 Order                      Set Input Mode

$$Q_2' = \underline{F} \underline{G} \underline{H} S_1 S_3 Q_1$$

$f_8$ 
 $Q_1$

Ph2 Order

$$Q_3' = \underline{F} \underline{G} \underline{H} S_1 S_3 s_3 Q_2$$

$f_8$ 
 $Q_2$

Ph2 Order

$$Q_3' = \underline{F} \underline{G} \underline{H} S_1 S_3 s_3 Q_2 + b_q$$

$f_8$ 
 $Q_2 + b_q$

Ph2 Order                      Set Input Mode

$$Q_4' = \underline{F} \ G \ \underline{H} \ S_1 \ S_3 \ s_3 \ Q_3$$

$$f_8 \quad Q_3$$

Ph2 Order

$$Q_4' = \underline{F} \ G \ \underline{H} \ S_1 \ S_3 \ s_3 \ Q_3 + b_q$$

$$f_8 \quad Q_3 + b_q$$

Ph2 Order Set Input Mode

$$Q_5' = \underline{F} \ G \ \underline{H} \ S_1 \ S_3 \ s_3 \ Q_4$$

$$f_8 \quad Q_4$$

Ph2 Order

$$Q_5' = \underline{F} \ G \ \underline{H} \ S_1 \ S_3 \ s_3 \ Q_4 + b_q$$

$$f_8 \quad Q_4 + b_q$$

Ph2 Order Set Input Mode

$$R' = \underline{F} \ G \ t_6 \ Q_1 \ Q_2 \ Q_3 \ Q_4 \ Q_5$$

$$f_{11} \quad k_{25}$$

Ph4 LDC

$$R' = \underline{F} \ G \ \underline{S}_2 \ (\underline{S}_1 + \underline{S}_3) \ K + b_q$$

$$f_4 \quad t_1 \quad K + b_q$$

Ph4 OP Adr Last WP

A1.3 REGISTERS

$$C' = \underline{F} \underline{G} \underline{H} \left\{ e_2 (\underline{S}_1 + \underline{S}_3 + t_4) + \left[ \underline{b}_c \underline{V} + \underline{b}_c (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right] \underline{S}_1 \underline{S}_3 \underline{s}_3 \right\}$$

$$f_2 \left\{ e_2 (\underline{S}_1 + \underline{S}_3 + t_4) + e_7 t_3 \right\}$$

Ph2      Adder      Not Order ✓  
*time*      "Mem" or "L on Ex L Sw"  
*0304*  
*0305*  
 Order

$$+ \underline{H} \underline{Q}_3 \underline{Q}_4 \underline{S}_2 \underline{S}_3 (\underline{C} \underline{K} + \underline{C} \underline{K})$$

$$+ k_{29} t_5 (\underline{C} \underline{K} + \underline{C} \underline{K})$$

SLT SLC SRT      Shift Count  
 OP Sector

$$+ \underline{C} (\underline{S}_1 + \underline{S}_2 + \underline{S}_3 + \underline{b}_q) \left[ \underline{H} (\underline{F} + \underline{G}) + \underline{H} (\underline{Q}_4 + \underline{S}_3 + \underline{S}_2) \right]$$

$$+ \underline{C} (\underline{S}_1 + \underline{S}_2 + \underline{S}_3 + \underline{b}_q) \left[ \underline{H} (\underline{F} + \underline{G}) + \underline{H} (\underline{Q}_4 + \underline{S}_3 + \underline{S}_2) \right]$$

Not OP Trk if  $b_q$       Ph1, 3, 4 MPY DIV INP SRT SLT SLC  
 DVU Not OP Sector

$$L' = (\underline{N} \underline{L} + \underline{N} \underline{L}^*) (\underline{b}_r + \underline{G} + \underline{A}) \underline{H} \left[ \underline{F} + \underline{G} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_4 + \underline{Q}_2 \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \right]$$

$$e_{11} (\underline{b}_r + \underline{G} + \underline{A}) \underline{H} \left[ f_{13} + k_{11} + \underline{Q}_2 k_{13} \right]$$

Clears L on Set Input      Ph1, 2, 3 SNS HLT SRT SLT  
 if Blocked State      SAU CXE SLC  
 MST

$$+ (\underline{Q}_1 + \underline{Q}_2) \underline{Q}_5 + \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 \underline{Q}_3 \underline{P}_1 + \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 \underline{Q}_4 \underline{P}_7$$

$$+ k_{19} \underline{Q}_5 + k_{12} \underline{Q}_3 \underline{P}_1 + k_{12} \underline{Q}_4 \underline{P}_7$$

RAU EXT CLU      MPT < 64      EXC, Not U → L  
 ADU SBU

$$+ \underline{Q}_2 \underline{Q}_3 + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{U} \left[ \right]$$

$$+ k_{38} + k_{10} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{U} \left[ \right]$$

CMG TMI TBC      PRU PRD      MML  
 LDC LDX CME      STU STL

$$+ F G H V Q_4 \left[ \underline{Q}_2 \underline{Q}_3 \underline{Q}_5 (\underline{Q}_1 + U) + \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \right]$$

$$+ k_{22} \left[ \underline{Q}_2 \underline{Q}_3 \underline{Q}_5 e_8 \right] + k_{20} + k_{21}$$

Ph4                      RAL MML                      MPY                      DIV DVU

$$+ k_1 \underline{N} U + k_1 N (\underline{M} L^* + M P_7) + (G + P_1) H Q_4 (\underline{N} L + N L^*)$$

$$+ k_1 \underline{N} U + k_1 N (\underline{M} L^* + M P_7) + (G + P_1) k_{18} e_{11}$$

INP Non Length INP Lengthen                      Ph4A Not WP66 MPY DIV DVU

$$+ F G Q_5 (\underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 P_7 U + H Q_3 \underline{Q}_4 \underline{S}_2 \underline{S}_3 C)$$

$$+ f_4 Q_5 (k_6 P_7 U + k_{29} t_5 C)$$

EXC Ph4                      SLC Term OP Sector

$$+ G e_2 \left[ \underline{P}_1 H Q_4 + F Q_2 Q_3 Q_5 (Q_1 + P_1 Q_4) \right]$$

$$+ G e_2 \left[ \underline{P}_1 k_{18} + F Q_2 Q_3 Q_5 (Q_1 + P_1 Q_4) \right]$$

Adder MPY DIV                      Ph4 ADL SBL                      MPT ≥ 64  
DVU Ph4A

$$+ H Q_3 \underline{Q}_4 \left[ (Q_5 + P_7) \underline{G} (F + P_1) P_2 \right]$$

$$+ k_{29} \left[ k_{23} f_{10} P_2 \right]$$

SLT SLC

$$+ (\underline{Q}_5 + \underline{F}) (\underline{F} \underline{P}_1 + G) (\underline{N} L + N L^*) + \underline{Q}_5 \underline{P}_7 (F + P_1) \underline{G} (1 t_6 + u t_6)$$

$$(\underline{Q}_5 + \underline{F}) f_9 e_{11} + k_{40} f_{10} (1 t_6 + u t_6)$$

WP2 and Term                      SRT

$$U' = U \underline{H} \left[ \underline{F} + \underline{G} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_4 + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \right]$$

$$U \underline{H} \left[ f_{13} k_{11} k_{13} \right]$$

Ph 1,2,3                      SNS HLT                      SRT SLT  
SAU CXE                      SLC MST

+ (Q<sub>1</sub> + Q<sub>2</sub>) Q<sub>5</sub> + Q<sub>3</sub> Q<sub>5</sub> P<sub>1</sub> + Q<sub>4</sub> Q<sub>5</sub> P<sub>4</sub> P<sub>6</sub>  
 + k<sub>19</sub> Q<sub>5</sub> + Q<sub>3</sub> Q<sub>5</sub> P<sub>1</sub> + Q<sub>4</sub> Q<sub>5</sub> P<sub>4</sub> P<sub>6</sub>  
 RAL COL CLL MPT ≥ 64 EXC, Not L → U  
 ADL SBL Not X → U

+ Q<sub>2</sub> Q<sub>3</sub> + Q<sub>1</sub> Q<sub>3</sub> Q<sub>4</sub> + Q<sub>1</sub> Q<sub>3</sub> Q<sub>5</sub> (t<sub>6</sub> + R) ]  
 k<sub>38</sub> + k<sub>10</sub> + Q<sub>1</sub> Q<sub>3</sub> Q<sub>5</sub> (t<sub>6</sub> + R) ]

CMG TMI TBC PRU PRD MPY  
 LDC LDX CME STU STL

+ F G H V Q<sub>4</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>5</sub> (Q<sub>1</sub> + U) + k<sub>1</sub> N (M L + M P<sub>7</sub>)  
 + k<sub>22</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>5</sub> e<sub>8</sub> + k<sub>1</sub> N (M L + M P<sub>7</sub>)  
 RAU EXT INP Non-Lengthen  
 Ph4 or 4A

+ k<sub>1</sub> N U + F G Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub> (P<sub>6</sub> N L + N L\* + P<sub>4</sub> X)  
 + k<sub>1</sub> N U + f<sub>4</sub> k<sub>30</sub> (P<sub>6</sub> e<sub>11</sub> + P<sub>4</sub> X)  
 INP Lengthen Ph4 EXC L → U X → U  
 Ph4 or 4A

+ e<sub>2</sub> F G (Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>5</sub> + Q<sub>1</sub> Q<sub>2</sub> Q<sub>5</sub> Q<sub>3</sub> Q<sub>4</sub> P<sub>1</sub>)  
 + e<sub>2</sub> f<sub>4</sub> ( k<sub>36</sub> Q<sub>5</sub> + k<sub>12</sub> Q<sub>3</sub> Q<sub>4</sub> P<sub>1</sub>)  
 Adder Ph4 ADU SBU MPT < 64

+ e<sub>2</sub> H Q<sub>4</sub> (P<sub>1</sub> + t<sub>6</sub> + Q<sub>3</sub> + F G) + F G H Q<sub>1</sub> Q<sub>2</sub> Q<sub>5</sub> Q<sub>3</sub> Q<sub>4</sub> L  
 + e<sub>2</sub> k<sub>18</sub> (P<sub>1</sub> + t<sub>6</sub> + Q<sub>3</sub> + f<sub>5</sub>) + f<sub>4</sub> H k<sub>12</sub> Q<sub>3</sub> Q<sub>4</sub> L  
 Adder Ph4A MPY DIV, DVU Ph4 DIV

+ H Q<sub>3</sub> Q<sub>4</sub> { U (F P<sub>1</sub> + G) (Q<sub>5</sub> + P<sub>7</sub>) + P<sub>3</sub> G (F + P<sub>1</sub>) (Q<sub>5</sub> + P<sub>7</sub>)  
 + k<sub>29</sub> { U f<sub>9</sub> k<sub>23</sub> + P<sub>3</sub> f<sub>10</sub> k<sub>23</sub>  
 Ph4A SLC SLT WP2 and Term. SLC SLT WP3 on

$+ \underline{Q}_5 \underline{P}_7 \left[ U (\underline{F} + t_6) + u F t_6 \right]$   
 $+ k_{40} \left[ U (\underline{F} + t_6) + u F t_6 \right]$   
 SRT                      WP2              Not WP2

$X' = X \left[ (\underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_4 + \underline{Q}_5 + \underline{P}_5 + R) \left[ S_1 S_3 s_3 + \right. \right.$   
 $X \left[ \begin{array}{c} k_9 \\ \left. \left[ t_3 + \right. \right. \right. \end{array} \right]$   
 Ph4, Not              EXC (U → X)              Order

$+ S_3 s_2 s_3 + S_2 s_3 (\underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_4 + B + R)$   
 $t_4 + S_2 s_3 (\underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_4 + B + R)$

Bit 31              NI Sector      Not CME, CMG      Unless B when repeated

$+ (\underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_4 + \underline{Q}_5) \underline{S}_2 (\underline{S}_1 + \underline{S}_3) \left[ + H + \underline{F} + \underline{G} \right]$   
 $+ k_{24} + \underline{Q}_5 \quad t_1 \quad \left[ + H + f_{13} \right]$   
 Not LDX                      OP Adr                      Ph1,2,3,4A

$+ F G \left[ (\underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_4 + \underline{Q}_5) \underline{S}_1 S_2 S_3 \right]$   
 $+ f_4 \left[ (k_{24} + \underline{Q}_5) t_2 \right]$   
 Ph4                      Not LDC                      NI Trk

$\left[ (\underline{R} + \underline{K}) X + R K \underline{X} \right] (\underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_4 + \underline{Q}_5 + \underline{P}_5 + R)$   
 $\left[ (\underline{R} + \underline{K}) X + R K \underline{X} \right] k_9$   
 Recirc if R      Count X down if R              Not EXC (U → X)

$+ \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{P}_5 \underline{U} \underline{R} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 S_1 S_2 \underline{S}_3 \underline{B} R$   
 $k_{30} \underline{P}_5 \underline{U} \underline{R} + \underline{Q}_1 k_{26} S_1 S_2 \underline{S}_3 \underline{B} R$   
 EXC (U → X)                      CME CMG      NI Sector, repeated

$$\begin{array}{l}
 + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{Q}_2 \underline{S}_2 (\underline{S}_1 + \underline{S}_3) C + \underline{H} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{S}_1 \underline{S}_2 \underline{S}_3 \underline{V} \\
 + \quad k_{14} \quad \underline{Q}_2 \quad t_1 \quad C + \underline{H} \quad k_{25} \quad t_2 \quad \underline{V} \\
 \text{LDX OP Adr} \qquad \qquad \qquad \text{LDC NI Trk}
 \end{array}$$

A1.4 MAIN MEMORY

$$\begin{array}{l}
 W' = \underline{H} \left[ \underline{F} \underline{G} (\underline{t}_6 + R) + \underline{F} \underline{G} \underline{t}_6 \underline{K} \underline{A} \right] \left\{ \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \right. \\
 \left. \left[ \underline{f}_4 (\underline{t}_6 + R) + \underline{f}_3 \quad \underline{K} \right] \left\{ \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \right. \right. \\
 \text{Early Phase 4} \qquad \qquad \text{STU STL} \\
 \qquad \qquad \qquad \qquad \text{CLU CLL}
 \end{array}$$

$$\begin{array}{l}
 + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \left[ \underline{Q}_5 \underline{S}_2 (\underline{S}_1 + \underline{S}_3) + \underline{Q}_5 \underline{u} \right] \\
 + \underline{Q}_1 \quad k_{26} \quad \left[ \underline{Q}_5 \underline{S}_2 (\underline{S}_1 + \underline{S}_3) + \underline{Q}_5 \underline{u} \right] \\
 \text{SAU Early OP Adr MST}
 \end{array}$$

$$\begin{array}{l}
 V' = \underline{Q}_5 \underline{u} + \underline{Q}_5 (\underline{N} \underline{1} + \underline{N} \underline{1}^*) \\
 = \underline{Q}_5 \underline{u} + \underline{Q}_5 (\underline{N} \underline{1} + \underline{N} \underline{1}^*) \\
 \text{STU CLU STL CLL MST} \\
 \text{SAU}
 \end{array}$$

A1.5 INPUT-OUTPUT SIGNALS

$$\begin{array}{l}
 Y_o = \underline{F} \underline{G} \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_2 \\
 \quad \underline{f}_4 \quad k_{10} \quad \underline{Q}_2 \\
 \text{Ph4 PRU PRD}
 \end{array}$$

$$\begin{array}{l}
 Y = (\underline{F} \underline{G} + \underline{H}) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{M} \\
 \qquad \qquad \qquad k_1 \qquad \underline{M} \\
 \text{Ph4 or 4A INP First Cycle}
 \end{array}$$

$$P_0 = P_1 Q_5$$

$$P_1 Q_5$$

Selection Code

### A1.6 ALPHA SIGNALS - ADDITION LOGIC

$$I_1' = \underline{H} \underline{F} M X \underline{S}_2 (\underline{S}_1 + \underline{S}_3) +$$

$$\underline{H} \underline{F} M X t_1 +$$

Ph2 *Control* Index mod OP Adr *Only*

$$+ \underline{H} U^* (F + G Q_3 + P_1 G)$$

$$+ \underline{H} U^* (F + G Q_3 + P_1 G)$$

Ph4A MPY, DVU DIV MPY DIV, DVU, MPY  
WP 4-65 WP 66,67 WP3

$$+ \underline{H} \underline{F} \left[ Q_1 (P_1 P_3 + P_1 P_2) P_0 + Q_1 \left[ Q_5 U + Q_5 (N L + N L^*) \right] \right]$$

$$+ \underline{H} \underline{F} \left[ Q_1 (e_{10}) P_0 + Q_1 \left[ Q_5 U + Q_5 e_{11} \right] \right]$$

Ph4 MPT

ADU SBU ADL SBL

$$+ \underline{H} \underline{F} Q_3 (G P_1 P_6 U^* + P_1 u^* + P_1 P_6 U^*)$$

$$+ \underline{H} \underline{F} Q_3 (G P_1 P_6 U^* + P_1 u^* + P_1 P_6 U^*)$$

DVU DIV WP 67 WP2, 66 WP 67

$$I_2' = \underline{H} \underline{F} \left[ b_c V + b_c (N L + N L^*) \right] + \underline{H} \underline{F} (Q_1 P_5 + Q_1 V)$$

$$\underline{H} \underline{F} e_7 + \underline{H} \underline{F} (Q_1 P_5 + Q_1 V)$$

Ph2 Not EX L EX L

Ph4 MPT ADU ADL  
SBU SBL

$$+ \underline{H} P_1 P_6 (\underline{F} \underline{G} Q_3 + \underline{F} \underline{G} Q_3 + \underline{F} Q_3 P_7)$$

$$+ \underline{H} P_1 P_6 (f_1 Q_3 + f_5 Q_3 + \underline{F} Q_3 P_7)$$

Ph4A MPY WP3 DIV, DVU ODD WP 5-65  
Odd WP MPY



$$\begin{aligned}
 & + H \underline{P}_1 (\underline{N} L + N L^*) (\underline{G} P_7 + \underline{G} \underline{Q}_3 + \underline{F} \underline{Q}_3 P_7) \\
 & + H \underline{P}_1 e_{11} (\underline{G} P_7 + \underline{G} \underline{Q}_3 + \underline{F} \underline{Q}_3 P_7) \\
 & \text{Ph4A Even WP} \quad \text{WP2, MPY Even WP 4-64 WP 2,66} \\
 & \quad \quad \quad \quad \quad \text{DVU DIV} \quad \quad \text{DVU DIV}
 \end{aligned}$$

A1.7 ALPHA SIGNALS - SUBTRACTION CONTROL

$$\begin{aligned}
 S &= \underline{H} \underline{F} \underline{Q}_1 \underline{Q}_4 + \underline{H} \left[ \underline{F} \underline{G} \underline{Q}_3 + \underline{F} \underline{G} P_6 \right. \\
 & \quad \left. \underline{H} \underline{F} \underline{Q}_1 \underline{Q}_4 + \underline{H} \left[ \underline{f}_1 \underline{Q}_3 + \underline{f}_5 P_6 \right. \right. \\
 & \quad \left. \left. \text{Ph3 or 4 SBU SBL MPY WP2, 3 MPY DIV DVU} \right. \right. \\
 & \quad \quad \quad \left. \left. \text{WP 66,67} \right. \right.
 \end{aligned}$$

$$\begin{aligned}
 & + (\underline{F} + \underline{G}) \underline{Q}_3 (P_6 P_7 + \underline{P}_6 \underline{P}_7) \\
 & + (\underline{F} + \underline{G}) \underline{Q}_3 (P_6 P_7 + \underline{P}_6 \underline{P}_7) \\
 & \text{DVU DIV WP2-65}
 \end{aligned}$$

A1.8 ALPHA SIGNALS - MISCELLANEOUS

$$\begin{aligned}
 e_1 &= \underline{U} \underline{V} (\underline{N} L + N L^*) \\
 & \quad \underline{U} \underline{V} e_{11}
 \end{aligned}$$

$$\begin{aligned}
 e_2 &= A \underline{I}_1 \underline{I}_2 + A \underline{I}_1 \underline{I}_2 + A \underline{I}_1 \underline{I}_2 + A \underline{I}_1 \underline{I}_2 \\
 & \text{Adder}
 \end{aligned}$$

$$\begin{aligned}
 e_3 &= \underline{R} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \\
 & \quad \underline{R} + k_{25} \\
 & \quad \text{Not repeat or LDC}
 \end{aligned}$$

$$e_4 = \underline{G} (\underline{Q}_2 + \underline{F}) \underline{t}_6 + \underline{H} \underline{Q}_4$$

$$e_5 = I_2 (I_1 \underline{S} + \underline{I}_1 S)$$

$$e_6 = \underline{I}_2 (I_1 S + \underline{I}_1 \underline{S})$$

$$e_7 = \underline{b}_c V + b_c (\underline{N} L + N L^*)$$

$$\underline{b}_c V + b_c \quad e_{11}$$

Not Ex L    Ex L

$$e_8 = \underline{Q}_1 + U$$

$$e_9 = \underline{b}_c \underline{V} + b_c (\underline{N} \underline{L} + N \underline{L}^*)$$

$$\underline{b}_c \underline{V} + b_c \quad e_{12}$$

Not Ex L    Ex L

$$e_{10} = \underline{P}_1 P_3 + P_1 P_2$$

$$e_{11} = \underline{N} L + N L^*$$

Non-lengthen    Lengthen

$$e_{12} = \underline{N} \underline{L} + N \underline{L}^*$$

Non-lengthen    Lengthen

$$e_{13} = U \underline{V} (\underline{N} L + N L^*)$$

$$U \underline{V} \quad e_{11}$$

#### A1.9 ALPHA SIGNALS - PHASE CONTROL

$$f_1 = \underline{F} \underline{G}$$

Ph 1 or 4A

$$f_2 = \underline{F} \underline{G} \underline{H}$$

$$f_5 \underline{H}$$

Ph2

$$f_3 = \underline{F} \underline{G} t_6$$

Ph3 Last Bit

$$f_4 = \underline{F} \underline{G}$$

Ph4 or 4A

$$f_5 = \underline{F} \underline{G}$$

Ph2 or 4A

$$f_6 = \underline{F} \underline{S}_2 + \underline{F} \underline{S}_2$$

Ph1 NI Adr    Ph3 OP Adr

$$f_7 = \underline{G} \underline{H} \underline{S}_1 \underline{S}_3 (\underline{F} \underline{S}_2 + \underline{F} \underline{S}_2) (\underline{M} + \underline{Q}_2)$$

$$= \underline{G} \underline{H} \underline{S}_1 \underline{S}_3 \quad f_6 \quad (\underline{M} + \underline{Q}_2)$$

Ph 1,3, Track Time

First Cycle Only, if INP

$$f_8 = \underline{F} \underline{G} \underline{H} \underline{S}_1 \underline{S}_3 \underline{S}_3$$

$$f_2 \quad t_3$$

Ph2 Order Time

$$f_9 = \underline{F} \underline{P}_1 + \underline{G}$$

$$f_{10} = \underline{G} (\underline{F} + \underline{P}_1)$$

$$f_{11} = \underline{F} \underline{G} t_6$$

Ph4 Last Bit or Ph4A

$$f_{12} = H P_1 t_6 (Q_3 + Q_4)$$

$$H P_1 t_6 (k_{34})$$

Ph4A Odd WP, Last Bit Not INP

$$f_{13} = \underline{F} + \underline{G}$$

Ph1, 2, 3 or 4A

$$f_{14} = F G t_6 \underline{H} (K_{25} + \underline{R})$$

$$f_{11} \quad \underline{H} \quad e_3$$

End Phase 4

#### A1.10 ALPHA SIGNALS - COMMAND

$$k_1 = (F G + H) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5$$

$$(f_4 + H) \quad k_6 \quad \underline{Q}_5$$

Ph4 or Ph4A                      INP

$$k_2 = F \underline{G} S_1 S_3 \underline{Q}_2 \underline{Q}_5 \underline{Q}_1 \underline{Q}_3 \underline{Q}_4$$

$$F \underline{G} S_1 S_3 \underline{Q}_2 \underline{Q}_5 \quad k_{10}$$

Ph3 order    PRU

$$k_3 = H \underline{Q}_3 \underline{Q}_4 \underline{S}_2 s_2 \left[ \underline{P}_3 \underline{P}_4 + \underline{P}_3 P_4 + P_3 P_4 \underline{P}_5 (\underline{N} \underline{L} + N \underline{L}^*) \right]$$

$$k_5 \quad \underline{Q}_4 \quad t \quad \left[ \underline{P}_3 \underline{P}_4 + \underline{P}_3 P_4 + P_3 P_4 \underline{P}_5 \quad e_{12} \right]$$

Ph4    SLT, S                      SLC Overflow or End Shift

$$k_4 = F G \underline{Q}_1 \underline{Q}_2 \underline{Q}_5 \underline{Q}_3 \underline{Q}_4$$

$$= f_4 \quad k_{12} \quad \underline{Q}_3 \underline{Q}_4$$

Ph4                      MPT

$$k_5 = H \ Q_3$$

Ph4    MPY SRT SLT SLC

$$k_6 = \underline{Q}_1 \ Q_2 \ \underline{Q}_3 \ \underline{Q}_4$$

INP        EXC

$$k_8 = \underline{G} \ \underline{H} \ \underline{S}_1 \ S_3 \ (\underline{F} \ S_2 + F \ \underline{S}_2) \ (\underline{M} + \underline{Q}_2)$$

Ph1 and 3 Track Time

$$+ (F \ G + H) \ \underline{Q}_1 \ Q_2 \ \underline{Q}_3 \ \underline{Q}_4 \ \underline{Q}_5 + F \ \underline{G} \ S_1 \ S_3 \ \underline{Q}_2 \ Q_5 \ Q_1 \ \underline{Q}_3 \ \underline{Q}_4$$

k<sub>2</sub>

Ph3    order    PRU

$$k_9 = \underline{Q}_1 + \underline{Q}_2 + Q_3 + Q_4 + \underline{Q}_5 + \underline{P}_5 + R$$

$$k_{19} + k_{34} + \underline{Q}_5 + \underline{P}_5 + R$$

Not EXC            (U → X)            Unless repeat

$$k_{10} = Q_1 \ \underline{Q}_3 \ \underline{Q}_4$$

PRD PRU STU STL

$$k_{11} = \underline{Q}_1 \ \underline{Q}_2 \ \underline{Q}_4$$

SNS CXE SAU MST

$$k_{12} = \underline{Q}_1 \ Q_2 \ Q_5$$

EXC DIV SLC MPT

$$k_{13} = \underline{Q}_1 \ Q_3 \ \underline{Q}_4$$

SAU MST SRT SLT SLC

$$k_{14} = \underline{Q}_1 \ Q_3 \ Q_4 \ Q_5$$

MPT LDX

$$k_{15} = Q_1 \quad Q_3 \quad Q_4$$

TMI TBC SBU SBL

$$k_{16} = (\underline{N} + \underline{s_2} \quad s_2 \quad s_1) \quad \underline{Q_3} \quad \underline{Q_4}$$

$$(\underline{N} + \quad t_8 \quad ) \quad \underline{Q_3} \quad \underline{Q_4}$$

$$k_{17} = Q_1 + Q_3 + Q_4 + Q_5$$

Not SNS, HLT, INP

$$k_{18} = H \quad Q_4$$

Ph4 MPY DIV DVU

$$k_{19} = Q_1 + \underline{Q_2}$$

$$k_{20} = \underline{Q_1} \quad Q_2 \quad \underline{Q_5}$$

$$k_{21} = \underline{Q_1} \quad Q_2 \quad \underline{Q_3} \quad Q_4$$

DVU DIV

$$k_{22} = F \quad G \quad \underline{H} \quad Q_4 \quad V$$

$$f_4 \quad \underline{H} \quad Q_4 \quad V$$

Ph4 or 4A MEM

$$k_{23} = Q_5 + P_7$$

$$k_{24} = \underline{Q_1} + Q_2 + \underline{Q_3} + \underline{Q_4}$$

Not (LDC LDX)

$$k_{25} = \frac{Q_1 Q_2 Q_3 Q_4 Q_5}{Q_1 k_{38} Q_4 Q_5}$$

LDC

$$k_{26} = \frac{Q_2 Q_3 Q_4}{k_{38} Q_4}$$

SAU MST CME CMG

$$k_{27} = \frac{G H S_1 S_3 (F S_2 + F S_2) (M + Q_2)}{f_7}$$

Ph1, 3 Track Time

First cycle only, if INP

$$+ \frac{(F G + H) Q_1 Q_2 Q_3 Q_4 Q_5}{k_1}$$

Ph4 or 4a

$$k_{28} = \frac{G H S_1 S_3 (F S_2 + F S_2) (M + Q_2)}{f_7}$$

$$+ P_1 \frac{(F G + H) Q_1 Q_2 Q_3 Q_4 Q_5}{k_1}$$

$$+ P_1 F \frac{G S_1 S_3 Q_1 Q_2 Q_3 Q_4 Q_5}{k_2} + H Q_3 \frac{S_2 s_2}{t_6}$$

Ph4 MPY SRT

SLT SLC

$$k_{29} = \frac{H Q_3 Q_4}{k_5 Q_4}$$

Ph4 SRT SLT SLC

$$k_{30} = \begin{array}{cccccc} \underline{Q}_1 & Q_2 & \underline{Q}_3 & \underline{Q}_4 & Q_5 & \\ & & k_6 & & Q_5 & \\ & & & & & \text{EXC} \end{array}$$

$$k_{31} = \begin{array}{cccc} H & P_1 & t_6 & Q_4 \\ H & P_1 & t_6 & Q_4 \\ \text{Ph4 Even WP} & & \text{MPY DVU DIV} & \end{array}$$

$$k_{32} = \begin{array}{cccccccc} F & G & \underline{Q}_1 & Q_2 & Q_3 & Q_4 & Q_5 & + & H & Q_3 \\ & & & k_4 & & & & + & k_5 & \\ \text{Ph4} & \text{MPT} & & & & & & & \text{Ph4} & \text{MPY SRT} \\ & & & & & & & & & \text{SLT SLC} \end{array}$$

$$k_{33} = \begin{array}{ccccccc} F & G & \underline{S}_2 & s_2 & \underline{H} & \underline{R} & Q_4 \\ & & f_{11} & & \underline{H} & \underline{R} & Q_4 \\ \text{Ph4 Last WP} & & & & & & \end{array}$$

$$k_{34} = Q_3 + Q_4$$

$$k_{36} = \begin{array}{ccc} Q_1 & Q_2 & Q_3 \\ \text{ADU ADL SBU SBL} \end{array}$$

$$k_{38} = \underline{Q}_2 \quad Q_3$$

$$k_{39} = \begin{array}{cccccccc} F & \underline{G} & M & \underline{Q}_1 & Q_2 & \underline{Q}_3 & \underline{Q}_4 & \underline{Q}_5 \\ F & \underline{G} & M & & k_6 & & & \underline{Q}_5 \\ \text{Ph3 Not 1st cycle} & & & & & & & \text{INP} \end{array}$$

$$k_{40} = \begin{array}{cc} \underline{Q}_5 & \underline{P}_7 \\ \text{SRT} \end{array}$$



### A1.11 ALPHA SIGNALS - TIMING

$$t_1 = \underline{S}_2 (\underline{S}_1 + \underline{S}_3)$$

Operand Address

$$t_2 = \underline{S}_1 \ S_2 \ S_3$$

Next Instruction Track

$$t_3 = \underline{S}_1 \ S_3 \ s_3$$

Order Time

$$t_4 = \underline{S}_3 \ s_2 \ \underline{s}_3$$

Bit 31

$$t_5 = \underline{S}_2 \ \underline{S}_3$$

OP Sector

$$t_6 = \underline{S}_2 \ s_2$$

Sign time

$$t_8 = \underline{S}_2 \ s_2 \ s_1$$

$$= t_6 \ s_1$$

Sign time of word 7

APPENDIX 2

RPC 4500 SYSTEM - FUNCTIONS AND LOGIC EQUATIONS

<u>SECTION</u>		<u>PAGE</u>
A2.1	System Control Functions Also see section A2.5	A2-5 A2-8
A2.2	Switch Functions	A2-6
A2.3	Punch and Reader Control Functions Also see section A2.6	A2-7 A2-10
A2.4	Typewriter Control Functions Also see section A2.7	A2-7 A2-11

TABLES

<u>TABLE</u>		<u>PAGE</u>
A2-1	Location of Signals Within RPC 4430	A2-12

*Pencil changes Mod 4/3/3*

APPENDIX 2

RPC-4500 SYSTEM—FUNCTIONS AND LOGIC EQUATIONS

A2.1 SYSTEM CONTROL FUNCTIONS - Sect. A2.5, page A2-8

Subscript "c" refers to Computer-controlled (on-line) operation.  
 Subscript "m" refers to Manual-controlled (off-line) operation.

I <sub>c</sub> , I <sub>m</sub>	Input Flip-Flops	"Input" or "read" mode.
A <sub>c</sub> , A <sub>m</sub>	Advance Flip-Flops	Initiate a read cycle.
C	Copy Flip-Flop	"Input-duplication" mode (on-line only).
B <sub>1</sub> --- 7	Bit FF's - (on-line)	Store the character to be processed.
H <sub>1</sub> --- 7	Tape hole FF's (off-line)	
<u>B</u> ', <u>H</u> '		Reset B or H FF's.
B*, B <sub>1</sub> *---B <sub>7</sub> *	Bit information (on-line)	Information received from an input device.
H*, H <sub>1</sub> *---H <sub>8</sub> *	Hole information (off-line)	Information received from an input device.
E	Parity Error signal	Indicates the presence of an odd number of bits forming a character.
M	Metered input signal	Provides the start (Zs) during the "Single-char- acter" input mode (on- line).
G <sub>c</sub> , G <sub>m</sub>	"Go-ahead" signals	Initiate an output cycle.
S	Select signal	Device selection or mode selection (on-line).
U	Unselect signal	Disengages all previously selected output or input and output devices ("Master-re- set" on-line).
K <sub>c</sub> , K <sub>m</sub>	O.K. to type signal	Indicates when a selected typewriter will be under- stood (as input device).
Z <sub>i</sub>	Input enable	
Z <sub>o</sub>	Output enable	Synchronizing Signals to the computer (on-line)
Z <sub>b</sub>	Input Begin	only.
Z <sub>s</sub>	Start Compute	

Z <sub>r</sub>	"Ready" Synchronism	
Z <sub>q</sub>	Non-Readiness Query	
Y <sub>i</sub> , Y <sub>o</sub> , P <sub>o</sub> , P <sub>20</sub> ---P <sub>70</sub>		Signals from the computer (on-line).
F	Typewriter function	Represents characters not accepted by computer when L <sub>b</sub> is not depressed.

## A2.2 SWITCH FUNCTIONS

<u>ON-LINE</u>		<u>TYPE</u>
L <sub>b</sub>	Single Character Mode Select switch	Latching (L)
L <sub>c</sub>	Parity Error Reset switch	Non-Latching (N-L)
L <sub>d</sub>	Parity Monitor Inhibit switch	L
L <sub>e</sub>	Reset Aux. Units ("Unselect") switch	N-L
L <sub>f</sub>	Input Duplication ("Copy") Mode Reset switch	N-L
L <sub>g</sub>	Input Duplication ("Copy") Mode Select switch	N-L
L <sub>h</sub>	Start Read (Select Input Mode) switch	N-L
L <sub>i</sub>	Stop Read (Reset Input Mode) switch	N-L
L <sub>j</sub>	Start Compute (Start Compute, Stop Input) switch	N-L
L <sub>m</sub>	Typewriter to Computer	N-L
L <sub>n</sub>	Reader to Computer	N-L
L <sub>p</sub>	Computer to Typewriter	N-L
L <sub>q</sub>	Computer to Punch	N-L
L <sub>o</sub>	Auxiliary Typewriter to Computer	N-L
L <sub>r</sub>	Computer to Auxiliary Typewriter	N-L
 <u>OFF-LINE</u>		
L <sub>s</sub>	Conditional Stop (ignore stop code) switch	L

L <sub>t</sub>	Tape Feed switch	N-L
L <sub>x</sub>	Start Read (Select Read Mode) switch	N-L
L <sub>y</sub>	Stop Read (Reset Read Mode) switch	N-L
L <sub>z</sub>	Single Character Mode Select switch	L
L <sub>v</sub>	Reader Select	L
L <sub>w</sub>	Punch Select	L
L <sub>u</sub>	Typewriter Select	L

A2.3 PUNCH & READER CONTROL FUNCTIONS - Sect. A2.6, page A2-10

Q <sub>r</sub>	Reader Select FF	}	Indicate that a device is active On-Line.
Q <sub>p</sub>	Punch Select FF		
O <sub>p</sub>	Output FF		Activates punch clutch and indicates that a punching cycle is incomplete.
L <sub>n</sub>	Reader Select Sw.	}	Enables a device for On-Line operation.
L <sub>q</sub>	Punch Select Sw.		
L <sub>v</sub>	Reader Manual Operation Sw.	}	Indicate and enable a device for Off-Line operation (switches activate relays W & X)
L <sub>w</sub>	Punch Manual Operation Sw.		
T <sub>1</sub>	→ 8 Tape Holes 1, through 8		Holes in tape at reader brushes.

A2.4 TYPEWRITER CONTROL FUNCTIONS - Sect. A2.7, page A2-11

Q <sub>i</sub>	Typewriter-input Select FF	}	Indicate that the typewriter is active On-Line.
Q <sub>o</sub>	Typewriter-output Select FF		
L <sub>m</sub>	Typewriter-input Select Sw.	}	Enables typewriter for On-Line operation.
L <sub>o</sub>	Typewriter-output Select Sw.		
L <sub>u</sub>	Typewriter Manual Operation Sw.		Indicates and enables the typewriter for Off-Line operation.
O <sub>t</sub>	Typewriter-output FF		Initiates and indicates execution of typing cycle.
N <sub>46</sub>	Key to Platen "sampling" signal		Indicates that a character is being presented by the typewriter (input).

## A2.5 SYSTEM CONTROL FUNCTIONS—LOGIC EQUATIONS

### A2.5.1 ON-LINE FUNCTIONS

$$I_c' = Y_i + L_h$$

$$\underline{I}_c' = Z_s + S + Z_b L_b + L_i$$

$$A_c' = I_c Z_q (= I_c Z_r R_3)$$

$$\underline{A}_c' = \frac{d}{dt} B^* \quad (\text{trailing edge})$$

$$C' = S B_1 \underline{B}_2 B_3 B_4 B_5 B_6 + L_g$$

$$\underline{C}' = S \underline{B}_1 B_2 B_3 B_4 B_5 B_6 + L_f$$

$$B_1' = B_1^* + Y_o P_{70} + L_e + L_c$$

$$B_2' = B_2^* + Y_o P_{60} + L_e + L_c$$

$$B_3' = B_3^* + Y_o P_{50} + L_e + L_c$$

$$B_4' = B_4^* + Y_o P_{40} + L_e + L_c$$

$$B_5' = B_5^* + Y_o P_{30} + L_e + L_c$$

$$B_6' = B_6^* + Y_o P_{20}$$

$$B_7' = B_7^* + Y_o (\underline{B}') E + L_e + L_c$$

$$\underline{B}_1' \text{ --- } \underline{B}_5' = \underline{B}'$$

$$\underline{B}_6' = \underline{B}' + L_e + L_c$$

$$\underline{B}_7' = \underline{B}'$$

$$\underline{B}' = \frac{d}{dt} Y_o \text{ (leading)} + \frac{d}{dt} B^* \text{ (leading)}$$

$$E = (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6)$$

Not Delete Code

$$\left\{ \left[ (B_1 B_2 + \underline{B}_1 \underline{B}_2) (B_3 B_4 + \underline{B}_3 \underline{B}_4) \right. \right. \\ \left. \left. + (B_1 \underline{B}_2 + \underline{B}_1 B_2) (B_3 \underline{B}_4 + \underline{B}_3 B_4) \right] \right.$$

B<sub>1-4</sub> Even

$$\left[ (B_5 B_6 + \underline{B}_5 \underline{B}_6) B_7 + (B_5 \underline{B}_6 + \underline{B}_5 B_6) \underline{B}_7 \right] +$$

B<sub>5-7</sub> Odd

$$\left[ (B_1 B_2 + \underline{B}_1 \underline{B}_2) (B_3 \underline{B}_4 + \underline{B}_3 B_4) \right]$$

$$+ \left[ (B_1 B_2 + \underline{B}_1 \underline{B}_2) (B_3 B_4 + \underline{B}_3 \underline{B}_4) \right]$$

B<sub>1-4</sub> Odd

$$\left[ (B_5 B_6 + \underline{B}_5 \underline{B}_6) B_7 + (B_5 \underline{B}_6 + \underline{B}_5 B_6) B_7 \right]$$

B<sub>5-7</sub> Even

$$M = \frac{d}{dt} B^* \text{ (trailing) (750 ms delay)}$$

$$Z_s = (L_d + \underline{E}) \left[ L_b \underline{B}_1 \underline{B}_2 \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 (\underline{B}') B^* + L_b M \right] + L_j$$

$$Z_r = R_i L_h (\underline{E} + L_d)$$

$$Z_o = Z_r (R_2 + P_o)$$

$$Z_i = \underline{B}^* \frac{L_j}{\text{not react B}} \text{ Single Char}$$

$$Z_b = B^* (\underline{B}') \left[ L_b + (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6) \underline{F} \right]$$

$$F = \underline{B}_5 \underline{B}_6$$

$$G_c = \left[ \frac{d}{dt} A_c \text{ (leading)} \right] C + Y_o P_o$$

$$K_c = Z_r I_c$$

$$S = P_o (\underline{B}') Y_o + L_e$$

$$U = B_1 B_2 B_3 B_4 B_5$$

$$Z_q = Z_r R_3$$

#### A2.5.2 OFF-LINE FUNCTIONS

~~$$I_m' = L_x$$~~ Next Page

$$\underline{I}_m' = L_y + H^* (\underline{H}') (L_z + \underline{H}_1 \underline{H}_2 \underline{H}_3 \underline{H}_4 \underline{H}_5 \underline{H}_6) \underline{L}_s + \frac{d}{dt} L_v \text{ (leading)}$$

$$A_m' = R_5 K_m$$

$$\underline{A}_m' = \frac{d}{dt} H^* \text{ (trailing)}$$

$$(H_{1 \rightarrow \gamma})' = H_{1 \rightarrow \gamma}^*$$

$$(H_{1 \rightarrow \delta})' = \underline{H}'$$

~~$$H' = \frac{d}{dt} H^* \text{ (leading)} + L_t$$~~ Next Page

$$G_m = \frac{d}{dt} A_m \text{ (leading)} + L_t$$

$$K_m = I_m R_4$$

A11  
4343 Mode  
on the page

$$R_5 = L_x (N_{46} L_u + R_{e2} R_{e4} L_w)$$

A2.6 PUNCH AND READER CONTROL LOGIC

A2.6.1 PUNCH LOGIC

$$Q_p' = S_1 B_1 B_4 B_5 + L_q$$

$$\underline{Q}_p' = S_U + \frac{d}{dt} (L_w) \text{ leading}$$

$$O_p' = (Q_p G_c L_w + G_m L_w + L_t + \text{Buzzer SW}) \underline{P_0/S_2} \quad \underline{P_0/S_2}' = P_0/S_2' (13.5 \text{ ms delay})$$

$$\underline{O}_p' = \text{Punch Cam 1} + \underline{Q}_p L_w \frac{d}{dt} P_0/S_2 (\text{trailing}) + \frac{d}{dt} \text{Power On}$$

$P_e$  (punch error) =  $P_0/S_1$  (Reverse Tape Feed Mode)  
 $P_0/S_1' = [d/dt O_p (\text{leading})] (\text{Punch Power On}) (\text{Punch Troub. Sw})$   
 $P_0/S_1' = P_0/S_1' (4.5 \text{ ms delay})$   
 $P_0/S_2' = d/dt P_0/S_2 (\text{trailing})$

PUNCH CLUTCH =  $O_p$  (Punch Cam 1) · (Punch Tape-Trouble Switches)

FORWARD TAPE FEED =  ~~$O_p$  (Punch Cam 1) · (Punch Tape-Trouble Switches)~~

$P_0/S_1$  (Reverse Tape-Feed Mode)

REVERSE TAPE FEED = (Reverse Tape-Feed Mode)  $P_0/S_1$

FEED-(INDEX) HOLE MAGNET = ~~(Reverse Tape-Feed Mode)~~ (Punch cam 5) Forward Tape Feed

CHARACTER PUNCH MAGNETS  $B_1 \rightarrow g = P_e (B_1 \rightarrow g (L_w) + H_1 \rightarrow g (L_w))$

$R_1 = \text{Punch cam 3} + O_p L_w + Q_p L_w$

$R_4 = \text{Punch cam 4} + O_p L_w + L_w$

$R_2 = Q_p$

A2.6.2 READER LOGIC

$$Q_r' = S B_3 B_4 B_5 B_6 + L_n$$

$$\underline{Q}_r' = S B_6 (\underline{Q}_r') + \frac{d}{dt} (L_v) \text{ leading}$$

$B^* = \text{Reader cam 1} + Q_r A_c L_v$

$H^* = \text{Reader cam 1} + A_m L_v$

$B_1 \rightarrow g^* = T_1 \rightarrow g (B^*)$

$H_1 \rightarrow g^* = T_1 \rightarrow g (H^*)$

TAPE FEEDS =  $A_c Q_r L_v + A_m L_v B^* L_v + H^* L_v$

READER CLUTCH =  $Q_r R_{e3} + L_v I_m$

$R_3 = \text{Reader Power On} + \text{Reader Tape-Trouble Switches}$

$R_5 = \text{Reader Power On} + \text{Reader Tape-Trouble Switches}$

$I_m' = L_x (L_u + L_v)$   
 $R_0/S_1' = d/dt \text{ Tape Feed (leading)}$   
 $R_r = d/dt R_0/S_1 (\text{trailing}) + d/dt \text{ Power On}$   
 $R_g' = d/dt \text{ Tape Feed (leading)}$   
 $H' = d/dt H^* (\text{leading}) + L_t + \text{Buzzer SW}$



## A2.7 TYPEWRITER LOGIC

$$Q_0' = S B_2 B_4 B_5 + L_p$$

$$Q_0' = S U + \frac{d}{dt} (L_u) \text{ leading}$$

$$O_t' = Q_0 G_c L_u + G_m L_u$$

$$O_t' = \frac{d}{dt} (N_{46}) \text{ leading} + Q_0 L_u + L_u L_v + Q_i A_c L_u$$

$$\text{Translator Enable} = O_t$$

$$\text{Translator Bit Drive} = B_{1 \rightarrow 6} (L_u) + H_{1 \rightarrow 6} (L_u)$$

$$R_1 = O_t L_u + Q_0 L_u$$

$$R_4 = O_t L_u + L_u$$

$$R_2 = Q_0 L_u$$

$$Q_i' = S B_3 B_4 B_5 B_6 + L_m$$

$$Q_1' = S B_6 (Q_1') + \frac{d}{dt} (L_u) \text{ leading}$$

$$B^* = L_u A_c Q_i N_{46}$$

$$H^* = L_u L_v A_m N_{46}$$

$$B_{1 \rightarrow 7}^* = (\text{Encoder bits: 1, 2, 4, 8, F, A, P}) B^*$$

$$H_{1 \rightarrow 7}^* = (\text{Encoder bits}) H^*$$

$$R_3 = L_u Q_i N_{46}$$

$$R_5 = L_u L_v N_{46}$$

$$\text{O.K. TO TYPE LIGHT} = L_u Q_i K_c + L_u L_v K_m$$

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
A <sub>c</sub>	Advance FF	6	
<u>A<sub>c</sub></u>	(On-Line)	6	
A <sub>m</sub>	Advance FF	12	25, 46
<u>A<sub>m</sub></u>	(Off-Line)	12	
A <sub>p</sub>	Power Output of A <sub>c</sub>	6	17, 25, 27, 31, 32, 42, 46
B <sub>1</sub>	Bit <sub>1</sub> FF (On-Line)	1	3, 4, 45
<u>B<sub>1</sub></u>		1	3, 4
B <sub>1p</sub>	Power Output of B <sub>1</sub>	1	8, 11, 14, 29, 42
B <sub>1</sub> *	Input to B <sub>1</sub>	21, 26, 31, 42	1, 27
B <sub>2</sub>	Bit <sub>2</sub> FF (On-Line)	1	3, 4, 45
<u>B<sub>2</sub></u>		1	3, 4
B <sub>2p</sub>	Power Output of B <sub>2</sub>	1	8, 11, 14, 29, 42
B <sub>2</sub> *	Input to B <sub>2</sub>	21, 26, 31, 42	1, 27
B <sub>3</sub>	Bit <sub>3</sub> FF (On-Line)	1	3, 4, 45
<u>B<sub>3</sub></u>		1	3, 4
B <sub>3p</sub>	Power Output of B <sub>3</sub>	1	8, 11, 14, 29, 42
B <sub>3</sub> *	Input to B <sub>3</sub>	21, 26, 31, 42	1, 27
B <sub>4</sub>	Bit <sub>4</sub> FF (On-Line)	1	3, 4, 45
<u>B<sub>4</sub></u>		1	3, 4
B <sub>4p</sub>	Power Output of B <sub>4</sub>	1	8, 11, 14, 29, 42
B <sub>4</sub> *	Input to B <sub>4</sub>	21, 26, 31, 42	1, 27
B <sub>5</sub>	Bit <sub>5</sub> FF (On-Line)	2	3, 4, 45
<u>B<sub>5</sub></u>		2	3, 4
B <sub>5p</sub>	Power Output of B <sub>5</sub>	2	8, 11, 14, 29, 42
B <sub>5</sub> *	Input to B <sub>5</sub>	21, 26, 31, 42	2, 27
B <sub>6</sub>	Bit <sub>6</sub> FF (On-Line)	2	3, 4, 45
<u>B<sub>6</sub></u>		2	3, 4
B <sub>6p</sub>	Power Output of B <sub>6</sub>	2	8, 11, 14, 29, 42
B <sub>6</sub> *	Input to B <sub>6</sub>	21, 26, 31, 42	2, 27
B <sub>7</sub>	Bit <sub>7</sub> FF (On-Line)	2	
<u>B<sub>7</sub></u>		2	3
B <sub>7p</sub>	Power Output of B <sub>7</sub>	2	11, 42
B <sub>7</sub> *	Input to B <sub>7</sub>	21, 26, 31, 42	2
B*	Input Sampling signal (On-Line)	21, 26, 31, 42	6, 27
<u>B*</u>		6	4, 5
<u>B'</u>	B FF reset	5	1, 2, 4
C	Copy FF	4	6
<u>C</u>		4	6

TABLE A2-1

## LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
E	Parity Error	3
F	Typewriter Function Character	3
G <sub>c</sub>	Output Go-ahead (On-Line)	6
<u>G<sub>c</sub></u>		5
<u>G<sub>m</sub></u>	(Off-Line)	12
H <sub>1</sub>	Bit <sub>1</sub> FF (Off-Line)	13
<u>H<sub>1</sub></u>		9, 15
H <sub>1</sub> *	H <sub>1</sub> Input	21, 26
H <sub>2</sub>	Bit <sub>2</sub> FF (Off-Line)	13
<u>H<sub>2</sub></u>		13
H <sub>2</sub> *	H <sub>2</sub> Input	21, 26
H <sub>3</sub>	Bit <sub>3</sub> FF (Off-Line)	13
<u>H<sub>3</sub></u>		9, 15
H <sub>3</sub> *	H <sub>3</sub> Input	21, 26
H <sub>4</sub>	Bit <sub>4</sub> FF (Off-Line)	13
<u>H<sub>4</sub></u>		13
H <sub>4</sub> *	H <sub>4</sub> Input	21, 26
H <sub>5</sub>	Bit <sub>5</sub> FF (Off-Line)	13
<u>H<sub>5</sub></u>		13
H <sub>5</sub> *	H <sub>5</sub> Input	21, 26
H <sub>6</sub>	Bit <sub>6</sub> FF (Off-Line)	13
<u>H<sub>6</sub></u>		9, 15
H <sub>6</sub> *	H <sub>6</sub> Input	21, 26
H <sub>7</sub>	Bit <sub>7</sub> FF (Off-Line)	12
<u>H<sub>7</sub></u>		9
H <sub>7</sub> *	H <sub>7</sub> Input	21, 26
H*	Input Sampling Signal (Off-Line)	12
<u>H*</u>		12
<u>H'</u>	H FF reset	12
I <sub>c</sub>	Input FF	5
<u>I<sub>c</sub></u>	(On-Line)	5
I <sub>m</sub>	Input FF	12
<u>I<sub>m</sub></u>	(Off-Line)	12
K <sub>c</sub>	OK to type (On-Line)	6
K <sub>m</sub>	OK to type (Off-Line)	12
L <sub>1</sub>	Next Character	7
L <sub>2</sub>	Next Character	7

TABLE A2-1

## LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
L3	Next Character	7	47
L4	Next Character	7	47
L5	Next Character	7	47
L6	Next Character	7	47
L7	Next Character	7	47
L8	Error Lamp	11	46
L9	Reader Tape Trouble	8	46
L10	Punch Tape Trouble	9	46
Lb-3	Single	47	5
Lb-4	Character	3	47
Lb-5	Input Mode	47	5
Lb-7	Switch	4	47
Lb-8	Signals	5	47
Lc-13	Parity Monitor Reset	3	47
Ld-3	Parity Monitor Inhibit	3	6, 47
Ld-6	Switch Signals	3	5, 47
Le-1	Master Reset	47	1, 2
Le-4	Switch Signals	5	47
Lf-1	Input Duplicator Reset SW	4	47
Lf-13	Input Duplicator Reset Lamp	6	47
Lg-1	Input Duplicator Set Switch	4	47
Lg-13	Input Duplicator Set Lamp	6	47
Lh-1	Start Read Sw. Signal	47	5
Li-1	Stop Read Sw. Signal	47	5
Lj-1	Start compute Sw. Signal	47	5
Lm-1	TW to comp. Switch Signal	46	14
Lm-13	TW to comp. Lamp	17	46
Lo-1	Aux TW to comp. SW Signal	46	29
Lo-13	Aux TW to comp. Lamp	32	46
Lp-1	Comp. to TW Sw. Signal	46	17
Lp-13	Comp. to TW Lamp	17	46
Lq-1	Comp. to Punch Sw. Signal	46	11
Lq-13	Comp. to Punch Lamp	11	46
Lr-1	Comp. to Aux. TW Sw. Signal	46	32
Lr-13	Comp. to Aux. TW Lamp	32	46
Ls-2	Conditional Stop Sw. Signal	12	46
Ls-3	Conditional Stop Sw. Signal	46	12

TABLE A2-1

## LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
L <sub>t</sub> -2	Tape Feed Sw. Signal	46	12
L <sub>u</sub> -3	TW Select Sw. Signal	46	17
L <sub>u</sub> -4	TW Select Sw. Signal	46	25, 26
L <sub>v</sub> -3	TW Output Enable	46	17, 25
L <sub>v</sub> -4	Reader Select Sw. Signal	46	21
L <sub>v</sub> -8	Reader Select Sw. Signal	46	8
L <sub>w</sub> -1	Punch Select Sw. Signal	46	22
L <sub>x</sub> -1	Start Read (Off-Line) Sw. Signal	46	12
L <sub>y</sub> -1	Stop Read (Off-Line) Sw. Signal	46	12
<u>M</u>	Single-Char. Mode 1 Shot Signal	4	47
N <sub>a</sub>	Misc. Lamp Voltages	49	43, 44, 46, 50
N <sub>b</sub>		49	46
N <sub>c</sub>		49	47
N <sub>d</sub>		49	47
N <sub>e</sub>		49	46
N <sub>f</sub>		49	43, 44, 50
N <sub>g</sub>			
N <sub>1</sub>	Off-Line Start Signal	13	46
N <sub>2</sub>	Punch fwd. Tape-feed Sol.	49	50
N <sub>3</sub>	Signal to Aux TW from B <sub>1p</sub>	30	29
N <sub>4</sub>	Index Punch Sol.	49	50
N <sub>5</sub>	Reverse Tape-feed Sol.	49	50
N <sub>6</sub>	Tape-Backspace Relay Sol	49	14
N <sub>7</sub>	Prime TW Soft KP Echo	44	17
N <sub>8</sub>	Reader Cam 1	50	7
N <sub>9</sub>	Reader B*, H* 1-shot	7	50
N <sub>10</sub>	<u>TO</u> Reader cam 1	8	50
N <sub>11</sub>	<u>TO</u> Reader cam 1	50	8
N <sub>12</sub>	Reader cam 3	50	8
N <sub>13</sub>	Reader Primary and Second- ary Tape-feed Solenoid	8	50
N <sub>14</sub>	Reader Clutch Solenoid	8	50
N <sub>15</sub>	<u>TO</u> Reader cam 2	50	8
N <sub>16</sub>	Reader Tape Trouble	50	8
N <sub>17</sub>	<u>TO</u> Punch cam 4	50	9
N <sub>18</sub>	Punch Clutch Solenoid	9	49, 50

TABLE A2-1

## LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
N19	Punch Tape Trouble	50	9
N20	<u>TO</u> Punch cam 1	9	50
N21	Punch cam 1	50	9
N22	Punch cam 2	50	10
N23	Punch Solenoid 1	10	50
N24	Punch Solenoid 2	10	50
N25	Punch Solenoid 3	10	50
N26	Punch Solenoid 4	10	50
N27	Punch Solenoid 5	10	50
N28	Punch Solenoid 6	10	50
N29	Punch Solenoid 7	10	50
N30	Punch cam 3	50	10
N31	To Selection Monitor Resistor and Lamp	21, 22, 25, 28	11
N32	For Tape-Backspace	22	25
<u>Primary Typewriter Signals</u>			
N33	Translator "1" Drive	15	44
N34	Translator "2" Drive	15	44
N35	Translator "4" Drive	15	44
N36	Translator "8" Drive	15	44
N37	Translator "F" Drive	15	44
N38	Translator "A" Drive	15	44
N39	Encoder Output "1"	16	44
N40	Encoder Output "2"	16	44
N41	Encoder Output "4"	16	44
N42	Encoder Output "8"	16	44
N43	Encoder Output "F"	16	44
N44	Encoder Output "A"	16	44
N45	Encoder Output "P"	16	44
N46	Key at Platen (KP)	44	16
N47	O.K. to Type Lamp	16	44
<u>Auxiliary Typewriter Signals</u>			
N48	Signal from B <sub>2p</sub>	30	29
N49	Signal from B <sub>3p</sub>	30	29
N50	Signal from B <sub>4p</sub>	30	29
N51	Signal from B <sub>5p</sub>	30	29
N52	Signal from B <sub>6p</sub>	30	29
N53	Translator "1" Drive	30	43
N54	Translator "2" Drive	30	43
N55	Translator "4" Drive	30	43

TABLE A2-1

## LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
N56	Translator "8" Drive	30	43
N57	Translator "F" Drive	30	43
N58	Translator "A" Drive	30	43
N59	Encoder Output "1"	31	43
N60	Encoder Output "2"	31	43
N61	Encoder Output "4"	31	43
N62	Encoder Output "8"	31	43
N63	Encoder Output "F"	31	43
N64	Encoder Output "A"	31	43
N65	Encoder Output "P"	31	43
N66	Key at Platen (KP)	43	31
N67	O.K. to type Lamp	31	43
N68	B*, H* 1-Shot	31	
N69	"Soft" KP Echo	43	32
N70	Prime TW B*, H* 1-Shot	16	
O <sub>p</sub>	Punch Output FF	9	50
O <sub>p</sub>		9	
O <sub>t</sub>	Typewriter Output FF	17	44
O <sub>t</sub>		17	
O <sub>x</sub>	Aux TW Output FF	32	43
O <sub>x</sub>		32	
<u>Computer Print Signals</u>			
P <sub>0</sub>	Non-Selection Printout	45	5, 6
P20	P <sub>2</sub>	45	2
P30	P <sub>3</sub>	45	2
P40	P <sub>4</sub>	45	1
P50	P <sub>5</sub>	45	1
P60	P <sub>6</sub>	45	1
P70	P <sub>7</sub>	45	1
Q <sub>i</sub>	Typewriter input	14	17, 25
Q <sub>i</sub>	Select FF	14	16
Q <sub>o</sub>	Typewriter Output	17	
Q <sub>o</sub>	Select FF	17	25
Q <sub>o</sub> '		14	17
Q <sub>p</sub>	Punch Select FF	11	
Q <sub>p</sub>		11	22
Q <sub>r</sub>	Reader Select FF	8	21
Q <sub>r</sub>		8	21

TABLE A2-1

## LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
Q <sub>y</sub>	Aux. TW Input	29	31, 32
Q <sub>y</sub>	Select FF	29	31
Q <sub>z</sub>	Aux. TW Output	32	
Q <sub>z</sub>	Select FF	32	32
Q <sub>z</sub> '		29	32
R <sub>1</sub>	Output Device non-ready (On-Line)	32	6, 22, 25, 27, 42
E <sub>1</sub>		42	6
R <sub>2</sub>	Output Device Selection	42	5, 22, 25, 32
r <sub>2</sub>	Ready (On-Line)	42	5
R <sub>3</sub>	Input Device Ready	42	6, 21, 25, 31
r <sub>3</sub>		42	6
R <sub>4</sub>	Output Device non-ready (Off-Line)	22, 25	12, 28
R <sub>5</sub>	Input Device Ready (Off- Line)	21, 25	12, 28, 46
S	Select	5	4, 8, 11, 14, 17, 29, 32, 42
T <sub>1</sub>	Tape Holes	50	7
T <sub>2</sub>	Tape Holes	50	7
T <sub>3</sub>	Tape Holes	50	7
T <sub>4</sub>	Tape Holes	50	7
T <sub>5</sub>	Tape Holes	50	7
T <sub>6</sub>	Tape Holes	50	7
T <sub>7</sub>	Tape Holes	50	7
U	Unselect	4	11, 17, 32, 42
<u>Typewriter On-Off Line Relay V<sub>I</sub></u>			
V <sub>1b</sub>	B* or H*	16	26
V <sub>2b</sub>	B <sub>1</sub> * or H <sub>1</sub> *	16	26
V <sub>3b</sub>	B <sub>2</sub> * or H <sub>2</sub> *	16	26
V <sub>4b</sub>	B <sub>3</sub> * or H <sub>3</sub> *	16	26
V <sub>5b</sub>	B <sub>4</sub> * or H <sub>4</sub> *	16	26
V <sub>6b</sub>	B <sub>5</sub> * or H <sub>5</sub> *	16	26
V <sub>7b</sub>	B <sub>6</sub> * or H <sub>6</sub> *	16	26
V <sub>8b</sub>	B <sub>7</sub> * or H <sub>7</sub> *	16	26
V <sub>9a</sub>	Signal from H <sub>1</sub>	15	26
V <sub>9b</sub>	Signal to Translator "1" Drivers	26	15
V <sub>9c</sub>	Signal from B <sub>1p</sub>	14	26
V <sub>10a</sub>	From H <sub>2</sub>	15	26
V <sub>10b</sub>	To Translator "2" Drivers	26	15
V <sub>10c</sub>	From B <sub>2p</sub>	14	26



TABLE A2-1

## LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
V11a	From H <sub>3</sub>	15	26
V11b	To Translator "4" Drivers	26	15
V11c	From B <sub>3p</sub>	14	26
V12a	From H <sub>4</sub>	15	26
V12b	To Translator "8" Drivers	26	15
V12c	From B <sub>4p</sub>	14	26
V13a	From H <sub>5</sub>	15	26
V13b	To Translator "F" Drivers	26	15
V13c	From B <sub>5p</sub>	15	26
V14a	From H <sub>6</sub>	15	26
V14b	To Translator "A" Drivers	26	15
V14c	From B <sub>6p</sub>	14	26
<u>Typewriter On-Off Line Relay VII</u>			
V1y	For Selection Monitor Light	17	25
V2y	R <sub>1</sub> or R <sub>4</sub>	17	25
V3y	R <sub>1</sub> or R <sub>2</sub>	17	25
V4y	Resets O <sub>t</sub> FF with Q <sub>o</sub> (On-Line)	25	17
V5y	G <sub>c</sub> or G <sub>m</sub>	25	17
V6x	Reset for Q <sub>i</sub> and Q <sub>o</sub>	25	14, 17
V6z	Ground Signal for gating R <sub>3</sub> and N <sub>70</sub>	25	16
V7y	R <sub>3</sub> or R <sub>5</sub>	25	16
V8y	A <sub>p</sub> or A <sub>m</sub>	25	16
V9y	K <sub>c</sub> or K <sub>m</sub>	25	16
V10y	Q <sub>i</sub> or L <sub>u-3</sub> (inhibits Type- out during Type-input)	25	16
V11y	For Tape-Backspace	14	9, 25
<u>Reader Relays (On-Off Line)</u>			
W2-a	Pull Negative Resistor	7	21
W2-b	Q <sub>i</sub> or Negative	21	8
W3-b	R <sub>3</sub> or R <sub>5</sub>	21	50
W4-b	Q <sub>r</sub> or I <sub>m</sub>	21	8
W5-b	Selection Monitor Light	8	21
W6-b	B <sub>1</sub> * or H <sub>1</sub> *	21	7
W7-b	B <sub>2</sub> * or H <sub>2</sub> *	21	7
W8-b	B <sub>3</sub> * or H <sub>3</sub> *	21	7
W9-b	B <sub>4</sub> * or H <sub>4</sub> *	21	7
W10-b	B <sub>5</sub> * or H <sub>5</sub> *	21	7
W11-b	B <sub>6</sub> * or H <sub>6</sub> *	21	7

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
W <sub>12</sub> -b	B <sub>7</sub> * or H <sub>7</sub> *	21	7
W <sub>13</sub> -b	B* or H*	21	7
W <sub>14</sub> -b	Q <sub>i</sub> reset	21	8, 12
<u>Punch On-Off Line Relays</u>			
X <sub>1</sub> -b	For Selection Monitor	11	22
X <sub>2</sub> -b	For Tape-Backspace	22	44
X <sub>3</sub> -b	For Q <sub>p</sub> reset	22	11
X <sub>4</sub> -a	Signal From H <sub>1</sub>	9	22
X <sub>4</sub> -b	To Solenoid "1" Driver	22	10
X <sub>4</sub> -c	Signal From B <sub>1p</sub>	11	22
X <sub>5</sub> -a	From H <sub>2</sub>	9	22
X <sub>5</sub> -b	To Solenoid "2" Driver	22	10
X <sub>5</sub> -c	From B <sub>2p</sub>	11	22
X <sub>6</sub> -a	From H <sub>3</sub>	9	22
X <sub>6</sub> -b	To Solenoid "3" Driver	22	10
X <sub>6</sub> -c	From B <sub>3p</sub>	11	22
X <sub>7</sub> -a	From H <sub>4</sub>	9	22
X <sub>7</sub> -b	To Solenoid "4" Driver	22	10
X <sub>7</sub> -c	From B <sub>4p</sub>	11	22
X <sub>8</sub> -a	From H <sub>5</sub>	9	22
X <sub>8</sub> -b	To Solenoid "5" Driver	22	10
X <sub>8</sub> -c	From B <sub>5p</sub>	11	22
X <sub>9</sub> -a	From H <sub>6</sub>	9	22
X <sub>9</sub> -b	To Solenoid "6" Driver	22	10
X <sub>9</sub> -c	From B <sub>6p</sub>	11	22
X <sub>10</sub> -a	From H <sub>7</sub>	9	22
X <sub>10</sub> -b	To Solenoid "7" Driver	22	10
X <sub>10</sub> -c	From B <sub>7p</sub>	11	22
X <sub>11</sub> -b	G <sub>c</sub> or G <sub>m</sub>	22	9
X <sub>12</sub> -b	O <sub>p</sub> reset (from Q <sub>p</sub> )	22	9
X <sub>13</sub> -b	R <sub>1</sub> or R <sub>4</sub>	22	10
X <sub>14</sub> -b	R <sub>1</sub> or R <sub>2</sub>	11	22
<u>Signals From Computer</u>			
Y <sub>i</sub>	Non (Start Input)	45	5
Y <sub>o</sub>	Start Output	2	1, 2, 6
Y <sub>o</sub>		45	2, 5
<u>Signals To Computer</u>			
Z <sub>b</sub>	Begin Input	5, 47	45
Z <sub>i</sub>	Input Enable	6, 47	45

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
Z <sub>o</sub>	Output Enable	5	45
Z <sub>q</sub>	Non-Readiness Query	6	45
Z <sub>r</sub>	Ready Synchronism	6	47
Z <sub>r</sub>		6	5
Z <sub>s</sub>	Start Signal	5	45

APPENDIX 3

RPC-4000 SYSTEM SCHEMATICS

PART I - CENTRAL COMPUTER

<u>DRAWING NO.</u>		<u>PAGE</u>
1	Power Control	A3-7
2	Clock Signals	A3-9
3	Timing Tracks	A3-11
4	Digital Display	A3-13
5	Circulating Lines	A3-15
6	Head Matrix Selection	A3-17
7	Inverter Card	A3-19
8	Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> , Q <sub>4</sub> , Q <sub>5</sub> Flip-Flops	A3-20
9	P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> , P <sub>4</sub> , P <sub>5</sub> , P <sub>6</sub> , P <sub>7</sub> Flip-Flops	A3-21
10	M, N, B, K, A, F, G, H Signals	A3-23

PART II - INPUT-OUTPUT (ON-LINE)

11	Parity Check and Code Delete	A3-27
12	Setting B Flip-Flops	A3-29
13	<u>B'</u> and B* Signals	A3-31
14	Z <sub>b</sub> , Z <sub>i</sub> , Z <sub>o</sub> , Z <sub>s</sub> , Z <sub>r</sub> , Z <sub>r</sub> , Z <sub>q</sub> - Signals to Computer	A3-33
15	Single Character Mode	A3-35
16	S - Selection Signal	A3-37
17	R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> - Input-Output Device Ready	A3-39
18	U - Unselect Signal (Master Reset)	A3-41
19	G <sub>c</sub> - Go Ahead Signal	A3-43
20	Tape Feed Character Recognition	A3-45
21	Stop Code - Start Signal	A3-47

PART III - INPUT-OUTPUT (OFF-LINE)

22	Reader Select	A3-51
23	Punch Select	A3-53
24	Typewriter Select - Punch Select	A3-55
25	Typewriter/Punch Select	A3-57
26	Typewriter Key-To-Encoder Flow Diagram	A3-59
27	Typewriter Translator Card	A3-61
28	Off-Line Reader Select, Punch-Typewriter Select Flow Diagram	A3-63

PART IV - SIMPLIFIED SYSTEM SCHEMATICS - RPC-4500

29	4010 Signals	A3-67
30	$S = P_o (\underline{B'}) Y_o + L_e$	A3-68


## PART IV (Cont.)

<u>DRAWING NO.</u>		<u>PAGE</u>
31	$Q_R' = \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_n$	A3-69
32	Reader Select Timing Waveforms $Y_O$ (Logic Bd.), $\underline{Y}_O$ (Amp Card), $Y_O$ (4430), $\underline{B}'$ , S, $B_{1-2}$ , $B_{4-6}$ , $Q_R$	A3-70
33	Reader Clutch = $Q_R$ Re-3	A3-71
34	$A_C' = I_C Z_q$ $Z_q = Z_R R_3$ $R_3 = Q_R \underline{L}_v$ (R.T.T.S.) (Re-2 Re-4)	A3-72
35	Reader Tape Feed = $A_C Q_R \underline{L}_v + \dots$	A3-73
36	$B_{1-7}^* = T_{1-7} (B^*)$	A3-74
37	$Z_R = R_1 \underline{L}_h (\underline{E} + L_d)$ $R_1 = (PU-3) \underline{O}_p \underline{L}_w (\underline{O}_t \underline{L}_u)$	A3-75
38	$Z_b = B^* (\underline{B}') \left[ \underline{L}_b (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6) \underline{F} \right]$	A3-76
39	$Z_s = (L_d + \underline{E}) \left[ \underline{L}_b \underline{B}_1 \underline{B}_2 \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 (\underline{B}') B^* + L_b M \right] + L_j$	A3-77
40	$Q_p' = S B_1 \underline{B}_4 \underline{B}_5 + L_q$	A3-78
41	$O_p' = Q_p G_C \underline{L}_w + \dots$ $G_C = Y_O P_O$	A3-79
42	Punch Forward = $O_p$ (PU-1) (P.T.T.S.) (R.T.F.M.) Punch Clutch = $O_p$ (PU-1) (P.T.T.S.)	A3-80
43	Punch Magnets = Pch Cam 2 ( $B_{1-7} \underline{L}_w + H_{1-7} L_w$ ) Index Magnet = (R.T.F.M.) Pch Cam 5	A3-81
44	$R_1 = (PU-3 \underline{O}_p \underline{L}_w + \underline{Q}_p L_w) (\underline{O}_t \underline{L}_u + \underline{Q}_o L_u)$ $R_2 = \underline{Q}_p \underline{L}_w = \underline{Q}_o \underline{L}_u$ $R_4 = (PU-3 \underline{O}_p \underline{L}_w + \underline{L}_w) (\underline{O}_t \underline{L}_u + \underline{L}_u)$	A3-82
45	$Z_o = Z_R (R_2 + P_o)$	A3-83
46	$O_p' = PU-4 + \underline{Q}_p \underline{L}_w$	A3-84
47	$Q_i' = S B_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_m$	A3-85
48	$K_C = Z_R I_C$	A3-86
49	OK to Type = $\underline{L}_u Q_i K_C + L_u \underline{L}_v K_m$	A3-87
50	$B^* = N_{46} \underline{L}_u Q_i A_C$ $B_{1-7}^* = (\text{Encoder Bits 1-7}) B^*$	A3-88
51	$Q_o = S B_2 \underline{B}_4 \underline{B}_5 + L_p$	A3-89
52	Translator Bit Drive = $B_{1-6} \underline{L}_u + H_{1-6} L_u$	A3-90


## PART IV (Cont.)

DRAWING NO.PAGE


53	$O_t' = G_c \underline{L}_u \quad G_c = Y_o P_o$ $\underline{O}_t' = \frac{d}{dt} (N-46) \text{ LEADING}$	A3-91
54	$K_m = I_m R_4 \quad R_4 = (PU-3 \underline{O}_p L_w + \underline{L}_w)(\underline{O}_t L_u + \underline{L}_u)$	A3-92
55	$A_m' = K_m R_5$	A3-93
56	$R_3 = (Re-2 \ Re-4) Q_r \underline{L}_v (\underline{R.T.T.S.}) + \underline{L}_u Q_i \ N-46$ $R_5 = (Re-2 \ Re-4) L_v (\underline{R.T.T.S.}) + L_u \underline{L}_v \ N-46$	A3-94




CLOCK READ AMPLIFIER POSITION 41





CLOCK GENERATOR POSITION 42













CIRCULATING LINES

DRAWING 5


A3-15




*Addition logic*



INVERTER CARD







P1, P2, P3, P4, P5, P6, P7 FLIP-FLOPS

DRAWING 9

A3-21



M, N, B, K, A, F, G, H SIGNALS



APPENDIX 3


RPC-4000 SYSTEM SCHEMATICS


PART II


~~GENERAL COMPUTER~~

INPUT-OUTPUT (ON-LINE)

PARITY CHECK AND CODE DELETE FLOW









$Z_b, Z_1, Z_0, Z_s, Z_r, Z_r, Z_r, Z_q$  - SIGNALS TO COMPUTER


*Input Begin*  
*Input Enable*  
*Output Enable*  
*Start Com.*  
*Ready*  
*Sync.*




DRAWING 14


A3-33


















TAPE FEED CHARACTER RECOGNITION




STOP CODE - START SIGNAL

**APPENDIX 3**


**RPC-4000 SYSTEM SCHEMATICS**

**PART III**


**INPUT-OUTPUT (OFF-LINE)**



READER SELECT




PUNCH SELECT




TYPEWRITER SELECT - PUNCH SELECT







TYPEWRITER/PUNCH SELECT



TYPEWRITER KEY-TO-ENCODER FLOW DIAGRAM






OFF-LINE READER SELECT, PUNCH-TYPEWRITER SELECT FLOW DIAGRAM

APPENDIX 3


RPC-4000 SYSTEM SCHEMATICS

PART IV


SIMPLIFIED SYSTEM SCHEMATICS - RPC-4500



4010 SIGNALS



$$S = P_o \underline{(B')} Y_o + L_e$$



$$Qr' = \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_n$$



Yo (LOGIC Bd)

0 VOLTS  
-5

Yo (AMP CARD)

0 VOLTS  
-16

Yo (4430)

0  
-10

*B' Reset  
"B"*

0  
-10

*Selection  
Signal*

0  
-12

B1-2


0  
-12

B4-6


0  
-12

*Qr  
Reader  
Select FF*


0  
-12




READER SELECT TIMING WAVEFORMS




READER CLUTCH = Q<sub>r</sub> Re-3




$$A_c' = I_c Z_q \quad Z_q = Z_r R_3 \quad R_3 = Q_r L_v \text{ (R.T.T.S.) (Re-2 Re-4)}$$




READER TAPE FEED =  $A_c Q_r L_v + \dots$




B1-7\* = T1-7 (B\*)



$$Z_r = R_1 \underline{L}_h (\underline{E} + \underline{L}_d) \quad R_1 = (\underline{P}\underline{U}\text{-}3) \underline{O}_p \underline{L}_w (\underline{O}_t \underline{L}_u)$$




$$Z_b = B^* (\underline{B}') \left[ L_b (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6) \underline{F} \right]$$




$$Z_s = (L_d + \underline{E}) \left[ \underline{L}_b \underline{B}_1 \underline{B}_2 \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 \underline{B}' B^* + L_b M \right] + L_j$$






$$Q_p' = S B_1 \underline{B}_4 \underline{B}_5 + L_q$$






$$Q_p' = Q_p G_c L_w + \dots \quad G_c = Y_0 P_0$$




PUNCH FORWARD =  $O_p$  (PU-1)(P.T.T.S.)(R.T.F.M.)

PUNCH CLUTCH =  $O_p$  (PU-1)(P.T.T.S.)




PUNCH MAGNETS = PCH CAM 2 (B<sub>1-7</sub> L<sub>w</sub> + H<sub>1-7</sub> L<sub>w</sub>)  
 INDEX MAGNET = (R.T.F.M.) PCH CAM 5




$$R_1 = (PU-3 \underline{O}_p \underline{L}_w + \underline{Q}_p \underline{L}_w)(\underline{O}_t \underline{L}_u + \underline{Q}_o \underline{L}_u)$$


$$R_2 = \underline{Q}_p \underline{L}_w = \underline{Q}_o \underline{L}_u \quad R_4 = (PU-3 \underline{O}_p \underline{L}_w + \underline{L}_w)(\underline{O}_t \underline{L}_u + \underline{L}_u)$$



$$Z_o = Z_I (R_2 + P_o)$$




$$O_p' = PU-4 + \underline{Q_p} \underline{LW}$$




$$Q_i' = S B_3 B_4 B_5 B_6 + L_m$$






$$K_c = Z_r I_c$$




OK TO TYPE =  $\underline{L}_u Q_i K_c + L_u \underline{L}_v K_m$




$$B^* = N_{46} \underline{L}_u Q_i A_c$$


$$B^*_{1-7} = (\text{Encoder Bits 1-7}) B^*$$



$$Q_0 = S \ B_2 \ \underline{B_4} \ \underline{B_5} + L_p$$




$$\text{TRANSLATOR BIT DRIVE} = B_{1-6} \underline{L}_u + H_{1-6} L_u$$



$$O_t' = G_c \underline{L}_u$$


$$G_c = Y_o P_o$$

$$\underline{O}_t' = \frac{d}{dt} (N-46) \text{ LEADING}$$




$$K_m = I_m R_4$$

$$R_4 = (PU-3 \quad Q_p \quad L_w + \underline{L}_w)(Q_t \quad L_u + \underline{L}_u)$$



$$A_m' = K_m R_5$$





$$R_3 = (Re-2 \text{ Re-4}) Q_r L_v \text{ (R.T.T.S.)} + L_u Q_i \text{ N-46}$$

$$R_5 = (Re-2 \text{ Re-4}) L_v \text{ (R.T.T.S.)} + L_u L_v \text{ N-46}$$

## APPENDIX 4


## RPC-4010 CENTRAL COMPUTER SCHEMATICS

<u>DRAWING NO.</u>		<u>PAGE</u>
1	Record Amplifier	A4-5
2	Read Amplifier - Recirculating Lines	A4-7
3	Read Amplifier - Recirculating Lines, serial numbers 61 and above	A4-9
4	Main Memory Head Matrix	A4-11
5	Main Memory Row Driver	A4-12
6	Main Memory Column Driver	A4-13
7	W Flip-Flop	A4-14
8	V <sub>r</sub> Flip-Flop	A4-15
9	Read Amplifier - Main Memory	A4-16
10	Read Amplifier - Main Memory, serial numbers 61 and above	A4-17
11	Read Amplifier - Clock	A4-19
12	Read Amplifier - Clock, serial numbers 61 and above	A4-21
13	Clock Generator	A4-23
14	Horizontal Drive Card	A4-24
15	Vertical Drive Card	A4-25
16	Amplifier Card	A4-27
17	Inverter Card	A4-29
18	Triple Flip-Flop	A4-30
19	Power Distribution	A4-31
20	Power Supply	A4-33
21	Power Supply, serial numbers 61 and above	A4-35
22	Power Supply 4430	A4-37
23	Power Control	A4-39
24	Control Panel	A4-41

NOTES:

1. ALL RESISTORS 1/2 W ± 5% EXCEPT WHERE NOTED
2. 3W RESISTORS SPRAGUE BLUE JACKET # 242E7508 OR EQUIV. PER L600001317
3. ALL DIODES ARE SYLVANIA D1243 OR EQUIV. PER L200006440.
4. Q1, Q4 & Q6 ARE 2N1301 OR EQUIV. PER L200006441.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVAL
1	E.O. 51421 SEE E.O. FOR CHANGES	8-4-60 8-9-60	DR. POOLOCK C.A. JAFFRON
2	E.O. 54779 CHANGED C <sub>1</sub> , C <sub>2</sub> , .005μF TO .0047μF	9/17/60 9/24/60	J. K. ... ...




DRAWING 1

A4-5

ITEM	REV'S	LIBRARY NO.	DESCRIPTION	DATE	ENTR. SPEC.	UNIT WT.
LIST OF MATERIAL						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS FRACTIONAL 1/16 PLACES ± .005 1/32 PLACES ± .002 DECIMALS ± .001 HOLE DIA. ± .001 HOLE DIA. ± .001 HOLE DIA. ± .001			DRAFTSMAN: <i>Carlton</i> CHECKED: <i>J. K. ...</i> DATE: 8-26-60 4/24/60			
DO NOT SCALE THIS DRAWING MATERIAL: <b>L200006440 4010</b> NEXT REV. USED ON: _____ APPLICATION: _____			<b>SCHEMATIC- RECORD AMPLIFIER.</b>			
			CONTRACT NO. _____ SERIAL NO. _____ UNIT WT. _____		<b>L200006162</b>	

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
2	REVISED & REDRAWN PER E.O. 12812	12-7-60	DR DCYLE



	J43	J44	J45	J46	J47	J48	J49	J50	J51	J52
PIN A	43	42	41	X	d	c	2*	2	10*	11
PIN H	43r	42r	41r	2r	dr	cr	1r*	2r	10r*	11r
PIN K	43	42	41	X	d	c	2*	2	10*	11
PIN T	43r	42r	41r	2r	dr	cr	1r*	2r	10r*	11r
PIN f	53a	52a	51a	Xa	da	ca	2a*	2a	10a*	11a
PIN k	53b	52b	51b	Xb	db	cb	2b*	2b	10b*	11b

\* 3 FOR SIGNAL FUNCTIONS SEE TABLE.  
 2. DIODES TO BE PER L53100052.  
 1. ALL RESISTORS TO BE 1/2 W ± 5% CARBON UNLESS OTHERWISE STATED.

NOTES:

ITEM	REQ'D	NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
DRAFTSMAN J. ZIEBA			DATE 12/16/60		SCHEMATIC READ AMPLIFIER RECIRCULATING LINES SERIAL 1 THRU 60	
CHECKER						
ENGINEER J.M. LOWRY			DATE 60			
APPROVAL C.W. JOHNSON			DATE 8-17-60			
MATERIAL			CONTRACT NO.		SCALE NONE	
NEXT ASSY. 4010			USED ON		UNIT WT.	
APPLICATION					L200007300	

L200007300

L200009984

REV	DESCRIPTION	DATE	APPROVAL
1	REVISED PER E.O. 68446	12/15/61	[Signature]
2	REVISED PER E.O. 68518	12/15/61	[Signature]
3	REVISED PER E.O. 90815	12/15/61	[Signature]






TABLE OF FUNCTION

	J43	J44	J45	J46	J47	J48	J49	J50	J51	J52
PIN A	43	42	41	x	d	c	l*	l*	u*	u
PIN H	43r	42r	41r	xr	dr	cr	lr	lr	ur	ur
PIN K	43	42	41	x	d	c	l*	l*	u*	u
PIN T	43r	42r	41r	xr	dr	cr	lr	lr	ur	ur
PIN f	53a	52b	51b	xa	da	ca	la*	la*	ua*	ub
PIN k	53b	52a	51a	xb	db	cb	lb*	lb*	ub*	ua



TWO STAGE A.C. DIFFERENTIAL AMPLIFIER  
MINIMUM GAIN 4 VOLTS PEAK TO PEAK  
SECOND STAGE GAIN MAY BE RAISED BY  
CHANGING R34 TO 20 OHMS ON  
MAIN MEMORY ONLY.

D.C. LEVEL TO BE WITHIN  
- 4.8 VOLTS TO - 6.8 VOLTS.


2. DIODES TO BE PER L531 000 552.  
1. ALL RESISTORS TO BE 1/2W, ±5%  
NOTES:

LIST OF MATERIAL			
SCHEMATIC READ AMPLIFIER RECIRCULATING LINES SERIALS 614UP			
L535003708	4010	CONTRACT NO.	L200009984
NEXT ASSY.	USED ON	SCALE	WT.
APPLICATION	USED ON	SCALE	WT.

**NOTES:**

1. DIODES ARE 1N2069 PER L531000529 OR EQUIV. PER E5L531000529.
2. NUMBERS 0 THRU 127 IDENTIFY MAGNETIC HEADS ON MEMORY DRUM.

REVISIONS			
BY	DESCRIPTION	DATE	APPROVAL




COLUMN DRIVERS  
A-P

L2000027

ROW DRIVER P-P

ITEM	QTY	NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
<p>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS FRACTIONAL .5 PLACES ±.010 3 PLACES ±.005 4 PLACES ±.002 5 PLACES ±.001 BREAK DIMS. AND DIA. SURFACE FINISH</p> <p>DO NOT SCALE THIS DRAWING</p>						
<p>DATE: 5/19/60 BY: W.P. KIRATZIS CHECKED: [Signature] DATE: 5 JUN 1960 APPROVED: [Signature] DATE: 5-4-60</p>			<p>SCHEMATIC MAIN MEMORY HEAD MATRIX</p>			
<p>CONTRACT NO. [Blank]</p>			<p>SCALE [Blank]</p>		<p>UNIT WT. [Blank]</p>	
L200006484						

REVISIONS			
BY	DESCRIPTION	DATE	APPROVAL
1	EO. 519 23- SEE EO FOR CHANGES	8-18-60 9-11-60	DK. A. JAFFE



ROW SELECT FLIP FLOP INPUTS  
SEE NOTE #2  
SEE NOTE #3


ROW OUTPUTS (SEE NOTE #4)

17900007

4. OUTPUT CONNECTIONS: CARD 11 - ROW 0, 1, 2, & 3; CARD 12 - ROW 4, 5, 6 & 7; CARD 13 - ROW 8, 9, 10 & 11; CARD 14 - ROW 12, 13, 14 & 15.  
3. CONNECT CARD 11 #19 TO P<sub>2</sub> & CARD 12 #14 TO P<sub>3</sub>.  
2. CONNECT CARD 11 #12 TO P<sub>1</sub> & CARD 13 #14 TO P<sub>2</sub>.  
1. ALL RESISTORS 1/2 W. 5%.
- NOTES:

ITEM	REV'S	PART NO.	DESCRIPTION	MATL.	MATL. QTY	UNIT WT.	NET WT.	NET COST	USED ON	NET AMT.	FINAL AMT.
LIST OF MATERIAL									L20000616	1010	
UNLESS OTHERWISE SPECIFIED			DATE	NAME		APPLICATION		QUANTITY REQD.			
DIMENSIONS ARE IN INCHES			4/22/60	SCHEMATIC, ROW DRIVER							
TOLERANCES ON DIMENSIONS											
HORIZONTALS ±.010											
HORIZONTALS ±.005											
ANGULARS ±1°											
SERIAL DIMS AND RAD.											
MATERIAL											
TREATMENT											
FINISH											

6. COLUMN DRIVER CARD FOR COLUMNS 0 & 1 WILL HAVE  $R_{e1}$  AS INPUT TO PIN J AND  $R_{e0}$  AS INPUT TO PIN K. ALL OTHER COLUMN DRIVER CARDS ARE AS SHOWN.



REVISIONS			
REV	DESCRIPTION	DATE	APPROVAL
1	SDP-45687 SEE E.O.	11 JUL 1960	DR. BRUNER
2	SD STATES SEE E.O. FOR CHANGES	18 AUG 1960	DR. BRUNER
3	SEE E.O. 54774 FOR CHANGES	9-25-60	DR. BRUNER

5. OUTPUT CONNECTIONS: CARD 7- COLUMN 0 & 1; CARD 8- COLUMN 2 & 3; CARD 9- COLUMN 4 & 5; CARD 10- COLUMN 6 & 7.  
 4. CONNECT CARD 8 PIN 10 TO P<sub>2</sub> & CARD 7 PIN 9 TO P<sub>2</sub>.  
 3. CONNECT CARD 9 PIN 10 TO P<sub>1</sub> & CARD 7 PIN 8 TO P<sub>1</sub>.  
 2. ALL DIODES ARE D1243 PER L631000516 OR EQUIV. PER ES-L531000529  
 1. ALL RESISTORS ARE 1/2 W. ± 5% UNLESS OTHERWISE SPECIFIED.

NOTES:

ITEM	REV	PART NO.	DESCRIPTION	MATL.	MATL. SPEC.	QTY	UNIT	APPLY	USED ON	EXT. ABBY	FINAL ABBY
							1535000847	4010			
LIST OF MATERIAL											
UNLESS OTHERWISE SPECIFIED											
DIMENSIONS ARE IN INCHES											
TOLERANCES ON DIMENSIONS											
3 PLACES ± 0.10 1 PLACE ± 0.05											
2 PLACES ± 0.0005 1 PLACE ± 0.001											
BREAK EDGES, 90° MAX.											
MATERIAL			DRAWN		DATE		NAME				
TREATMENT			CHECKED		APPROVED		SCHEMATIC, MAIN MEMORY COLUMN DRIVER				
FINISH			APPROVED		DATE		SCALE NONE BY				
										QTY. NO. L200006165	

DRAWING 6

A4-13


L200006165



NOTE:

1. ALL RESISTORS 1/2 WATT 5%
- 2.
3. ALL DIODES SYLVANIA DI243 OR EQUIV PER L200006440
4. Q1, Q2, Q3 & Q4 ARE 2N1301 OR EQUIV PER L200006441.

REVISIONS			
NO	DESCRIPTION	DATE	APPROVAL
1	EOP 49529 SEE E.O. FOR CHANGES	6-21-60	DE BRUNCE
2	E.O. 37919 SEE E.O. FOR CHANGES	8-4-60	DE BRUNCE
3-2	REVISED PER E.O. 56877	4 NOV 60	DE BRUNCE



950900027


ITEM NO.	QUANTITY	DESCRIPTION	UNIT	DATE SPEC	DATE CHG	DATE APP	DATE CHG	DATE APP	QUANTITY REQ.
LIST OF MATERIAL									
<p>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE TO BEHOLD TOLERANCES ON DIMENSIONS A PLACES 2.000 B PLACES 2.000 C PLACES 2.000 ANGLES 2° FINISH OTHER AND SPEC.</p>									
<p>SCHEMATIC, W FLIP-FLOP</p>			<p>APPROVALS:</p> <p>DESIGNED BY: <i>Chaffin</i></p> <p>CHECKED BY: <i>Thorne</i></p> <p>DATE: <i>7/16/60</i></p> <p>SCALE: <i>1</i></p> <p>OTHER: <i>None</i></p>						
								L200006056	

NOTE:

1. ALL RESISTORS 1/2 W 5%
2. DIODES D1Z43 PER L531000516 OR EQUIV. PER E5 L531000516

3. Q3, Q6, Q7, Q9 ARE 2N1301 PER L532000520 OR EQUIV PER ESL532000520.

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1	EO 31918 SEE EO FOR CHANGES	8-9-60	DR. POOL... P. I. SALAM...




DRAWING 8

A4-15

ITEM	QTY	PART NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.	NEXT ARMY	USED ON	NEXT ARMY	FINAL ARMY
<p style="text-align: right;">L535000839 1010</p> <p style="text-align: center;"><b>LIST OF MATERIAL</b></p>										
UNLESS OTHERWISE SPECIFIED			DATE	NAME						
DIMENSIONS ARE IN INCHES			7/27/59	SCHEMATIC						
TOLERANCES ON DIMENSIONS			CHECKER	"VR FLIP FLOP"						
Ø PLACES 2.00 1 PLACES 2.00			APPROVAL	SCALE NONE						
4 PLACES 2.00 ANGULAR 2.1"			SEARCHER	DWG. NO.						
BREAK EDGES AND DIAZ.			APPROVAL	L200006163						
			5/2/60							

REVISIONS			
NO.	DESCRIPTION	DATE	APPROVAL
3	REVISED & REDRAWN PER E.O. GOIGG	12-7-60	DR. DOYLE
		1-7-51	12-7-51



L200007324

2. ALL DIODES TO BE PER L55100055E.  
 1. ALL RESISTORS TO BE 1/2 W ± 5% CARBON UNLESS OTHERWISE STATED.



ITEM	QTY	PART NO.	DESCRIPTION	UNIT	REVISION	DATE
LIST OF MATERIAL						
			DESIGNED BY J. ZIEBA			
			CHECKED BY J. M. LOWRY			
			APPROVED BY C. W. JOHNSON			
MATERIAL			CONTRACT NO.			
APPLICATION			SCALE NONE			

**SCHEMATIC  
READ AMPLIFIER,  
MAIN MEMORY**  
SERIAL 1 THRU 60

L200007324

986 6000027

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1	REVISED PER E068447	20 NOV 51	J. H. [Signature]
2	REVISED PER E068519	19 DEC 51	J. H. [Signature]




- NOTES
2. DIODES TO BE PER L531 000 552.
  1. ALL RESISTORS TO BE 1/2W, ±5%.

L535003709		4010	DATE JUN 31 1951	<b>SCHMATIC READ AMPLIFIER MAIN MEMORY SERIAL GIUP</b>	L200009985
APPLICATION	USED ON	CONTRACT NO.	SCALE		
CODE	WT.		SHEET OF		

L200009985

REVISIONS			
QTN	DESCRIPTION	DATE	APPROVAL
2	REVISED & REDRAWN PER EQ. 56979		



L2000027

2. DIODES TO BE PER L531000552.  
 1. ALL RESISTORS TO BE 1/4W 5% CARBON UNLESS OTHERWISE STATED.  
 NOTES:



ITEM	QTY	LIBRARY NO.	DESCRIPTION	MATL.	DATE	BY	CHKD
LIST OF MATERIAL							
<p>UNLESS OTHERWISE SPECIFIED            DIMENSIONS ARE IN INCHES            TOLERANCES ON DIMENSIONS            FRACTIONAL .5 PLACES ±.010            3 PLACES ±.005            DECIMALS ±.1" SQUARE DIMS ±.005 DIA.            SURFACE FINISH</p> <p>DO NOT SCALE THIS DRAWING</p> <p>MATERIAL</p>							
L535 000849 4010			DRAFTSMAN <b>J. ZIEBP</b> 10/20/60		TITLE <b>SCHMATIC            READ AMPLIFIER            CLOCK            SERIAL 1 THRU 60</b>		
NEXT ASSY. USED ON			CHECKED <b>J.N. Lowry</b> 10/20/60		DATE <b>8-0-60</b>		
APPLICATION			APPROVAL <b>C.W. Johnson</b> 8-0-60		CONTRACT NO.		
					SCALE		UNIT WT.
							L200006160

DRAWING 11

A4-19

896 600 0017

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1.	REVISED PER EO 68439	20 JUN 61	[Signature]
2.	REVISED PER EO 68517	23 JUN 61	[Signature]



NOTES:  
 2. DIODES TO BE PER LS31 000 552.  
 1. ALL RESISTORS TO BE 1/2 W, ±5%.

L2700 09 983


E. O'S ATTACHED	

1575 008 107 NEW ASSY. USED ON	4010 CONTRACT NO.	DATE 5 JUN 61 7/61	<b>SCHEMATIC          READ AMPLIFIER          CLOCK          SERIAL GI &amp; UP</b>	L2700 09 983
-----------------------------------	----------------------	--------------------------	---	--------------

**NOTES:**

1. ALL RESISTORS TO BE 1/2 W 5%.  
 2. TRANSISTORS Q2, Q3, Q5 & Q6 TO BE 2N1301 PER L532000520 OR EQUIV. PER E.S. L532000520.  
 3. ALL DIODES PER L531000552.  
 4. BLOCKING OSCILLATOR TRANSFORMERS PCA TYPE TT211-0.5 PER L504000520  
 5. DELAY LINES E1 THRU E6 ARE 100-100 STYLE ASP: AC-DC ELECTRONICS INC.

REV	DESCRIPTION	DATE	APPROVAL
1	Added Sig. Delay. CFF Flip-Flop (Clock Read Flip-Flop) Has Clock Read Flip-Flop (Pulsed) Clock Read Flip-Flop Has Clock Read Flip-Flop (True) See E054770	2-2-60	W.L. [Signature]
2	REVISED PER E.O. NO. 62502	10-1-51	[Signature]




L200006166

DRAWING 13

A4-23

ITEM	QTY	LIBRARY/DCP NO.	DESCRIPTION	DATE	MATL. SPEC.	UNIT WT.																										
<b>LIST OF MATERIAL</b>																																
<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">DESIGNED BY <b>A.P. KIRATEIS</b></td> <td style="width: 10%;">DATE <b>12-20-50</b></td> <td colspan="4" rowspan="4" style="text-align: center; vertical-align: middle;"> <b>SCHEMATIC CLOCK GENERATOR</b> </td> </tr> <tr> <td>CHECKED BY</td> <td></td> </tr> <tr> <td>REVISION</td> <td></td> </tr> <tr> <td>DATE</td> <td></td> </tr> <tr> <td colspan="3">MATERIAL</td> <td>SCALE</td> <td>UNIT WT.</td> <td colspan="2">L200006166</td> </tr> <tr> <td colspan="3">APPLICATION</td> <td colspan="4"></td> </tr> </table>							DESIGNED BY <b>A.P. KIRATEIS</b>	DATE <b>12-20-50</b>	<b>SCHEMATIC CLOCK GENERATOR</b>				CHECKED BY		REVISION		DATE		MATERIAL			SCALE	UNIT WT.	L200006166		APPLICATION						
DESIGNED BY <b>A.P. KIRATEIS</b>	DATE <b>12-20-50</b>	<b>SCHEMATIC CLOCK GENERATOR</b>																														
CHECKED BY																																
REVISION																																
DATE																																
MATERIAL			SCALE	UNIT WT.	L200006166																											
APPLICATION																																
<p>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS: FRACTIONAL 3 PLACES ±.000 2 PLACES ±.005 1 PLACE ±.010 ANGLES ±1° BREAKS SHOWN AND DIM. SURFACE FINISH DO NOT SCALE THIS DRAWING</p> <p>453900000 4010</p> <p>NEXT ARMY. USED ON</p>																																



- 4. THE EXACT VALUES OF THE RESISTORS MARKED  $\square$  TO BE DETERMINED BY TEST EVALUATION.
- 5. DIODES TO BE PER LS8100552.
- 2. ALL RESISTORS 1/4W, 5% CARBON.
- 1. TRANSISTORS ARE 2N404 EXCEPT AS NOTED.



NOTES:

<p>APPROVED FOR RELEASE</p> <p>DATE 08-11-2013</p>		<p>LIST OF MATERIAL</p> <p>SCHEMATIC HORIZONTAL DRIVE CARD</p>	<p>192 900 0021</p>
--	--	--	---------------------



120006242

REVISIONS			
REV.	DESCRIPTION	DATE	APPROVAL
3	REVISED & REDRAWN PER E.O. 65420	APR 61	





- NOTES
1. TRANSISTORS ARE 2N404 EXCEPT AS NOTED.
  2. ALL RESISTORS ARE 1/2W ± 5% CARBON
  3. THE EXACT VALUES OF THE RESISTORS MARKED [K] TO BE DETERMINED BY TEST EVALUATION.
  4. DIODES TO BE PER L551 000 552.

REDUCED REPRODUCIBLE IN SYSTEM. REORDER REPRODUCIBLE WHEN CHANGES MADE.

L551 000 552		4010		NEXT ASSY USED ON		APPLICATION	
MATERIAL				DO NOT SCALE THIS DRAWING			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES FRACTIONAL DIMENSIONS SHALL BE PLACED AS SHOWN AND DECIMAL DIMENSIONS SHALL BE PLACED AS SHOWN SURFACE FINISH 125				DRAWN BY W.P. KIEATZIS			
DATE 12/1/50				CHECKED BY C.W. JOHNSON			
APPROVED BY C.W. J.				CONTRACT NO.			
SCALE				UNIT WT.			
LIST OF MATERIAL				SHEMATIC VERTICAL DRIVE CARD			
L700 006 242				L700 006 242			

120006242

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
2	REVISED & RELEASING PER E.O. 65935	5/2/64	DR. GEARCY



NOTES:  
 2. DIODES TO BE PER LES1000352.  
 1. ALL RESISTORS ARE 1/2 W. ±5%.



DRAFTSMAN <b>ASHTON</b>		DATE 7/7/64	<b>SCHEMATIC INVERTER CARD</b>
CHECKER			
ENGINEER <b>E.W. JOHNSON</b>		4/1/64	
APPROVAL <b>C.W.J.</b>		7/1/64	<b>L200006164</b>
CONTRACT NO.			

L200006164

NOTES:

1. ALL DIODES, SYLVANIA D1243 PER L531000516 OR EQUIV. PER ES-L531000516
2. ALL RESISTORS  $\frac{1}{2}$  W  $\pm 5\%$
3. TRANSISTORS 2N1301 PER L532000520 OR EQUIV. PER ES-L532000520.
4. TRANSISTORS 2N404 PER L532000087 OR EQUIV. PER ES-L532000087.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVAL
1	REVISED PER E.O. # 54709	10-11-66	DUBANT TB+C



REDUCED REPRODUCIBLE  
IN SYSTEM. REORDER  
REPRODUCIBLE WHEN  
CHANGES MADE


L200006167

REV	REV'D	PART NO.	DESCRIPTION	DATE	DATE	DATE	DATE
LIST OF MATERIAL							
			SCHEMATIC, TRIPLE FLIP-FLOP				
			L200006167				
APPROVAL		DATE		SCALE		BY	
C. A. H.				NONE		BY	
U. WALTER JOHNSON		7/14/66					
APPROVAL							
CONTRACT NO.							
APPLICATION							
L535000847 4Q10							
NEXT ASSY. USED ON							
APPROVAL							

**NOTES:**

1. CAPACITORS C2 & C4 ARE FIXED, FILM- DIELECTRIC PER L605001571 OR EQUIV.
2. CAPACITORS C1 & C3 ARE FIXED- ELECTROLYTIC PER L605000750 OR EQUIV.


REVISIONS			
QTY	DESCRIPTION	DATE	APPROVAL
1	E.O. 51920 SEE EQ. FOR CHANGES	11-18-60	DR. DOYLE
2	2 Max E, Assoc & Terminal To +12 V Bracket. See E.O. 54769	12-18-60	DR. FARBER



L200007293 2

ITEM	QTY	LABORATORY NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
<b>LIST OF MATERIAL</b>						
<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE SHOWN FRACTIONAL 3 PLACES ±.010 DECIMAL 2 PLACES ±.005 ANGLES ±1° SURFACE FINISH</small> <small>DO NOT SCALE THIS DRAWING</small>			<b>SCHEMATIC POWER DISTRIBUTION</b>			
<small>DESIGNED BY</small> W.P. KIRATZIS			<small>DATE</small> 2 JUN 1960			
<small>CHECKED BY</small> [Signature]			<small>DATE</small> 13 JUN 1960			
<small>MATERIAL</small> L585000082 4010			<small>SCALE</small> [Blank]			
<small>APPROVED BY</small> [Signature]			<small>UNIT WT.</small> [Blank]			
<small>APPLICATION</small> [Blank]			L200007293			

REVISIONS			
BY	DESCRIPTION	DATE	APPROVAL
1	REVISED & REDRAWN PER D.O. 62546	10/21/51	[Signature]




1 SCHEMATIC REFERENCE, POWER EQUIPMENT CO., GALLON, OHIO.

NOTES:

LIST OF MATERIAL		SCHEMATIC POWER SUPPLY	
Q1	2N527	Q2	2N527
Q3	2N456	Q4	2N277
Q5	2N277	Q6	2N277
Q7	2N527	Q8	2N456

L200009535




2 ALL CAPACITORS ARE IN  $\mu$ F.  
 1. SCHEMATIC REFERENCE: ACME ELECTRIC CORP'N, CUBA, N.Y. POWER SUPPLY TYPE 41090  
 NOTES: UNLESS OTHERWISE SPECIFIED.

L20000286		ACIC	APPROVED	DATE	SCALE	BY	APP. NO.	2 of 2
L20000286		ACIC	APPROVED	DATE	SCALE	BY	APP. NO.	2 of 2
L20000286		ACIC	APPROVED	DATE	SCALE	BY	APP. NO.	2 of 2

SCHEMATIC  
 POWER SUPPLY  
 SER. 61 & UP


L200009535



1. SCHEMATIC REFERENCE : POWER EQUIPMENT CO. GALION PLANT - GALION, OHIO

NOTES:


L200002 384		REVISION	DATE	APPROVAL
3	REVISED + REDRAWN PER E.O. 66006			



NOTES:  
 3 FOR WIRE RUNNING LIST SEE L541 000 566.  
 2 ALL POTENTIOMETERS IDENTIFIED BY A=1, B=2, C=3.  
 1. ALL RESISTORS 1/2 W ±5%

L200002 384		DATE	SCALE	APP. BY	DATE	SCALE	APP. BY	DATE	SCALE	APP. BY	
DESIGNED BY	ASHTON	7/21/64	1/4"		7/21/64	1/4"		7/21/64	1/4"		
CHECKED BY	A. JAFFE	7/21/64			7/21/64			7/21/64			
DRAWN BY	C.W. JOHNSON	7/21/64			7/21/64			7/21/64			
APPROVED BY	C.W. JOHNSON	7/21/64			7/21/64			7/21/64			
CONTRACT NO.		SCALE		APP. BY		DATE		SCALE		APP. BY	
L200002 384		1/4"		C.W. JOHNSON		7/21/64		1/4"		C.W. JOHNSON	
MATERIAL		DO NOT SCALE THIS DRAWING		APPLICATION		L200002 384		L200002 384		L200002 384	





691 900 007

REVISIONS			
REV.	DESCRIPTION	DATE	APPROVAL
5	INCORPORATED B.O. 62670 - REVISED & REDRAWN PER E.O. 66012	15 MAY 1967	[Signature]

POWER CONT. FROM HORIZ. DRIVE CARD

HORIZ. CONT.  
FROM HORIZ. DRIVE CARD

TO VERTICAL DRIVE CARD

PART OF P73

1. FOR WIRE RUNNING LIST SEE L341 000 565

NOTES:

LIST OF MATERIAL			
DESIGNER	L. HAMILTON	DATE	5/10
CHECKED	A. H. JAFFESON		
TOOKNESS	C. W. JOHNSON		
APPROVAL	C. W. J.	PT.	1/10
CONTRACT NO.		SCALE	
		UNIT WT.	
			L200 006 159

APPENDIX 5

RPC-4500 TYPEWRITER AND READER-PUNCH SCHEMATICS

<u>DRAWING NO.</u>		<u>PAGE</u>
	Preface	A5-5
	RPC-4430 Card Identification Chart	A5-6
	Card No. 1 - Connector Chart	A5-8
1	Card No. 1 - System Control (On-Line)	A5-9
	Card No. 2 - Connector Chart	A5-10
2	Card No. 2 - System Control (On-Line)	A5-11
	Card No. 3 - Connector Chart	A5-12
3	Card No. 3 - System Control (On-Line)	A5-13
	Card No. 4 - Connector Chart	A5-14
4	Card No. 4 - System Control (On-Line)	A5-15
	Card No. 5 - Connector Chart	A5-16
5	Card No. 5 - System Control (On-Line)	A5-17
	Card No. 6 - Connector Chart	A5-18
6	Card No. 6 - System Control (On-Line)	A5-19
	Card No. 7 - Connector Chart	A5-20
7	Card No. 7 - Reader Control	A5-21
	Card No. 8 - Connector Chart	A5-22
8	Card No. 8 - Reader Control	A5-23
	Card No. 9 - Connector Chart	A5-24
9	Card No. 9 - Punch Control	A5-25
	Card No. 10 - Connector Chart	A5-26
10	Card No. 10 - Punch Control	A5-27
	Card No. 11 - Connector Chart	A5-28
11	Card No. 11 - Punch Control	A5-29
	Card No. 12 - Connector Chart	A5-30
12	Card No. 12 - System Control (Off-Line)	A5-31
	Card No. 13 - Connector Chart	A5-32
13	Card No. 13 - System Control (Off-Line)	A5-33
	Card No. 14 - Connector Chart	A5-34
14	Card No. 14 - Typewriter Control	A5-35
	Card No. 15 - Connector Chart	A5-36
15	Card No. 15 - Typewriter Control	A5-37
	Card No. 16 - Connector Chart	A5-38
16	Card No. 16 - Typewriter Control	A5-39
	Card No. 17 - Connector Chart	A5-40

APPENDIX 5 (Cont.)

<u>DRAWING NO.</u>		<u>PAGE</u>
17	Card No. 17 - Typewriter Control	A5-41
	Relay Board W - Relay Location Diagram	A5-43
	Relay Board W - Connector Chart	A5-44
18	Relay Board W	A5-47
	Relay Board X - Relay Location Diagram	A5-49
	Relay Board X - Connector Chart	A5-50
19	Relay Board X	A5-53
	Relay Board V <sub>2</sub> - Relay Location Diagram	A5-55
	Relay Board V <sub>2</sub> - Connector Chart	A5-56
20	Relay Board V <sub>2</sub>	A5-59
	Relay Board V <sub>1</sub> - Relay Location Diagram	A5-61
	Relay Board V <sub>1</sub> - Connector Chart	A5-62
21	Relay Board V <sub>1</sub>	A5-65
	Buss Circuits - Connector Chart	A5-67
22	Control Panel (Right)	A5-69
23	Control Panel (Left)	A5-71
24	Power Control Chassis	A5-73

PREFACE--Preceding each of the RPC-4430 schematic drawings (Card numbers 1 through 17) on the following pages is a Connector Chart that indicates the interconnecting wiring throughout the system. Each chart contains the following data:

1. Connector pin numbers in top to bottom order.
2. Signal identification for each pin.
3. Connector symbol and pin designation for all interconnecting circuit points.
4. System symbol for interconnecting points.

Following the schematic drawings for cards 1 through 17 is a group of schematics for the relay boards in the 4430. Each of these schematics is preceded by a Relay Location Chart in addition to a Connector Chart. These connector charts show:

1. Contact number: these correspond to contact numbers on the relay board schematic.
2. Contact state:
  - NO= normally open = on-line
  - NC= normally closed = off-line
  - OS= operating strap
3. The switch point: shows connector pin designation of associated points, i.e., NO or NC is followed by its OS, and an OS is followed by both its NO and NC contacts.

Finally, following the schematic for Relay Board V<sub>1</sub> is a Connector Chart for junction strips J27 and J28 and some miscellaneous signals having many tie points. This Buss Circuit Connector Chart shows the signals in order by symbol.

The table on the following page shows the abbreviations for system or unit nomenclature.

RPC-4430 CARD IDENTIFICATION CHART

CONNECTOR NUMBER	SYMBOL	SYSTEM OR UNIT NAME	
J1 - J6	NSC	ON-LINE SYSTEM CONTROL	
J7 - J8	RC	READER CONTROL	
J9 - J11	PC	PUNCH CONTROL	
J12 - J13	FSC	OFF-LINE SYSTEM CONTROL	
J14 - J17	T/WC	T/W CONTROL	
J21	WR	W RELAY CARD - READER	
J22	XP	X RELAY CARD - PUNCH	
J25	V <sub>2</sub> T/W	V <sub>2</sub> RELAY CARD - T/W	
J26	V <sub>1</sub> T/W	V <sub>1</sub> RELAY CARD - T/W	
J27 - J28	JUNC	JUNCTION CARD	
J29 - J32	A T/W C	AUXILIARY T/W CONTROL	
J42	ND	NEXT DEVICE	
J43	A T/W U	AUXILIARY T/W UNIT	
J44	T/W U	T/W UNIT	
J45	COMP	COMPUTER (4010)	
J46	ACP	L.H. CONTROL PANEL	
J47	PCP	R.H. CONTROL PANEL	
P49	PCU	POWER CONTROL UNIT	
P50	RPU	READER/PUNCH UNIT	

J1 (NSC) CARD 1 ON-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24c	POWER											
B	B <sub>1</sub>	J45-F	COMP	J3-c	NSC	J4-U	NSC						
C													
D	B <sub>2</sub>	J45-E	COMP	J3-e	NSC	J4-v	NSC						
E	P70	J45-I	COMP										
F	Y <sub>o</sub>	J2-M	NSC	J6-T	NSC								
H	B <sub>3</sub>	J45-D	COMP	J3-E	NSC	J4-e	NSC						
J	P50	J45-R	COMP										
K	P60	J45-S	COMP										
L	B <sub>3</sub> *	J27-V	JUNC	J27-U	JUNC	J21-f2	WR	J26-U2	V <sub>1</sub> T/W	J31-L	AT/WC	J42-D	ND
M	B <sub>2</sub> *	J27-S	JUNC	J27-T	JUNC	J21-f1	WR	J26-Y2	V <sub>1</sub> T/W	J31-H	AT/WC	J42-C	ND
N	B <sub>1</sub> *	J27-P	JUNC	J27-R	JUNC	J21-M2	WR	J26-Z2	V <sub>1</sub> T/W	J31-J	AT/WC	J42-B	ND
P	GND												
R													
S	P40	J45-P	COMP										
T	B <sub>4</sub> *	J27-W	JUNC	J27-X	JUNC	J21-A1	WR	J26-V2	V <sub>1</sub> T/W	J31-E	AT/WC	J42-F	ND
U													
V	B <sub>4</sub>	J45-C	COMP	J3-C	NSC	J4-S	NSC						
W	B <sub>3</sub>	J3-b	NSC	J4-Y	NSC								
X	B <sub>2</sub>	J3-d	NSC	J4-W	NSC								
Y	B <sub>1</sub>	J3-f	NSC	J4-X	NSC								
Z	B <sub>4</sub>	J3-Z	NSC	J4-Z	NSC								
a	L <sub>e1</sub>	J47-k	PCP	J2-L	NSC								
b	B <sub>1p</sub>	J42-f	ND	J8-D	RC	J11-Z	PC	J14-N	T/WC	J29-N	AT/WC		
c	B <sub>2p</sub>	J42-j	ND	J8-F	RC	J11-Y	PC	J14-T	T/WC	J29-T	AT/WC		
d	B <sub>3p</sub>	J42-k	ND	J8-H	RC	J11-U	PC	J14-U	T/WC	J29-U	AT/WC		
e	B <sub>4p</sub>	J42-n	ND	J8-J	RC	J11-X	PC	J14-M	T/WC	J29-M	AT/WC		
f	B'	J2-a	NSC	J4-d	NSC	J5-b	NSC						
h													
j													
k	+24c	POWER											




J2 (NSC) CARD 2 ON-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24c	POWER											
B													
C													
D	B7												
E	B7	J3-H	NSC										
F	P20	J45-M	COMP										
H	B6	J45-A	COMP	J3-K	NSC	J4j	NSC						
J													
K	P30	J45-N	COMP										
L	Le1	J1-a	NSC	J47-k	PCP								
M	Yo	J1-F	NSC	J6-T	NSC								
N													
P	GND												
R													
S													
T	B7*	J27-c	JUNC	J27-d	JUNC	J21-Z1	WR	J26-k1	V1T/W	J31-a	AT/WC	J42-L	ND
U	B6*	J27-a	JUNC	J27-b	JUNC	J21-a1	WR	J26-k2	V1T/W	J31-C	AT/WC	J42-K	ND
V	B5*	J27-Y	JUNC	J27-Z	JUNC	J21-a2	WR	J26-W1	V1T/W	J31-N	AT/WC	J42-H	ND
W	Yo	J45-V	COMP	J5-a	NSC								
X	B6	J3-V	NSC	J4-b	NSC								
Y	B5	J45-B	COMP	J3-J	NSC	J4-h	NSC						
Z	B5	J3-X	NSC	J4-a	NSC								
a	B'	J1-f	NSC	J4-d	NSC	J5-b	NSC						
b	B7p	J42-s	ND	J11-V	PC								
c	B6p	J42-r	ND	J8-Y	RC	J11-a	PC	J14-L	T/WC	J29-L	AT/WC		
d	E	J3-a	NSC										
e	B5p	J42-p	ND	J8-K	RC	J11-W	PC	J14-K	T/WC	J29-K	AT/WC		
f													
h													
j													
k	+24c	POWER											



REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL



3. ALL DIODES TO BE CTP 770 PER L531000523.  
 2. ALL TRANSISTORS TO BE 2N1130, PER L532000521, OR EQUIV. PER ES. L532000521.  
 1. ALL RESISTORS 1/2W ±5% CARBON UNLESS OTHERWISE STATED.  
 NOTES:

ITEM	REV'D	LIBRARY NO.	DESCRIPTION	QTY.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
SCHEMATIC SYSTEM CONTROL (ON-LINE) CARD # 2						
L200006246						

L200006246



DRAWING 2 AS-11

J3 (NSC) CARD 3 ON-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS					
A	-24c	POWER					
B							
C	B <sub>4</sub>	J1-V	NSC	J4-S	NSC	J45-C	COMP
D							
E	B <sub>3</sub>	J1-H	NSC	J4-e	NSC	J45-D	COMP
F							
H	B <sub>7</sub>	J2-E	NSC				
J	B <sub>5</sub>	J2-Y	NSC	J4-h	NSC	J45-B	COMP
K	B <sub>6</sub>	J2-H	NSC	J4-j	NSC	J45-A	COMP
L							
M							
N							
P	GND						
R							
S							
T	L <sub>b-4</sub>	J47-X	PCP				
U	L <sub>c-13</sub>	J47-H	PCP				
V	B <sub>6</sub>	J2-X	NSC	J4-b	NSC		
W	L <sub>d-6</sub>	J47-d	PCP	J5-C	NSC		
X	B <sub>5</sub>	J2-Z	NSC	J4-a	NSC		
Y	L <sub>d-3</sub>	J47-c	PCP	J6-W	NSC		
Z	B <sub>4</sub>	J1-Z	NSC	J4-Z	NSC		
a	E	J2-d	NSC				
b	B <sub>3</sub>	J1-W	NSC	J4-Y	NSC		
c	B <sub>1</sub>	J1-B	NSC	J4-U	NSC	J45-F	COMP
d	B <sub>2</sub>	J1-X	NSC	J4-W	NSC		
e	B <sub>2</sub>	J1-D	NSC	J4-V	NSC	J45-E	COMP
f	B <sub>1</sub>	J1-Y	NSC	J4-X	NSC		
h							
j							
k	+24c	POWER					

L700006247

REVISIONS			
NO.	DESCRIPTION	DATE	APPROVAL
2	REVISED & REDRAWN PER EQ 68459	12/20/68	[Signature]



- NOTES:
1. ALL RESISTORS 1/2 W ± 5% CARBON UNLESS OTHERWISE SPECIFIED.
  2. ALL DIODES TO BE PER LS31 000 552.
  3. ALL TRANSISTORS TO BE N400A PER LS32 000 563.


DESIGNED BY	W. J. JOHNSON	DATE	12/20/68
CHECKED BY	[Signature]	DATE	12/20/68
APPROVED BY	[Signature]	DATE	12/20/68
PROJECT NO.	4430	CONTRACT NO.	
APPLICATION	SCHEMATIC SYSTEM CONTROL (ONLINE) CARD #3		
L700006247			L700006247

J4 (NSC) CARD 4 ON-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24c	POWER											
B	<u>C</u>	J6-d	NSC										
C	C	J6-e	NSC										
D													
E	L <sub>g</sub> -1	J47-j	PCP										
F													
H	L <sub>f</sub> -1	J47-h	PCP										
J													
K	<u>B</u> *	J5-f	NSC	J6-U	NSC								
L													
M	<u>M</u>	J47-K	PCP										
N													
P	GND												
R													
S	<u>B</u> <sub>4</sub>	J3-C	NSC	J1-V	NSC	J45-C	COMP						
T	<u>S</u>	J42-V	ND	J5-d	NSC	J8-W	RC	J11-R	PC	J14-W	T/WC	J17-d	T/WC
		J32-d	AT/WC	J29-W	AT/WC								
U	<u>B</u> <sub>1</sub>	J3-c	NSC	J1-B	NSC	J45-F	COMP						
V	<u>B</u> <sub>2</sub>	J3-e	NSC	J1-D	NSC	J45-E	COMP						
W	<u>B</u> <sub>2</sub>	J3-d	NSC	J1-X	NSC								
X	<u>B</u> <sub>1</sub>	J3-f	NSC	J1-Y	NSC								
Y	<u>B</u> <sub>3</sub>	J3-b	NSC	J1-W	NSC								
Z	<u>B</u> <sub>4</sub>	J3-Z	NSC	J1-Z	NSC								
a	<u>B</u> <sub>5</sub>	J3-X	NSC	J2-Z	NSC								
b	<u>B</u> <sub>6</sub>	J3-V	NSC	J2-X	NSC								
c	<u>U</u>	J42-W	ND	J11-M	PC	J17-j	T/WC	J32-j	AT/WC				
d	<u>B</u> '	J2-a	NSC	J5-b	NSC	J1-f	NSC						
e	<u>B</u> <sub>3</sub>	J3-E	NSC	J1-H	NSC	J45-D	COMP						
f	L <sub>b</sub> -7	J47-W	PCP										
h	<u>B</u> <sub>5</sub>	J3-J	NSC	J2-Y	NSC	J45-B	COMP						
j	<u>B</u> <sub>6</sub>	J3-K	NSC	J2-H	NSC	J45-A	COMP						
k	+24c	POWER											

972 000027

REVISIONS			
REV	DESCRIPTION	DATE	APPROVAL
1	REVISED & REDRAWN PER E.O. 66068		DR SEARY 1/2/62



2. ALL DIODES TO BE PER L531000552.  
 1. ALL RESISTORS 1/2 W ±6% CARBON UNLESS OTHERWISE SPECIFIED.

NOTES:

APPROVED BY	DATE	DESIGNED BY	DATE
REVISED BY	DATE	TESTED BY	DATE
L200 006 248		L200 006 248	
APPLICATION	USED ON	CONTRACT NO.	

**SCHEMATIC SYSTEM CONTROL (ON LINE) CARD 4**

**L200 006 248**



J5 (NSC) CARD 5 ON-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24c	POWER											
B													
C	L <sub>d</sub> -6	J3-W	NSC	J47-d	PCP								
D	R <sub>2</sub>	J27-C	JUNC	J27-D	JUNC	J22-L1	XP	J25-E1	V <sub>2</sub> T/W	J32-V	AT/WC	J42-b	ND
E	Z <sub>r</sub>	J6-X	NSC										
F	Z <sub>o</sub>	J45-K	COMP										
H	P <sub>o</sub>	J45-V	COMP	J6-S	NSC								
J	I <sub>c</sub>	J6-Z	NSC										
K	L <sub>h</sub> -1	J47-p	PCP										
L	I <sub>c</sub>												
M	Y <sub>i</sub>	J45-W	COMP										
N													
P	GND												
R													
S	L <sub>b</sub> -8	J47-b	PCP										
T	L <sub>j</sub> -1	J47-e	PCP										
U	L <sub>b</sub> -3	J47-Y	PCP										
V	G <sub>c</sub>	J27-E	JUNC	J27-F	JUNC	J22-J2	XP	J25-P1	V <sub>2</sub> T/W	J32-D	AT/WC	J42-e	ND
W	G <sub>c</sub>	J6-D	NSC										
X	L <sub>e</sub> -4	J47-m	PCP										
Y	Z <sub>s</sub>	J45-L	COMP										
Z	L <sub>i</sub> -1	J47-E	PCP										
a	Y <sub>o</sub>	J2-W	NSC	J45-V	COMP								
b	B'	J4-d	NSC	J2-a	NSC	J1-f	NSC						
c	Z <sub>b</sub>	J45-H	COMP	J47-Z	PCP								
d	S	J42-V	ND	J4-T	NSC	J8-W	RC	J11-R	PC	J14-W	T/WC	J17-d	T/WC
e	L <sub>b</sub> -5	J47-a	PCP										
f	B*	J4-K	NSC	J6-U	NSC								
h	r <sub>2</sub>	J42-c	ND										
j													
k	+24c	POWER											

Z<sub>b</sub> disconnected from  
J45H  
Z<sub>s</sub> disconnected from  
J45L

102 L00 0027

REVISIONS			
NO.	DESCRIPTION	DATE	APPROVAL
3	REVISED & REDRAWN PER E.O. 68 472	17 MAR 68	J. S. [Signature]



- NOTES:
4. CIRCUIT USED ONLY WHEN SYSTEM CONTAINS MORE THAN 31 OUTPUT DEVICES (RE: Z2 CIRCUIT).
  3. ALL TRANSISTORS TO BE N400 A PER L532000563.
  2. ALL DIODES TO BE PER L531000552.
  1. ALL RESISTORS 1/2W ±5% CARBON UNLESS OTHERWISE SPECIFIED.


102 L00 0027	449	CONTRACT NO.	SCALE	BY	DATE	APP'D
DRAFTSMAN: N. K. V. [Signature] CHECKED: J. U. F. F. S. [Signature] ENGINEER: N. J. M. [Signature] APPROVED: L. W. J. [Signature]			SCHEMATIC SYSTEM CONTROL (ON LINE) CARD 6 L200007201			

J6 (NSC) CARD 6 ON-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24c	POWER											
B													
C													
D	G <sub>c</sub>	J5-W	NSC										
E	B*	J42-A	ND	J27-M	JUNC	J27-N	JUNC	J21-Y1	WR	J26-b2	V <sub>1</sub> T/W	J31-c	AT/WC
F	Z <sub>i</sub>	J45-i	COMP	J47-f	PCP								
H	A <sub>c</sub>												
J													
K	R <sub>1</sub>	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J22-M2	XP	J22-V1	XP	J25-E2	V <sub>2</sub> T/W
		J25-J1	V <sub>2</sub> T/W	J32-K	AT/WC	J42-Y	ND						
L	Z <sub>r</sub>	J47-n	PCP										
M	K <sub>c</sub>	J42-T	ND	J31-X	AT/WC	J25-W2	V <sub>2</sub> T/W						
N	A <sub>p</sub>	J27-H	JUNC	J27-J	JUNC	J25-W	V <sub>2</sub> T/W	J31-Y	AT/WC	J46-k	ACP	J32-B	AT/WC
		J17-B	T/WC	J42-S	ND								
P	GND												
R													
S	P <sub>o</sub>	J5-H	NSC	J45-U	COMP								
T	Y <sub>o</sub>	J2-M	NSC	J1-F	NSC								
U	B*	J5-f	NSC	J4-K	NSC								
V	A <sub>c</sub>												
W	L <sub>d</sub> -3	J3-Y	NSC	J47-c	PCP								
X	Z <sub>r</sub>	J5-E	NSC										
Y	Z <sub>q</sub>	J45-Y	COMP										
Z	I <sub>c</sub>	J5-J	NSC										
a	r <sub>3</sub>	J42-P	ND										
b	R <sub>3</sub>	J27-A	JUNC	J27-B	JUNC	J21-K1	WR	J25-V2	V <sub>2</sub> T/W	J31-U	AT/WC	J42-N	ND
c	r <sub>1</sub>	J42-Z	ND										
d	C	J4-B	NSC										
e	C	J4-C	NSC										
f	L <sub>g</sub> -13	J47-J	PCP										
h	L <sub>f</sub> -13	J47-L	PCP										
j													
k	+24c	POWER											



REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1	EO # 49532 SEE EO FOR CHANGES	6-22-60	DR. BRUNER
2	REVISED PER E.O. 57032	11/10/60	DR. DOYLE



4. PHANTOM COMPONENTS ARE NEEDED ONLY WHEN SYSTEM CONTAINS MORE THAN 31 OUTPUT DEVICES (RE: I CIRCUIT), OR 31 INPUT DEVICES (RE: Y3 CIRCUIT).
3. ALL DIODES TO BE CTP 790, PER L531000523.
2. ALL TRANSISTORS TO BE 2N1130 PER L532000521 OR EQUIV PER ES L532000521.
1. ALL RESISTORS 1/2W ±5% CARBON UNLESS OTHERWISE STATED.

ITEM	REQ'D	NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS FRACTIONAL 3 PLACES ±.010 2 PLACES ±.02 4 PLACES ±.005 ANGLES ± 1° BREAK EDGES .005 MAX. SURFACE FINISH 125			DRAFTSMAN <b>NORVELL</b> DATE <b>11-1-59</b> CHECKER <b>W. J. Washburn</b> DATE <b>5/24/60</b> APPROVAL <b>C. W. Johnston</b> DATE <b>5/24/60</b> CONTRACT NO.			
L535000521 4430			<b>SCHMATIC SYSTEM CONTROL (ONLINE) LARD 6</b>			
NEXT ASSY. USED ON			SCALE UNIT WT.			
APPLICATION			L200006236			


J7 (RC) CARD 7 READER CONTROL

PIN	LOGIC TERM	TIE POINTS	
A	-24m	POWER	
B			
C	N <sub>8</sub>	P50-25	RPU
D	W <sub>13b</sub>	J21-Y2	WR
E	N <sub>9</sub>	P50-57	RPU
F	T <sub>4</sub>	P50-61	RPU
H	T <sub>3</sub>	P50-60	RPU
J	W <sub>2a</sub>	J21-H2	WR
K	T <sub>2</sub>	P50-59	RPU
L	T <sub>1</sub>	P50-58	RPU
M	W <sub>8b</sub>	J21-e2	WR
N	W <sub>7b</sub>	J21-e1	WR
P	GND	<del>J22-E2</del>	XF
R	W <sub>6b</sub>	J21-M1	WR
S	L <sub>1</sub>	J47-U	PCP
T	L <sub>2</sub>	J47-T	PCP
U	L <sub>3</sub>	J47-S	PCP
V	W <sub>9b</sub>	J21-A2	WR
W	L <sub>4</sub>	J47-R	PCP
X			
Y	T <sub>7</sub>	P50-64	RPU
Z	T <sub>6</sub>	P50-63	RPU
a	T <sub>5</sub>	P50-62	RPU
b	W <sub>10b</sub>	J21-62	WR
c	L <sub>5</sub>	J47-P	PCP
d	W <sub>11b</sub>	J21-b1	WR
e	L <sub>6</sub>	J47-N	PCP
f	W <sub>12b</sub>	J21-Z2	WR
h	L <sub>7</sub>	J47-M	PCP
j			
k	+24m	POWER	



J8 (RC) CARD 8 READER CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24m	POWER											
B													
C													
D	B1p	J1-b	NSC	J11-Z	PC	J42-f	ND	J14-N	T/WC	J29-N	AT/WC		
E	W4b	J21-P2	WR										
F	B2p	J42-j	ND	J1-c	NSC	J11-Y	PC	J14-T	T/WC	J29-T	AT/WC		
H	B3p	J42-k	ND	J1-d	NSC	J11-U	PC	J14-U	T/WC	J29-U	AT/WC		
J	B4p	J42-n	ND	J1-e	NSC	J11-X	PC	J14-M	T/WC	J29-M	AT/WC		
K	B5p	J42-p	ND	J2-e	NSC	J11-W	PC	J14-K	T/WC	J29-K	AT/WC		
L	L <sub>n</sub> -13	J46-V	ACP										
M	W5-b	J21-N2	WR										
N													
P	GND												
R													
S	Q <sub>r</sub>	J21-J1	WR										
T	L <sub>n</sub> -1	J46-S	ACP										
U	N10	P50-29	RPU										
V	N13	P50-5	RPU	P50-4	RPU								
W	S	J42-V	ND	J4-T	NSC	J5-d	NSC	J11-R	PC	J14-W	T/WC	J17-d	T/WC
		J32-d	AT/WC	J29-W	AT/WC								
X	Q <sub>r</sub>	J21-P1	WR										
Y	B6p	J42-r	ND	J2-c	NSC	J11-a	PC	J14-L	T/WC	J29-L	AT/WC		
Z	N11	P50-24	RPU										
a	N12	P50-28	RPU										
b	N14	P50-7	RPU										
c	L9	J46-v	ACP										
d	W14b	J21-R1	WR	J12-Z	FSC								
e	L <sub>v</sub> -8	J46-n	ACP										
f	W2b	J21-H1	WR										
h	N15	P50-27	RPU										
j	N16	P50-31	RPU										
k	+24m	POWER											



REV.	DESCRIPTION	DATE	APPROVAL
1	EDW 54852 SEE E.O. FOR CHANGES	9-13-64 9-22-64	J. K. ...

- NOTES:
- ALL DIODES TO BE CTP710, PER L531000523.
  - ALL TRANSISTORS TO BE 2N1130 PER L532000521, OR EQUIV, PER ES L532000521, EXCEPT Q7 WHICH IS 2N674 PER L532000520.
  - ALL RESISTORS 1/2 W ±5% CARBON UNLESS OTHERWISE STATED.

TYPE	REV.	LABORATORY NO.	DESCRIPTION	DATE	SUPPL. SPEC.	CONT. NO.	
			SCHEMATIC READER CONTROL CARD NO. 8				
3 ALL DIODES TO BE CTP710, PER L531000523. 2 ALL TRANSISTORS TO BE 2N1130 PER L532000521, OR EQUIV, PER ES L532000521, EXCEPT Q7 WHICH IS 2N674 PER L532000520. 1 ALL RESISTORS 1/2 W ±5% CARBON UNLESS OTHERWISE STATED.			DRAWING: LWR KIRATZIS CHECKED: [Signature] DATE: 5/27/60 MATERIAL: [Signature] DATE: 6/17/60	LIST OF MATERIAL NONE			L20006250
MATERIAL: 4450 USED ON: [Blank] APPLICATION: [Blank]							

New 4343 Mod.



J9 (PC) CARD 9 PUNCH CONTROL

PIN	LOGIC TERM	TIE POINTS			
A	-24m	POWER			
B					
C					
D	N <sub>17</sub>	P50-22 RPU	J22-M	XP	
E	X <sub>12b</sub>	J22-H1 XP			
F	O <sub>p</sub>	P50-21 RPU			
H					
J	X <sub>11b</sub>	J22-H2 XP			
K	O <sub>p</sub>				
L	N <sub>18</sub>	P49-s PCU	P50-6	RPU	
M	N <sub>19</sub>	P50-33 RPU			
N	N <sub>20</sub>	P50-19 RPU			
P	GND				
R	N <sub>21</sub>	P50-18 RPU			
S	H <sub>7</sub>	J12-F FSC			
T	H <sub>6</sub>	J13-b FSC	J15-f	T/WC	
U	H <sub>5</sub>	J13-c FSC	J15-e	T/WC	
V	H <sub>4</sub>	J13-d FSC	J15-W	T/WC	
W	H <sub>3</sub>	J13-e FSC	J15-X	T/WC	
X	H <sub>2</sub>	J13-f FSC	J15-H	T/WC	
Y	H <sub>1</sub>	J13-h FSC	J15-F	T/WC	
Z	X <sub>10a</sub>	J22-F2 XP			
a	X <sub>9a</sub>	J22-E1 XP			
b	X <sub>8a</sub>	J22-A2 XP			
c	X <sub>7a</sub>	J22-A1 XP			
d	L <sub>10</sub>	J46-p ACP			
e	X <sub>6a</sub>	J22-b2 XP			
f	X <sub>5a</sub>	J22-c1 XP			
h	X <sub>4a</sub>	J22-c2 XP			
j	V <sub>11Y</sub>	J14-R T/WC	J25-X1	V <sub>2</sub> T/W	
k	+24m	POWER			

NOTES:

1. ALL RESISTORS 1/2W ± 5% CARBON UNLESS OTHERWISE STATED.
2. ALL TRANSISTORS TO BE 2N1130, PER L532000521 OR EQUIV., PER ES L532000521, EXCEPT Q4 WHICH IS 2N674, PER L532000530.
3. ALL DIODES TO BE CTP-790, PER L531000523.

REVISIONS		
BY	DESCRIPTION	DATE
1	ADDED CAPACITOR C1, DIODE CR4, RESISTORS R28, R29, R30, & PN J Vary [EO 5170]	6/13/60



15290006251


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
FRACTIONAL 3 PLACES ± .010	DECIMAL 4 PLACES ± .0005
ANGLES ± 1' BREAK EDGES .005 MAX. SURFACE FINISH 125	
DO NOT SCALE THIS DRAWING	
MATERIAL	
L532000521	4430
NEXT ASSY.	USED ON
APPLICATION	

ITEM	REQ'D	NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
DRAFTSMAN W.P. KIRATZIS			DATE 6/27/60	SCHEMATIC PUNCH CONTROL CARD NO. 9		
CHECKER			DATE 6/13/60			
ENGINEER			DATE 6/13/60			
APPROVAL			DATE	SCALE		
CONTRACT NO.				UNIT WT.		
				4343 MOD (NEW)		
				L200006251		

J10 (PC) CARD 10 PUNCH CONTROL

PIN	LOGIC TERM	TIE POINTS	
A	-24m	POWER	
B	X13b	J22-N1	XP
C	X10b	J22-K2	XP
D	X9b	J22-C2	XP
E	X8b	J22-D1	XP
F	X7b	J22-D2	XP
H			
J			
K			
L	X6b	J22-d1	XP
M	X5b	J22-d2	XP
N	X4b	J22-f1	XP
P	GND		
R	N22	P50-20	RPU
S			
T	N29	P50-14	RPU
U	N28	P50-13	RPU
V	N27	P50-12	RPU
W	N26	P50-11	RPU
X	N23	P50-8	RPU
Y	N24	P50-9	RPU
Z	N25	P50-10	RPU
a	N30	P50-32	RPU
b			
c			
d			
e			
f			
h			
j			
k	+24m	POWER	





REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1	E.O. # 56584 - SIGNAL SYM AT TERMINAL B WAS X14b	9-26-60	D. FARBER J. S. [unclear]

GROUND P (not used)

- NOTES:
1. ALL RESISTORS 1/2W ± 5% CARBON UNLESS OTHERWISE STATED.
  2. ALL TRANSISTORS TO BE 2N1130 PER L532000521 OR EQUIV, PER ESL532000521.
  3. ALL DIODES TO BE CTP 790, PER L531000523.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
TOLERANCES ON DIMENSIONS	
FRACTIONAL	3 PLACES ± .010
2 PLACES ± .02	4 PLACES ± .0008
ANGLES ± 1°	BREAK EDGES .005 MAX. SURFACE FINISH 125
DO NOT SCALE THIS DRAWING	
MATERIAL	
L535000700	4430
NEXT ASSY.	USED ON
APPLICATION	

ITEM	REQ'D	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL					
DRAFTSMAN W. P. KIRATZIS		DATE 7 DEC. 1959	SCHEMATIC PUNCH CONTROL CARD NO. 10  4343 MOD (NEW)		
CHECKER					
ENGINEER		9/3/60			
APPROVAL		4/6/60			
CONTRACT NO.			SCALE	UNIT WT.	

L200006252


L200006252

J11 (PC) CARD 11 PUNCH CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24m	POWER											
B	Lq-13	J46-U	ACP										
C													
D	L8	J46-s	ACP										
E	N31	J28-j	JUNC	J28-k	JUNC	J21-L2	WR	J22-Y1	XP	J25-H1	V2T/W		
F													
H	X1b	J22-Y2	XP										
J	-24c	POWER											
K	Qp												
L	Qp	J22-J1	XP										
M	U	J42-W	ND	J4-c	NSC	J17-j	T/WC	J32-j	AT/WC				
N	Lq-1	J46-T	ACP										
P	GND												
R	S	J42-V	ND	J4-T	NSC	J5-d	NSC	J8-W	RC	J14-W	T/WC	J17-d	T/WC
		J32-d	AT/WC	J29-W	AT/WC								
S	X14b	J22-N2	XP										
T	X3b	J22-Z2	XP										
U	B3p	J42-k	ND	J1-d	NSC	J8-H	RC	J14-U	T/WC	J29-U	AT/WC		
V	B7p	J42-s	ND	J2-b	NSC								
W	B5p	J42-p	ND	J2-e	NSC	J8-K	RC	J14-K	T/WC	J29-K	AT/WC		
X	B4p	J42-n	ND	J1-e	NSC	J8-J	RC	J14-M	T/WC	J29-M	AT/WC		
Y	B2p	J42-j	ND	J1-c	NSC	J8-F	RC	J14-T	T/WC	J29-T	AT/WC		
Z	B1p	J42-f	ND	J1-b	NSC	J8-D	RC	J14-N	T/WC	J29-N	AT/WC		
a	B6p	J42-r	ND	J2-c	NSC	J8-Y	RC	J14-L	T/WC	J29-L	AT/WC		
b	X10c	J22-K1	XP										
c	X8c	J22-B2	XP										
d	X7c	J22-C1	XP										
e	X6c	J22-e2	XP										
f	X5c	J22-e1	XP										
h	X4c	J22-f2	XP										
j	X9c	J22-B1	XP										
k	+24m	POWER											

- NOTES:
1. ALL RESISTORS TO BE 1/2W ± 5% UNLESS OTHERWISE STATED.
  2. ALL TRANSISTORS TO BE 2N1130 PER LS32000521, OR EQUIV., PER ES.L532000521.
  3. ALL DIODES TO BE CTP 790 PER .L531000523.

REV	DESCRIPTION	DATE	APPROVAL
1	EO# 54801 CHANGED C1, .004µF TO .0039µF	9-13-60 9-28-60	<i>[Signature]</i>



L200006253

ITEM	REQ'D	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL					
		SCHEMATIC PUNCH CONTROL CARD NO. 11		4343 MDL	
				L200006253	

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS	
FRACTIONAL	3 PLACES ± .010
2 PLACES ± .02	4 PLACES ± .0008
ANGLES ± 1'	BREAK EDGES .008 MAX.
SURFACE FINISH	125
DO NOT SCALE THIS DRAWING	
MATERIAL	
LS35000901	4430
NEXT ASSY.	USED ON
APPLICATION	


DRAFTSMAN W.P. KIRATZIS	DATE 7, Dec 1959
CHECKER	
ENGINEER	9/6/60
APPROVAL	4/6/60
CONTRACT NO.	

J12 (FSC) CARD 12 OFF-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS									
A	-24m	POWER									
B											
C											
D											
E	H*	J21-T2	WR	J26-c1	V <sub>1</sub> T/W						
F	H7	J9-S	PC								
H	R5	J28-X	JUNC	J28-Y	JUNC	J21-J2	WR	J25-S2	V <sub>2</sub> T/W	J46-c	ACP
J											
K	L <sub>S</sub> -2	J46-K	ACP								
L	A <sub>m</sub>										
M	G <sub>m</sub>	J27-K	JUNC	J27-L	JUNC	J22-F1	XP	J28-K1	V <sub>2</sub> T/W	J46-E	ACP
N											
P	GND										
R											
S											
T	K <sub>m</sub>	J25-X2	V <sub>2</sub> T/W								
U	L <sub>t</sub> -2	J46-H	ACP	J22-P2	XP						
V	I <sub>m</sub>	J21-D2	WR								
W	L <sub>x</sub> -1	J46-b	ACP								
X	I <sub>m</sub>										
Y	R <sub>4</sub>	J28-V	JUNC	J28-W	JUNC	J22-V2	XP	J25-H2	V <sub>2</sub> T/W		
Z	W <sub>14b</sub>	J8-d	RC	J21-R1	WR						
a	L <sub>y</sub> -1	J46-a	ACP								
b	L <sub>S</sub> -3	J46-L	ACP								
c	H*										
d	A <sub>m</sub>	J46-m	ACP	J25-S1	V <sub>2</sub> T/W						
e	H7										
f	H7*	J21-C1	WR	J26-h2	V <sub>1</sub> T/W						
h	H'	J13-V	FSC								
j											
k	+24m	POWER									

- NOTES:  
 1. ALL RESISTORS 1/2W±5% CARBON UNLESS OTHERWISE STATED.  
 2. ALL TRANSISTORS TO BE 2N1130, PER L532000521 OR EQUIV., PER ES L531000521.  
 3. ALL DIODES TO BE CTP-790 PER L531000523.

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1	EO# 54804 CHANGED C <sub>9</sub> 1.004μF TO .003μF	9/13/60 9-22-60	J. K. Kiratzis M. J. Keller




L200006254

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
FRACTIONAL	3 PLACES ± .010
DECIMAL	4 PLACES ± .0008
ANGLES	± 1' BREAK EDGES .006 MAX.
SURFACE FINISH	125
DO NOT SCALE THIS DRAWING	
MATERIAL	
L535000902	4430
NEXT ASSY.	USED ON
APPLICATION	

ITEM	REQ'D	NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
DRAFTSMAN W.P. KIRATZIS			DATE 11/26/59	<b>SCHEMATIC SYSTEM CONTROL (OFF-LINE) CARD #12</b>  4343 MOD  L200006254		
CHECKER						
ENGINEER			6/3/60			
APPROVAL			6/6/60			
CONTRACT NO.			SCALE	UNIT WT.		

J13 (FSC) CARD 13 OFF-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE POINTS			
A	-24m	POWER			
B					
C	H <sub>5</sub> *	J21-c1	WR	J26-X2	V <sub>1</sub> T/W
D	H <sub>6</sub> *	J21-c2	WR	J26-D1	V <sub>1</sub> T/W
E	N <sub>1</sub>	J46-J	ACP		
F	H <sub>4</sub> *	J21-B1	WR	J26-X1	V <sub>1</sub> T/W
H	H <sub>3</sub> *	J21-d1	WR	J26-d1	V <sub>1</sub> T/W
J	H <sub>2</sub> *	J21-d2	WR	J26-Z1	V <sub>1</sub> T/W
K	H <sub>1</sub> *	J21-L1	WR	J26-a1	V <sub>1</sub> T/W
L					
M					
N					
P	GND				
R					
S					
T					
U	H <sub>6</sub>				
V	H'	J12-h	FSC		
W	H <sub>5</sub>				
X	H <sub>4</sub>				
Y	H <sub>3</sub>				
Z	H <sub>2</sub>				
a	H <sub>1</sub>				
b	H <sub>6</sub>	J9-T	PC	J15-f	T/WC
c	H <sub>5</sub>	J9-U	PC	J15-e	T/WC
d	H <sub>4</sub>	J9-V	PC	J15-W	T/WC
e	H <sub>3</sub>	J9-W	PC	J15-X	T/WC
f	H <sub>2</sub>	J9-X	PC	J15-H	T/WC
h	H <sub>1</sub>	J9-Y	PC	J15-F	T/WC
j					
k	+24m	POWER			



REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL

L20006255

- NOTES:
1. ALL RESISTORS  $\frac{1}{2}$  W  $\pm$  5% CARBON UNLESS OTHERWISE STATED.
  2. ALL TRANSISTORS TO BE 2N1130, PER L532000521 OR EQUIV. PER ES-L532000521.
  3. ALL DIODES TO BE CTP 790, PER L 531000523

ITEM	QTY	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL					
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS FRACTIONAL 3 PLACES $\pm$ .005 4 PLACES $\pm$ .0005 DECIMAL $\pm$ .01 1/16 INCHES AND BAL. SURFACE FINISH 125 DO NOT SCALE THIS DRAWING					
MATERIAL		DRAFTSMAN: <b>W.P. KIRATZIS</b> DATE: <b>9/25/63</b> CHECKER: <b>[Signature]</b> DATE: <b>9/26/63</b> APPROVAL: <b>[Signature]</b> DATE: <b>9/26/63</b> CONTRACT NO.			
L535000864 4430 NEXT ASSY. USED ON APPLICATION		SCHEMATIC SYSTEM CONTROL (OFF-LINE) CARD #13 SCALE UNIT WT.			
					200006255

DRAWING 13

A5-33


J14 (T/WC) CARD 14 T/W

PIN	LOGIC TERM	TIE POINTS											
A	-24m	POWER											
B	V <sub>9c</sub>	J26-j2	V <sub>1T/W</sub>										
C	V <sub>10c</sub>	J26-F1	V <sub>1T/W</sub>										
D	V <sub>11c</sub>	J26-H2	V <sub>1T/W</sub>										
E	V <sub>12c</sub>	J26-J2	V <sub>1T/W</sub>										
F	V <sub>14c</sub>	J26-d2	V <sub>1T/W</sub>										
H	V <sub>13c</sub>	J26-K2	V <sub>1T/W</sub>										
J	-24c	POWER											
K	B <sub>5p</sub>	J42-p	ND	J2-e	NSC	J8-K	RC	J11-w	PC	J29-K	AT/WC		
L	B <sub>6p</sub>	J42-r	ND	J2-c	NSC	J8-Y	RC	J11-a	PC	J29-L	AT/WC		
M	B <sub>4p</sub>	J42-n	ND	J1-e	NSC	J8-J	RC	J11-X	PC	J29-M	AT/WC		
N	B <sub>1p</sub>	J42-f	ND	J1-b	NSC	J8-D	RC	J11-Z	PC	J29-N	AT/WC		
P	GND												
R	V <sub>11y</sub>	J9-j	PC	J25-X1	V <sub>2T/W</sub>								
S	Q <sub>o'</sub>	J17-Y	T/WC										
T	B <sub>2p</sub>	J42-j	ND	J1-c	NSC	J8-F	RC	J11-Y	PC	J29-T	AT/WC		
U	B <sub>3p</sub>	J42-k	ND	J1-d	NSC	J8-H	RC	J11-U	PC	J29-U	AT/WC		
V	N <sub>6</sub>	P49-n	PCU										
W	S	J42-V	ND	J4-T	NSC	J5-d	NSC	J8-W	RC	J11-R	PC	J17-d	T/WC
		J32-d	AT/WC	J29-W	AT/WC								
X	Q <sub>i</sub>	J16-R	T/WC										
Y													
Z													
a													
b													
c	Q <sub>i</sub>	J25-Y1	V <sub>2T/W</sub>	J17-R	T/WC	J17-C	T/WC						
d	V <sub>6x</sub>	J25-J2	V <sub>2T/W</sub>	J17-c	T/WC								
e	L <sub>m-1</sub>	J46-N	ACP										
f													
h													
j													
k	+24m	POWER											



- NOTES
1. ALL RESISTORS  $V2W \pm 5\%$  CARBON UNLESS OTHERWISE STATED.
  2. ALL TRANSISTORS TO BE 2N1130 PER L532000521 OR EQUIV PER ES. L532000521.
  3. ALL DIODES TO BE CIP 790 PER. L531000523.
  4. SYMBOLS ENCLOSED BY DASHED LINES APPLY ONLY WHEN CARD 14 IS USED AT CARD POSITION 24, FOR 2nd TYPEWRITER.

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1	CHANGED 00447 TO 0039, CIRCUIT BOARD TO SCHEMATIC. ADDED... TERMINAL SYMBOLS, MUST BE 54800	1/1/60	[Signature]
2	REVISED PER E.O. 57033	1/1/60	[Signature]



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON DIMENSIONS FRACTIONAL 3 PLACES ± .02 4 PLACES ± .008 ANGLES ± 1° BREAK EDGES .008 MAX SURFACE FINISH 125	
DO NOT SCALE THIS DRAWING	
MATERIAL	
L535000574	4430
NEXT ASSY.	USED ON
APPLICATION	

LIST OF MATERIAL			
DRAWN BY J. K. IRATZIS	DATE 28 JAN 1960	SCHEMATIC TYPEWRITER CONTROL CARD NO. 14	
CHECKER		SCALE	UNIT WT.
ENGINEER		L200007202	
APPROVAL			
CONTRACT NO.			

2

1

1

J15 (T/WC) CARD 15 T/W CONTROL


PIN	LOGIC TERM	TIE POINTS				
A	-24m	POWER				
B	V <sub>9a</sub>	J26-f2	V <sub>1</sub> T/W			
C	V <sub>10a</sub>	J26-E2	V <sub>1</sub> T/W			
D	V <sub>10b</sub>	J26-E1	V <sub>1</sub> T/W			
E	V <sub>9b</sub>	J26-h1	V <sub>1</sub> T/W			
F	H <sub>1</sub>	J13-h	FSC	J9-Y	PC	
H	H <sub>2</sub>	J13-f	FSC	J9-X	PC	
J	-27m	POWER				
K	N <sub>33</sub>	J44-AA	T/WU			
L	N <sub>34</sub>	J44-BB	T/WU			
M						
N	V <sub>12b</sub>	J26-J1	V <sub>1</sub> T/W			
P	GND					
R	V <sub>11a</sub>	J26-H1	V <sub>1</sub> T/W			
S	V <sub>12a</sub>	J26-e2	V <sub>1</sub> T/W			
T						
U						
V	V <sub>11b</sub>	J26-F2	V <sub>1</sub> T/W			
W	H <sub>4</sub>	J13-d	FSC	J9-V	PC	
X	H <sub>3</sub>	J13-e	FSC	J9-W	PC	
Y	N <sub>35</sub>	J44-CC	T/WU			
Z	N <sub>36</sub>	J44-DD	T/WU			
a	V <sub>13a</sub>	J26-K1	V <sub>1</sub> T/W			
b	V <sub>14a</sub>	J26-S2	V <sub>1</sub> T/W			
c	V <sub>14b</sub>	J26-T2	V <sub>1</sub> T/W			
d	V <sub>13b</sub>	J26-T1	V <sub>1</sub> T/W			
e	H <sub>5</sub>	J13-c	FSC	J9-U	PC	
f	H <sub>6</sub>	J13-b	FSC	J9-T	PC	
h	N <sub>37</sub>	J44-BE	T/WU			
j	N <sub>38</sub>	J44-FF	T/WU			
k	+24m	POWER				

2

1

- NOTES:
1. ALL RESISTORS 1/2W±5%, CARBON UNLESS OTHERWISE STATED.
  2. TRANSISTORS 2N1130 TO BE PER L532000521, OR EQUIV., PER ES L532000521.
  3. TRANSISTORS 2N214 TO BE PER L532000516.
  4. ALL DIODES TO BE CTP 710 PER. L531000325.
  5. SYMBOLS ENCLOSED BY DASHED LINES APPLY WHEN CARD IS 15 USED AT CARD POSITION 50, R2, 2ND TYPEWRITER.

REVISIONS			
QTY	DESCRIPTION	DATE	APPROVAL
1	CHANGED CIRCUIT BOARD TO SCHEMATIC; ADDED TERMINAL SYMBOLS (NOTE: P133000111)		



1E021000027

DRAWING 15

A5-37

2

1



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	FRONT VIEW	DATE	27 JAN 1960
TOLERANCES ON DIMENSIONS: FRACTIONAL .5 PLACES ±.010; DECIMAL .2 PLACES ±.005; ANGLES ±1°; BREAK DIMENSIONS AND DIMENSION LINES TO NEAREST THOUSAND	DATE	15/6/60	
DO NOT SCALE THIS DRAWING	SCALE	1/4" = 1"	
MATERIAL	CONTRACT NO.		
L532000521	UNIT QTY		
WEST ARMY	UNIT QTY		
APPLICATION			

ITEM	QTY	LABORATORY NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
SCHEMATIC						
TYPEWRITER CONTROL						
CARD NO. 15						
						L200007203

J16 (T/WC) CARD 16 T/W CONTROL

PIN	LOGIC TERM	TIE POINTS	
A	-24m	POWER	
B	N44	J44-c	T/WU
C	V7b	J26-D2	V1T/W
D	N42	J44-a	T/WU
E	V5b	J26-V1	V1T/W
F	N40	J44-X	T/WU
H	V3b	J26-Y1	V1T/W
J	V2b	J26-a2	V1T/W
K	N39	J44-W	T/WU
L	V4b	J26-U1	V1T/W
M	N41	J44-Y	T/WU
N	V6b	J26-W2	V1T/W
P	GND		
R	Qi	J14-X	T/WC
S	V6z	J25-N1	V2T/W
T			
U	V7y	J25-T2	V2T/W
V	N46	J44-k	T/WU
W	V10y	J25-V2	V2T/W
X	V9y	J25-V1	V2T/W
Y	V8y	J25-T1	V2T/W
Z	N43	J44-b	T/WU
a	V8b	J26-j1	V1T/W
b	N45	J44-Z	T/WU
c	V1b	J26-b1	V1T/W
d	N47	J44-f	T/WU
e	N70		
f			
h			
j			
k	+24m	POWER	

REVISED		DATE	APPROVAL
2	REVISED & REDRAWN PER E.O. 68454	2/2/64	[Signature]



PIN LAYOUT OF CARD

- NOTES:
1. ALL RESISTORS 1/2 W, ±5% CARBON UNLESS OTHERWISE SPECIFIED.
  2. ALL DIODES PER L531 000552.
  3. ALL TRANSISTORS TO BE N400A PER L532 000563.
  4. SYMBOLS ENCLOSED BY DASHED LINES APPLY WHEN CARD 16 IS USED AT CARD POSITION 31, TYPEWRITER 4480.



DESIGNED BY M.P. KIRATZIS	DATE 1/2/64	SCHEMATIC TYPEWRITER CONTROL CARD #16	L200 007 204
APPROVED BY AIR MARSHALL C.W. EDWARDS	DATE 1/4/64		
CONTRACT NO.			

J17 (T/WC) CARD 17 T/W CONTROL

PIN	LOGIC TERM	TIE POINTS											
A	-24m	POWER											
B	A <sub>p</sub>	J27-H	JUNC	J27-J	JUNC	J6-N	NSC	J25-U1	V <sub>2</sub> T/W	J31-Y	AT/WC	J46-k	ACP
		J32-B	AT/WC	J42-S	ND								
C	Q <sub>i</sub>	J17-R	T/WC	J14-c	T/WC	J25-Y1	V <sub>2</sub> T/W						
D	V <sub>5y</sub>	J25-N2	V <sub>2</sub> T/W										
E	O <sub>t</sub>	J44-j	T/WU										
F	V <sub>4y</sub>	J25-M1	V <sub>2</sub> T/W										
H	L <sub>u-3</sub>	J46-e	ACP										
J	L <sub>v-3</sub>	J46-h	ACP	J25-R1	V <sub>2</sub> T/W								
K	V <sub>2y</sub>	J25-F1	V <sub>2</sub> T/W										
L	O <sub>t</sub>												
M	L <sub>m-13</sub>	J46-P	ACP										
N	L <sub>p-13</sub>	J46-R	ACP										
P	GND												
R	Q <sub>i</sub>	J14-c	T/WC	J17-C	T/WC	J25-Y1	V <sub>2</sub> T/W						
S	Q <sub>o</sub>												
T	V <sub>1y</sub>	J25-D2	V <sub>2</sub> T/W										
U	N <sub>7</sub>	J44-U	T/WU										
V	V <sub>3y</sub>	J25-F2	V <sub>2</sub> T/W										
W													
X													
Y	Q <sub>o</sub> '	J14-S	T/WC										
Z	L <sub>p-1</sub>	J46-M	ACP										
a													
b													
c	V <sub>6x</sub>	J14-d	T/WC	J25-J2	V <sub>2</sub> T/W								
d	S	J42-V	ND	J4-T	NSC	J5-d	NSC	J8-W	RC	J11-R	PC	J14-W	T/WC
		J32-d	AT/WC	J29-W	AT/WC								
e													
f													
h	Q <sub>o</sub>	J25-P2	V <sub>2</sub> T/W										
j	U	J42-W	ND	J4-c	NSC	J11-M	PC	J32-j	AT/WC				
k	+24m	POWER											



L200007205

REVISIONS		DATE	APPROVAL
3	REVISED & REDRAWN PER E.O. 68455		



- NOTES:
1. ALL RESISTORS 1/2W. ± 5% CARBON UNLESS OTHERWISE SPECIFIED.
  2. ALL DIODES PER L531000552.
  3. ALL TRANSISTORS TO BE N400A PER L532000563.
  4. SYMBOLS ENCLOSED BY DASHED LINES APPLY WHEN CARD 17 IS USED. AT CARD POSITION 32, TYPEWRITER 4480.

DESIGNED BY	E. PERATZIS	DATE	10/60
DRAWN BY	A. J. JAMES	DATE	10/60
CHECKED BY	J. P. MARSHALL	DATE	10/60
APPROVED BY	K. A. JOHNSON	DATE	10/60
NEW APP. USED ON	4480	CONTRACT NO.	
APPLICATOR			



RELAY BOARD W - RELAY LOCATION DIAGRAM



J21 (WR) W READER RELAY CARD




PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS																											
				J27-X	J31-E	J7-V	J13-F	J46-j	J12-f	J28e	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2	
A1	B4*	9NO	A2	J27-X	J31-E	J7-V	J13-F	J46-j	J12-f	J28e	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2	
				J27-W	J42-F	RC	J26-X1	(RELAY COIL)	J26-h2	JUNC	FSC	ON CARD TO:			J8-f	J7-J	J8-S	J28-Y	P50-26	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	J28D	JUMPER	J12-E	
				JUNC	ND	RC	V1T/W	(RELAY COIL)	V1T/W	(RELAY COIL)	FSC				RC	RC	RC	JUNC	RPU	FSC	JUNC	V2T/W	RC	JUNC	AT/WC	JUNC	JUNC	JUNC	FSC	FSC	
				J1-T																											
				NSC																											
				J26-V2																											
				V1T/W																											
A2	W9b	9OS	A1, B1	J7-V	J13-F	J46-j	J12-f	J28e	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2			
B1	H4*	9NC	A2	J13-F	J46-j	J12-f	J28e	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2				
B2	Lv4			J46-j	J12-f	J28e	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2					
C1	H7*	12NC	Z2	J12-f	J28e	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2						
C2	-24m			J28e	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2							
D1		14NO	R1	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2								
D2	Im	4NC	P2	J12-V	JUMPER	F2	E2, F1	H2, J1	H1	H1	K2	J2, K1	M1	N2	L2, N1	P2	D2, P1	S1, D1	S2, E1	R1	R2	U2	Y2								
E1	Qr	15NO	R2	JUMPER	ON CARD TO:																										
E2		1NC	F2	JUMPER	ON CARD TO:																										
F1		1NO	F2	JUMPER	ON CARD TO:																										
F2		1OS	E2, F1	JUMPER	ON CARD TO:																										
H1	W2b	2OS	H2, J1	J8-f	J7-J	J8-S	J28-Y	J46-c	J27-B	J31-U	P50-26	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E										
H2	W2a	2NC	H1	J7-J	J8-S	J28-Y	J46-c	J27-B	J31-U	P50-26	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E											
J1	Qr	2NO	H1	J8-S	J28-Y	J46-c	J27-B	J31-U	P50-26	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E												
J2	R5	3NC	K2	J28-Y	J46-c	J27-B	J31-U	P50-26	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E													
K1	R3	3NO	K2	J27-B	J31-U	P50-26	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E															
K2	W3b	3OS	J2, K1	P50-26	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E																	
L1	H1*	6NC	M1	J13-K	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E																		
L2	N31	5NC	N2	J28-k	J25-H1	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E																			
M1	W6b	6OS	L1, M2	J7-R	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E																					
M2	B1*	6NO	M1	J27-R	J31-J	J28D	JUMPER	JUMPER	J12-E																						
N1		5NO	N2	J28D	JUMPER	JUMPER	J12-E																								
N2	W5b	5OS	L2, N1	J8-M	J8-X	J8-E	J8-d	J12-Z	FSC																						
P1	Qr	4NO	P2	J8-X	J8-E	J8-d	J12-Z	FSC																							
P2	W4b	4OS	D2, P1	J8-E	J8-d	J12-Z	FSC																								
R1	W14b	14OS	S1, D1	J8-d	J12-Z	FSC																									
R2	W4b	15OS	S2, E1	JUMPER	ON CARD TO:																										
S1	GND	14NC	R1	J28D	JUMPER	JUMPER	J12-E																								
S2	Im	15NC	R2	JUMPER	ON CARD TO:																										
T1		18NC	U2	JUMPER	ON CARD TO:																										
T2	H*	13NC	Y2	J12-E	FSC	J26-c1	V1T/W																								

J21 (WR) W READER RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS								
U1		17OS	V2,W2									
U2		18OS	T1,V1									
V1		18NO	U2									
V2		17NC	U1									
W1		16NC	X2									
W2		17NO	U1									
X1		16NO	X2									
X2		16OS	W1,X1									
Y1	B*	13NO	Y2	J27-N J31-c	JUNC AT/WC	J27-M J42-A	JUNC ND	J6-E	NSC	J26-b2	V <sub>1</sub> T/W	
Y2	W <sub>13b</sub>	13OS	T2,Y1	J7-D	RC							
Z1	B <sub>7</sub> *	12NO	Z2	J27-d J31-a	JUNC AT/WC	J27-c J42-L	JUNC ND	J2-T	NSC	J26-k1	V <sub>1</sub> T/W	
Z2	W <sub>12b</sub>	12OS	C1,Z1	J7-f	RC							
a1	B <sub>6</sub> *	11NO	b1	J27-b J31-C	JUNC AT/WC	J27-a J42-K	JUNC ND	J2-U	NSC	J26-k2	V <sub>1</sub> T/W	
a2	B <sub>5</sub> *	10NO	b2	J27-Z J31-N	JUNC AT/WC	J27-Y J42-H	JUNC ND	J2-V	NSC	J26-W1	V <sub>1</sub> T/W	
b1	W <sub>11b</sub>	11OS	c2,a1	J7-d	RC							
b2	W <sub>10b</sub>	10OS	c1,a2	J7-b	RC							
c1	H <sub>5</sub> *	10NC	b2	J13-C	FSC	J26-X2	V <sub>1</sub> T/W					
c2	H <sub>6</sub> *	11NC	b1	J13-D	FSC	J26-D1	V <sub>1</sub> T/W					
d1	H <sub>3</sub> *	8NC	e2	J13-H	FSC	J26-d1	V <sub>1</sub> T/W					
d2	H <sub>2</sub> *	7NC	e1	J13-J	FSC	J26-Z1	V <sub>1</sub> T/W					
e1	W <sub>7b</sub>	7OS	d2,f1	J7-N	RC							
e2	W <sub>8b</sub>	8OS	d1,f2	J7-M	RC							
f1	B <sub>2</sub> *	7NO	e1	J27-T J31-H	JUNC AT/WC	J27-S J42-C	JUNC ND	J1-M	NSC	J26-Y2	V <sub>1</sub> T/W	
f2	B <sub>3</sub> *	8NO	e2	J27-V J31-L	JUNC AT/WC	J27-U J42-D	JUNC ND	J1-L	NSC	J26-U2	V <sub>1</sub> T/W	
h1												
h2												
j1												
j2												
k1												
k2												

REVISED 20002353



REV	DESCRIPTION	DATE	APPROVAL
2	REVISED + REDRAWN FOR E.O. 12802		



1. NUMBERS IN ( ) ARE FOR IDENTIFICATION ONLY REF. TO PRINTED CIRCUITRY

NOTES:

L536000 511		4430	CONTRACT NO.		SCHEMATIC RELAY BOARD W	L200002353
NEXT ASSY.		USED ON	APPLICATION			



RELAY BOARD X - RELAY LOCATION DIAGRAM

J22 (XP) X PUNCH RELAY CARD



PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS									
A1	X <sub>7a</sub>	7NC	D2	J9-c	PC								
A2	X <sub>8a</sub>	8NC	D1	J9-b	PC								
B1	X <sub>9c</sub>	9NO	C2	J11-j	PC								
B2	X <sub>8c</sub>	8NO	D1	J11-c	PC								
C1	X <sub>7c</sub>	7NO	D2	J11-d	PC								
C2	X <sub>9b</sub>	9OS	E1, B1	J10-D	PC								
D1	X <sub>8b</sub>	8OS	A2, B2	J10-E	PC								
D2	X <sub>7b</sub>	7OS	A1, C1	J10-F	PC								
E1	X <sub>9a</sub>	9NC	C2	J9-a	PC								
E2		12NC	H1	J7-P	PC								
F1	G <sub>m</sub>	11NC	H2	J27-K	JUNC	J27-L	JUNC	J12-M	FSC	J25-K1	V <sub>2</sub> T/W		
				J46-E	ACP								
F2	X <sub>10a</sub>	10NC	K2	J9-Z	PC								
H1	X <sub>12b</sub>	12OS	E2, J1	J9-E	PC								
H2	X <sub>11b</sub>	11OS	F1, J2	J9-J	PC								
J1	Q <sub>p</sub>	12NO	H1	J11-L	PC								
J2	G <sub>c</sub>	11NO	H2	J27-F	JUNC	J27-E	JUNC	J5-V	NSC	J25-P1	V <sub>2</sub> T/W		
				J32-D	AT/WC	J42-e	ND						
K1	X <sub>10c</sub>	10NO	K2	J11-b	PC								
K2	X <sub>10b</sub>	10-OS	F2, K1	J10-C	PC								
L1	R <sub>2</sub>	14NO	N2	J27-D	JUNC	J27-C	JUNC	J5-D	NSC	J25-E1	V <sub>2</sub> T/W		
				J32-V	AT/WC	J42-b	ND						
L2		15NO	M1										
M1		15OS	P2, L2	J9-D	PC								
M2	R <sub>1</sub>	13NO	N1	J27-f	JUNC	J27-e	JUNC	J27-h	JUNC	J6-K	NSC		
				J22-V1	XP	J25-E2	V <sub>2</sub> T/W	J25-J1	V <sub>2</sub> T/W	J32-K	AT/WC		
				J42-Y	ND								
N1	X <sub>13b</sub>	13OS	V2, M2	J10-B	PC								
N2	X <sub>14b</sub>	14OS	V1, L1	J11-S	PC								
P1		18NC	R2										
P2		15NC	M1	J12-U	FSC								
R1		18NO	R2										
R2		18OS	P1, R1										
S1		16NO	T1										
S2		17NO	T2										
T1		16OS	U1, S1										
T2		17OS	U2, S2										

J-22 (XP) X PUNCH RELAY CARD


PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS									
U1		16NC	T1										
U2		17NC	T2										
V1	R <sub>1</sub>	14NC	N2	J27-h	JUNC	J27-e	JUNC	J27-f	JUNC	J6-K	NSC		
				J22-M2	XP	J25-E2	V <sub>2</sub> T/W	J25-J1	V <sub>2</sub> T/W	J32-K	AT/WC		
				J42-Y	ND								
V2	R <sub>4</sub>	13NC	N1	J28-V	JUNC	J28-W	JUNC	J12-Y	FSC	J25-H2	V <sub>2</sub> T/W		
W1		1NO	Y2										
W2		2NO	X1										
X1	X <sub>2b</sub>	2OS	a2,W2	J44-F	T/WU								
X2		3NO	Z2										
Y1	N <sub>31</sub>	1NC	Y2	J28-j	JUNC	J28-k	JUNC	J11-E	PC	J21-L2	WR		
				J25-H1	V <sub>2</sub> T/W								
Y2	X <sub>1b</sub>	1OS	Y1,W1	J11-H	PC								
Z1	L <sub>w-1</sub>			J46-f	ACP	(RELAY COIL)							
Z2	X <sub>3b</sub>	3OS	b1,X2	J11-T	PC								
a1	-24m			J28-f	JUNC	(RELAY COIL)							
a2	N <sub>32</sub>	2NC	X1	J25-R2	V <sub>2</sub> T/W								
b1	GND	3NC	Z2	J28-C	JUNC								
b2	X <sub>6a</sub>	6NC	d1	J9-e	PC								
c1	X <sub>5a</sub>	5NC	d2	J9-f	PC								
c2	X <sub>4a</sub>	4NC	f1	J9-h	PC								
d1	X <sub>6b</sub>	6OS	b2,e2	J10-L	PC								
d2	X <sub>5b</sub>	5OS	c1,e1	J10-M	PC								
e1	X <sub>5c</sub>	5NO	d2	J11-f	PC								
e2	X <sub>6c</sub>	6NO	d1	J11-e	PC								
f1	X <sub>4b</sub>	4OS	c2,f2	J10-N	PC								
f2	X <sub>4c</sub>	4NO	f1	J11-h	PC								
h1													
h2													
j1													
j2													
k1													
k2													

L200002354

REVISIONS			
REV.	DESCRIPTION	DATE	APPROVAL
3	REVISED & REDRAWN PER GO. # 66083	1 AUG 61	DR. DEANEY



SIDE 1 - PIN LAYOUT OF CARD





SIDE 2 - PIN LAYOUT OF CARD

1. NUMBERS IN ( ) ARE FOR IDENTIFICATION ONLY  
 REF. TO PRINTED CIRCUITRY.

NOTES :

L536000908		4480	CONTRACT NO.	
NEXT ASSY.		USED ON	APPLICATION	
DRAFTSMAN J.L. COPPING		DATE	SCALE	
CHECKER			BY	
ENGINEER J.P. MARSHALL		DATE	DATE	
APPROVAL			DATE	
SCHEMATIC RELAY BOARD X			L200002354	
			CODE	ISSY



RELAY BOARD V<sub>2</sub> - RELAY LOCATION DIAGRAM






J25 (V<sub>2</sub> T/W) V<sub>2</sub> TYPEWRITER RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS							
A1											
A2											
B1											
B2											
C1											
C2											
D1		1NO	D2								
D2	V <sub>1y</sub>	1OS	H1, D1	J17-T	T/WC						
E1	R <sub>2</sub>	3NO	F2	J27-C	JUNC	J27-D	JUNC	J5-D	NSC	J22-L1	XP
				J32-V	AT/WC	J42-b	ND				
E2	R <sub>1</sub>	2NO	F1	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J6-K	NSC
				J22-M2	XP	J22-V1	XP	J25-J1	V <sub>2</sub> T/W	J32-K	AT/WC
				J42-Y	ND						
F1	V <sub>2y</sub>	2OS	H2, E2	J17-K	T/WC						
F2	V <sub>3y</sub>	3OS	J1, E1	J17-V	T/WC						
H1	N <sub>31</sub>	1NC	D2	J28-j	JUNC	J38-k	JUNC	J11-E	PC	J21-L2	WR
				J22-Y1	XP						
H2	R <sub>4</sub>	2NC	F1	J28-V	JUNC	J28-W	JUNC	J12-Y	FSC	J22-V2	XP
J1	R <sub>1</sub>	3NC	F2	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J6-K	NSC
				J22-M2	XP	J22-V1	XP	J25-E2	V <sub>2</sub> T/W	J32-K	AT/WC
				J42-Y	ND						
J2	V <sub>6x</sub>	6NC	L1	J14-d	T/WC	J17-c	T/WC				
K1	G <sub>m</sub>	5NC	N2	J27-K	JUNC	J27-L	JUNC	J12-M	FSC	J22-F1	XP
				J46-E	ACP						
K2	L <sub>u-4</sub>	RELAY	COIL	J27-j	JUNC	J27-k	JUNC	J26-f1	V <sub>1</sub> T/W	J46-d	ACP
L1	GND	6OS	J2, N1	J28-C							
L2	-24m	RELAY	COIL	J28-a							
M1	V <sub>4y</sub>	4OS	M2, P2	J17-F	T/WC						
M2		4NC	M1								
N1	V <sub>6z</sub>	6NO	L1	J16-S	T/WC						
N2	V <sub>5y</sub>	5OS	K1, P1	J17-D	T/WC						
P1	G <sub>c</sub>	5NO	N2	J27-E	JUNC	J27-F	JUNC	J5-V	NSC	J22-J2	XP
				J32-D	AT/WC	J42-e	ND				
P2	Q <sub>o</sub>	4NO	M1	J17-h	T/WC						
R1	L <sub>v-3</sub>	10NC	V2	J17-J	T/WC	J46-h	ACP				
R2	N <sub>32</sub>	11NC	X1	J22-a2	XP						
S1	A <sub>m</sub>	8NC	T1	J12-d	FSC	J46-m	ACP				

J25 (V<sub>2</sub> T/W) V<sub>2</sub> TYPEWRITER RELAY CARD



PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS							
S2	R <sub>5</sub>	7NC	T2	J28-X J46-c	JUNC ACP	J28-Y	JUNC	J12-H	FSC	J21-J2	WR
T1	V <sub>8y</sub>	8OS	S1,U1	J16-Y	T/WC						
T2	V <sub>7y</sub>	7OS	S2,U2	J16-U	T/WC						
U1	A <sub>p</sub>	8NO	T1	J27-H J46-k	JUNC ACP	J27-J J32-B	JUNC AT/WC	J6-N J17-B	NSC T/WC	J31-Y J42-S	AT/WC ND
U2	R <sub>3</sub>	7NO	T2	J27-A J31-U	JUNC AT/WC	J27-B J42-N	JUNC ND	J6-b	NSC	J21-K1	WR
V1	V <sub>9y</sub>	9OS	X2,W2	J16-X	T/WC						
V2	V <sub>10y</sub>	10OS	R1,Y1	J16-W	T/WC						
W1		12NC	Z2								
W2	K <sub>c</sub>	9NO	V1	J31-X	AT/WC	J42-T	ND	J6-M	NSC		
X1	V <sub>11y</sub>	11OS	R2,Y2	J14-R	T/WC	J9-j	PC				
X2	K <sub>m</sub>	9NC	V1	J12-T	FSC						
Y1	Q <sub>i</sub>	10NO	V2	J14-c	T/WC	J17-R	T/WC	J17-C	T/WC		
Y2		11NO	X1								
Z1		12NO	Z2								
Z2		12OS	W1,Z1								
a1		13OS	b1,c2								
a2		16NO	f1								
b1		13NC	a1								
b2		16NC	f1								
c1		14NO	d1								
c2		13NO	a1								
d1		14OS	d2,c1								
d2		14NC	d1								
e1		15NC	f2								
e2		15NO	f2								
f1		16OS	b2,a2								
f2		15OS	e1,e2								
h1		18OS	h2,k2								
h2		18NC	h1								
j1		17NO	j2								
j2		17OS	k1,j1								
k1		17NC	j2								
k2		18NO	h1								



1. ALL NUMBERS IN ( ) ARE FOR IDENTIFICATION ONLY  
 REF. TO PRINTED CIRCUITRY

NOTES:

DRAFTSMAN C. L. COMPTON	DATE 1/14/60	<b>SCHEMATIC          RELAY BOARD          V2</b>	<b>L200002355</b>
CHECKED BY ALP MACSMA	APPROVAL DR. SANCY		
DESIGNED BY 4436	CONTRACT NO.	SCALE	SHEET OF
APPLICATION	DRAWING NO.	DATE	DESIGNED BY




RELAY BOARD V<sub>1</sub> - RELAY LOCATION DIAGRAM

J26 (V1 T/W) V1 TYPEWRITER RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS							
A1											
A2											
B1											
B2											
C1											
C2											
D1	H <sub>6</sub> *	7NC	D2	J13-D	FSC	J21-c2	WR				
D2	V <sub>7b</sub>	7OS	D1,k2	J16-C	T/WC						
E1	V <sub>10b</sub>	10OS	E2,F1	J15-D	T/WC						
E2	V <sub>10a</sub>	10NC	E1	J15-C	T/WC						
F1	V <sub>10c</sub>	10NO	E1	J14-C	T/WC						
F2	V <sub>11b</sub>	11OS	H1,H2	J15-V	T/WC						
H1	V <sub>11a</sub>	11NC	F2	J15-R	T/WC						
H2	V <sub>11c</sub>	11NO	F2	J14-D	T/WC						
J1	V <sub>12b</sub>	12OS	e2,J2	J15-N	T/WC						
J2	V <sub>12c</sub>	12NO	J1	J14-E	T/WC						
K1	V <sub>13a</sub>	13NC	T1	J15-a	T/WC						
K2	V <sub>13c</sub>	13NO	T1	J14-H	T/WC						
L1		16OS	L2,M2								
L2		16NC	L1								
M1		17NO	N2								
M2		16NO	L1								
N1		17NC	N2								
N2		17OS	N1,M1								
P1		18OS	R2,P2								
P2		18NO	P1								
R1		15NC	S1								
R2		18NC	P1								
S1		15OS	R1,c2								
S2	V <sub>14a</sub>	14NC	T2	J15-b	T/WC						
T1	V <sub>13b</sub>	13OS	K1,K2	J15-d	T/WC						
T2	V <sub>14b</sub>	14OS	S2,d2	J15-c	T/WC						
U1	V <sub>4b</sub>	4OS	d1,U2	J16-L	T/WC						
U2	B <sub>3</sub> *	4NO	U1	J27-U	JUNC	J27-V	JUNC	J21-f2	WR	J1-L	NSC
				J31-L	AT/WC	J42-D	ND				
V1	V <sub>5b</sub>	5OS	X1,V2	J16-E	T/WC						
V2	B <sub>4</sub> *	5NO	V1	J27-W	JUNC	J27-X	JUNC	J1-T	NSC	J21-A1	
				J31-E	AT/WC	J42-F	ND				

J26 (V1 T/W) V1 TYPEWRITER RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POINTS							
W1	B <sub>5</sub> *	6NO	W2	J27-Y J31-N	JUNC AT/WC	J27-Z J42-H	JUNC ND	J2-V	NSC	J21-a2	WR
W2	V <sub>6b</sub>	6OS	X2,W1	J16-N	T/WC						
X1	H <sub>4</sub> *	5NC	V1	J13-F	FSC	J21-B1	WR				
X2	H <sub>5</sub> *	6NC	W2	J13-C	FSC	J21-c1	WR				
Y1	V <sub>3b</sub>	3OS	Z1,Y2	J16-H	T/WC						
Y2	B <sub>2</sub> *	3NO	Y1	J27-S J31-H	JUNC AT/WC	J27-T J42-C	JUNC ND	J1-M	NSC	J21-f1	WR
Z1	H <sub>2</sub> *	3NC	Y1	J13-J	FSC	J21-d2	WR				
Z2	B <sub>1</sub> *	2NO	a2	J27-P J31-J	JUNC AT/WC	J27-R J42-B	JUNC ND	J1-N	NSC	J21-M2	WR
a1	H <sub>1</sub> *	2NC	a2	J13-K	FSC	J21-L1	WR				
a2	V <sub>2b</sub>	2OS	a1,Z2	J16-J	T/WC						
b1	V <sub>1b</sub>	1OS	c1,b2	J16-c	T/WC						
b2	B*	1NO	b1	J27-M J31-c	JUNC AT/WC	J27-N J42-A	JUNC ND	J6-E	NSC	J21-Y1	WR
c1	H*	1NC	b1	J12-E	FSC	J21-T2	WR				
c2		15NO	S1								
d1	H <sub>3</sub> *	4NC	U1	J13-H	FSC	J21-d1	WR				
d2	V <sub>14c</sub>	14NO	T2	J14-F	T/WC						
e1	-24m	RELAY	COIL	J28-b	JUNC						
e2	V <sub>12a</sub>	12NC	J1	J15-S	T/WC						
f1	Lu-4	RELAY	COIL	J27-k	JUNC	J27-j	JUNC	J25-K2	V <sub>2</sub> T/W	J46-d	ACP
f2	V <sub>9a</sub>	9NC	h1	J15-B	T/WC						
h1	V <sub>9b</sub>	9OS	f2,j2	J15-E	T/WC						
h2	H <sub>7</sub> *	8NC	j1	J12-f	FSC	J21-C1	WR				
j1	V <sub>8b</sub>	8OS	L2,k1	J16-a	T/WC						
j2	V <sub>9c</sub>	9NO	h1	J14-B	T/WC						
k1	B <sub>7</sub> *	8NO	j1	J27-c J31-a	JUNC AT/WC	J27-d J42-L	JUNC ND	J2-T	NSC	J21-Z1	WR
k2	B <sub>6</sub> *	7NO	D2	J27-a J31-C	JUNC AT/WC	J27-b J42-K	JUNC ND	J2-U	NSC	J21-a1	WR



V10a V11c V13c (6) (12) V14a B3\* V6b B2\* V2b (3) V12a H7\* B5\*

V7b V11b V12c (5) (7) (11) V4b B4\* H5\* B1\* B\* V14c V9a V9c

A	B	C	D	E	F	H	J	K	L	M	N	P	R	S	T	U	V	W	X	Y	Z	a	b	c	d	e	f	h	j	k
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SIDE 2 - PIN LAYOUT OF CARD

V10b V12a V13a (9) (10) (1) V4b B5\* V3b H1\* H\* -24m V6b B7\*

H6\* V10c V12b (4) (8) (2) V3b V5b H4\* H2\* V1b H3\* Lu-4 V6b

A	B	C	D	E	F	H	J	K	L	M	N	P	R	S	T	U	V	W	X	Y	Z	a	b	c	d	e	f	h	j	k
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

SIDE 1 - PIN LAYOUT OF CARD

1. NUMBERS IN ( ) ARE FOR IDENTIFICATION ONLY  
 REF. TO PRINTED CIRCUITRY.

NOTES:

99E 200 002 7	DATE	11/4/50	SCHEMATIC RELAY BOARD VI	L200002356
DRAFTSMAN C.L. COPPING	CHECKER	ENGINEER H.F. MARSHALL		
4430	CONTRACT NO.		SCALE	BY
APPLICATION			CODE	SHEET OF

BUSS CIRCUITS ( JUNCTION CARDS)

LOGIC TERM	TIE POINTS										
B*	J27-M	JUNC	J27-N	JUNC	J6-E	NSC	J21-Y1	WR	J26-b2	V <sub>1</sub> T/W	
	J31-c	AT/WC	<u>J42-A</u>	ND							
B <sub>1</sub> *	J27-P	JUNC	J27-R	JUNC	J1-N	NSC	J21-M2	WR	J26-Z2	V <sub>1</sub> T/W	
	J31-J	AT/WC	<u>J42-B</u>	ND							
B <sub>2</sub> *	J27-S	JUNC	J27-T	JUNC	J1-M	NSC	J21-f1	WR	J26-Y2	V <sub>1</sub> T/W	
	J31-H	AT/WC	<u>J42-C</u>	ND							
B <sub>3</sub> *	J27-U	JUNC	J27-V	JUNC	J1-L	NSC	J21-f2	WR	J26-U2	V <sub>1</sub> T/W	
	J31-L	AT/WC	<u>J42-D</u>	ND							
B <sub>4</sub> *	J27-W	JUNC	J27-X	JUNC	J1-T	NSC	J21-A1	WR	J26-V2	V <sub>1</sub> T/W	
	J31-E	AT/WC	<u>J42-F</u>	ND							
B <sub>5</sub> *	J27-Y	JUNC	J27-Z	JUNC	J2-V	NSC	J21-a2	WR	J26-W1	V <sub>1</sub> T/W	
	J31-N	AT/WC	<u>J42-H</u>	ND							
B <sub>6</sub> *	J27-a	JUNC	J27-b	JUNC	J2-U	NSC	J21-a1	WR	J26-k2	V <sub>1</sub> T/W	
	J31-C	AT/WC	<u>J42-K</u>	ND							
B <sub>7</sub> *	J27-c	JUNC	J27-d	JUNC	J2-T	NSC	J21-Z1	WR	J26-k1	V <sub>1</sub> T/W	
	J31-a	AT/WC	<u>J42-L</u>	ND							
R <sub>1</sub>	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J6-K	NSC	J22-M2	XP	
	J22-V1	XP	J25-E2	V <sub>2</sub> T/W	J25-J1	V <sub>2</sub> T/W	J32-K	AT/WC	<u>J42-Y</u>	ND	
R <sub>2</sub>	J27-C	JUNC	J27-D	JUNC	J5-D	NSC	J22-L1	XP	J25-E1	V <sub>2</sub> T/W	
	J32-V	AT/WC	<u>J42-b</u>	ND							
R <sub>3</sub>	J27-A	JUNC	J27-B	JUNC	J6-b	NSC	J21-K1	WR	J25-U2	V <sub>2</sub> T/W	
	J31-U	AT/WC	<u>J42-N</u>	ND							
R <sub>4</sub>	J28-V	JUNC	J28-W	JUNC	J12-Y	FSC	J22-V2	XP	J25-H2	V <sub>2</sub> T/W	
R <sub>5</sub>	J28-X	JUNC	J28-Y	JUNC	J12-H	FSC	J21-J2	WR	J25-S2	V <sub>2</sub> T/W	
	J46-c	ACP									
G <sub>m</sub>	J27-K	JUNC	J27-L	JUNC	J12-M	FSC	J22-F1	XP	J25-K1	V <sub>2</sub> T/W	
	J46-E	ACP									
G <sub>c</sub>	J27-E	JUNC	J27-F	JUNC	J5-V	NSC	J22-J2	XP	J25-P1	V <sub>2</sub> T/W	
	J32-D	AT/WC	<u>J42-e</u>	ND							
A <sub>p</sub>	J27-H	JUNC	J27-J	JUNC	J6-N	NSC	J25-U1	V <sub>2</sub> T/W	J31-Y	AT/WC	
	J46-k	ACP	J32-B	AT/WC	J17-B	T/WC	<u>J42-S</u>	ND			
N <sub>31</sub>	J28-j	JUNC	J28-k	JUNC	J11-E	PC	J21-L2	WR	J22-Y1	XP	
	J25-H1	V <sub>2</sub> T/W									
Lu-4	J27-j	JUNC	J27-k	JUNC	J25-K2	V <sub>2</sub> T/W	J26-f1	V <sub>1</sub> T/W	J46-d	ACP	




BUSS CIRCUITS (DO NOT GO TO JUNCTION CARD)

LOGIC TERM	TIE POINTS									
B <sub>1p</sub>	<u>J42-f</u>	ND	J1-b	NSC	J8-D	RC	J11-Z	PC	J14-N	T/WC
	J29-N	AT/WC								
B <sub>2p</sub>	<u>J42-i</u>	ND	J1-c	NSC	J8-F	RC	J11-Y	PC	J14-T	T/WC
	J29-T	AT/WC								
B <sub>3p</sub>	<u>J42-k</u>	ND	J1-d	NSC	J8-H	RC	J11-U	PC	J14-U	T/WC
	J29-U	AT/WC								
B <sub>4p</sub>	<u>J42-n</u>	ND	J1-e	NSC	J8-J	RC	J11-X	PC	J14-M	T/WC
	J29-M	AT/WC								
B <sub>5p</sub>	<u>J42-p</u>	ND	J2-e	NSC	J8-K	RC	J11-W	PC	J14-K	T/WC
	J29-K	AT/WC								
B <sub>6p</sub>	<u>J42-r</u>	ND	J2-c	NSC	J8-Y	RC	J11-a	PC	J14-L	T/WC
	J29-L	AT/WC								
B <sub>7p</sub>	<u>J42-s</u>	ND	J2-b	NSC			J11-V	PC		
r <sub>1</sub>	<u>J42-z</u>	ND	J6-c	NSC						
r <sub>2</sub>	<u>J42-c</u>	ND	J5-h	NSC						
S	<u>J42-v</u>	ND	J4-T	NSC	J5-d	NSC	J8-W	RC	J11-R	PC
	J14-W	T/WC	J17-d	T/WC	J32-d	AT/WC	J29-W	AT/WC		
U	<u>J42-W</u>	ND	J4-c	NSC	J11-M	PC	J17-j	T/WC	J32-j	AT/WC
K <sub>c</sub>	<u>J42-T</u>	ND	J6-M	NSC	J31-X	AT/WC	J25-W2	V <sub>2</sub> T/W		

- NOTES:**
1. LAMPS ARE TYPE \*1B29 EXCEPT READER NEXT CHARACTER LAMPS.
  2. READER NEXT CHARACTER LAMPS ARE L57000510.
  3. SWITCHES S1 AND S4 ARE 4PDT, LATCHING, NON-SHORTING.
  4. SWITCH S2 IS 4PDT, LATCHING, SHORTING.
  5. SWITCHES S3, S5, S6, S7 AND S9 ARE 4PDT NON-LATCHING, NON-SHORTING.
  6. SWITCHES S8 & S10 ARE 4PDT, NON-LATCHING, SHORTING.

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
1	FOR CHANGES SEE E.O.#54950	9-8-60	DY FARBER
2	REVISED PER EO NO. 60373	12-20-60	W. KIRATZIS



P-47

9521000027

ITEM	REQ'D	LIBRSCOPE NO.	DESCRIPTION	MATL.	MATL. SPEC.	UNIT WT.
LIST OF MATERIAL						
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES			DRAFTSMAN W. KIRATZIS			
TOLERANCES ON DIMENSIONS			DATE 19 MAY 1960			
FRACTIONAL 3 PLACES ±.010			CHECKER			
2 PLACES ±.02			ENGINEER			
4 PLACES ±.0005			APPROVAL			
ANGLES ± 1° BREAK EDGES .005 MAX.			CONTRACT NO.			
SURFACE FINISH 125			SCALE			
DO NOT SCALE THIS DRAWING			UNIT WT.			
MATERIAL			L 200007258			
L522000507 RPC 4430						
NEXT ASSY.						
USED ON						
APPLICATION						


SCHEMATIC  
CONTROL PANEL  
(R. H.)

**NOTES:**

1. ALL LAMPS ARE TYPE # 12B9.
2. RESISTORS ARE 1/2W, 5% CARBON.
3. CAPACITORS ARE 50W.V.D.C.
4. SWITCHES S12, S19, S21, S23 & S26 ARE 4PDT, LATCHING, NON-SHORTING

5. SWITCHES S13, S14, S15, S16, S17, S18, S20 & S25 ARE 4PDT, NON-LATCHING, NON-SHORTING.
6. SWITCH S22 IS 4PDT, LATCHING, SHORTING.
7. SWITCH S24 IS 4PDT, NON-LATCHING, SHORTING.

REVISIONS			
NO.	DESCRIPTION	DATE	APPROVAL
1	FOR CHANGES SEE 054951	9-8-60	J. FARBER D. H. CO.



-24V common now ground  
MOD 4543

W. R. RIBATEIS 28 Jan 1960 6/70 9-12-60		<b>SCHEMATIC CONTROL PANEL (L.H.)</b>	L200007259
MATERIAL DO NOT SCALE THIS DRAWING NEXT REV. USED ON			


DRAWING 23

A5-71

L200007259

152L000251

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
3	REVISED & REDRAWN PER E.O. 66045	25 JUL 61	UL REAR
4	REVISED PER ED 66070	17 AUG 61	DR. [Signature]



1. FOR WIRE RUNNING LIST SEE L641000507.

NOTES:

DESIGNER	DATE	<b>SCHEMATIC POWER-CONTROL CHASSIS</b>	<b>L200 007 251</b>
CHECKER			
ENGINEER			
APPROVAL			
NEXT ASSY. USED ON	CONTRACT NO.	SCALE	SHEET OF