

703 IC SYSTEMS COMPUTER

REFERENCE AND INTERFACE MANUAL

NOTICE

This document contains proprietary information which shall not be reproduced or transferred to other documents or disclosed to others, or used for manufacturing or any other purpose without prior written permission of Raytheon Computer. Where related to a U. S. Government contract, such information may be disclosed as provided in such contract and may also be used by the U. S. Government for maintenance, servicing and repair purposes or as otherwise provided by such prior written permission.

The contents of this manual are subject to change without notice.

CONTENTS

ITEM	PAGE
<u>SECTION 1 -- GENERAL DESCRIPTION</u>	
1-1	GENERAL 1-1
1-2	WORD FORMATS 1-2
1-2.1	Data Words 1-4
1-2.2	Instruction Words 1-4
1-3	ADDRESSING 1-4
1-3.1	Direct Addressing 1-6
1-3.2	Indexed Addressing 1-6
1-3.3	Addressing Summary 1-7
<u>SECTION 2 -- INSTRUCTIONS</u>	
2-1	GENERAL 2-1
2-2	LOAD/STORE 2-1
2-3	ARITHMETIC 2-3
2-4	LOGICAL 2-4
2-5	COMPARE 2-5
2-6	JUMPS 2-5
2-7	GENERIC 2-6
2-7.1	Control Generics 2-6
2-7.2	Data Generics 2-8
2-7.3	I/O Generics 2-9
2-7.4	Literal Generics 2-10
2-7.5	Skip Generics 2-11
2-7.6	Shift Generics 2-15
<u>SECTION 3 -- INTERRUPT</u>	
3-1	GENERAL 3-1
3-2	PROGRAMMING WITH THE INTERRUPT SYSTEM. 3-2
3-3	OPERATION OF THE INTERRUPT SYSTEM. 3-2
<u>SECTION 4 -- INPUT/OUTPUT</u>	
4-1	GENERAL 4-1
4-2	DIRECT INPUT/OUTPUT 4-1
4-2.1	General Description 4-1
4-2.2	Application Information 4-2
4-3	DIRECT MEMORY ACCESS 4-6
4-3.1	General Description 4-6
4-3.2	Application Information 4-7

ITEM	PAGE
<u>SECTION 5 -- CONTROLS AND INDICATORS</u>	
5-1 CONTROLS AND INDICATORS	5-1
<u>SECTION 6 -- HARDWARE MULTIPLY/DIVIDE</u>	
6-1 GENERAL	6-1
6-2 MULTIPLICATION.....	6-1
6-3 DIVISION	6-2
 APPENDICES	
APPENDIX A -- Mnemonic Index of Instructions	A-1
APPENDIX B -- Op Codes Index of Instructions.....	B-1
APPENDIX C -- Table of Powers of 2 and 16	C-1
APPENDIX D -- Miscellaneous Reference Data	D-1
Common Constants.....	D-1
Factorials	D-1
Reciprocals.....	D-2
Square Root.....	D-3
Miscellaneous Constants.....	D-3
APPENDIX E -- Hexadecimal-to-Decimal Conversion.....	E-1
General.....	E-1
Binary Number Conversion to Decimal.....	E-1
Hexadecimal-to-Positive Decimal Integer	
Conversion Table	E-4
Hexadecimal-to-Negative Decimal Integer	
Conversion Table	E-8
Hexadecimal-to-Decimal Fraction Conversion	
Table	E-12

Section 1

GENERAL DESCRIPTION

1-1 GENERAL

The Raytheon 703 Computer is a general-purpose computer designed as the control element in data acquisition processing and control systems. The 703 features low cost, integrated circuits, and the reliability inherent to third generation refinements. The basic characteristics of the 703 are:

- 16-bit word length
- Two's complement arithmetic
- Direct and indexed addressing
- Memory expandable from 4096 to 32,768 words
- 1.75 μ sec cycle time
- Byte and word addressing
- Byte manipulation instructions
- High-speed Direct Memory Access I/O channels
- Direct Input/Output to the Central Processor Unit permitting program word transfer
- Interrupt system




Figure 1-1. Raytheon Model 703 Computer

The Raytheon 703 uses a parallel structured central processor as shown in figure 1-2. The following operational registers are available to the programmer:

- ACR: The 16-bit accumulator used as a full-word and byte accumulator.
- PCR: The 15-bit program counter
- IXR: The 16-bit index register
- EXR: The 5-bit memory address extension register

The following registers are not available to the programmer:

- INR: The 8-bit instruction register that holds the current instruction code
- MAR: The 16-bit memory address register that contains the current operand address
- MBR: The 16-bit memory buffer register used to hold operand words transmitted to and from memory

The Raytheon 703 Memory consists of one or more memory modules of 4096 words providing a capacity from 4096 to 32,768 words. The word size is 16 bits. Basic memory cycle time is 1.75 μ sec.

Select and Complement (S/C) Gates A and B gate the various registers into the arithmetic circuits at the proper time. These two gates also provide two's complementation for the accumulators. The Adder is comprised of the Carry, and Logic and Sum Generators which perform the arithmetic and logical functions in the CPU.

The CPU Control function coordinates the operation of the other units in the Central Processor Unit. The status of the Overflow, High, Low, and Global functions is retained in Status Storage.

Receivers and Drivers of the Direct Input/Output pass data directly to and from the Accumulator (ACR). These circuits are discussed in detail in Section 4.

1-2

WORD FORMATS

Note that in the following description of word formats, bit positions within a word are numbered from left to right, bit 0 being the most significant and bit 15 the least significant.





Figure 1-2. Central Processor Unit, Block Diagram

1-2.1 DATA WORDS

Single precision numbers have the following format:




Single precision data are held in a 16-bit two's complement numbers format. Bit-0, the sign bit, is a zero for positive numbers and a one for negative numbers. The number range is defined:

FRACTIONAL: $-1 \leq N < +1$


INTEGER: $-2^{15} \leq N < +2^{15} - 1$

Two 8-bit bytes are contained in a word in the following format:



1-2.2 INSTRUCTION WORDS


The instruction word format is:




Bits 0-3 designate the instruction code (I). Bit 4 is the index flag (X). Bits 5-15 are the memory address (M). Certain extended instructions that do not require memory reference use the M field to further specify instruction function. The format for each instruction is defined in Section 2.

1-3 ADDRESSING

Addressing in the Raytheon 703 is according to instruction type. The effective address, i , of a word instruction designates the i^{th} word of memory, while the i^{th} byte is designated for a byte instruction. For example, the execution of a byte instruction with address 3 specifies byte address 3 as shown below. The execution of a word instruction with address 3 specifies word address 3 as shown below.



The 32,768 memory words are accessed by a memory paging technique. The memory is divided both into word pages containing 2,048 words and byte pages of 2,048 bytes. These pages are designated by either a word or byte page number as shown below:



Since there are two byte pages in each word page, dividing a byte page number by two defines the word page containing the associated byte page. The remainder of this division indicates the first or second byte page within the word page.

The page used as a base address for executing a memory reference instruction is specified by an extension register, EXR. The contents of this 5-bit register (a byte page number) are concatenated to the 11-bit address, M, to form a 16-bit byte address when a byte instruction is executed. The most significant four bits of the contents of EXR are used to form a 15-bit word address for word instructions. In this manner the contents of EXR designate a word page, and one of the two byte pages within that word page.

The contents of EXR may be set to any memory page by executing the SML (select memory lower) or SMU (select memory upper) instructions. After executing the memory reference instruction, the contents of EXR are replaced by bits 1 thru 5 of the program counter. Base addresses are thus automatically contained within the local page (the page containing the instruction to be executed), unless an SML or SMU instruction designates another page for the next memory reference instruction.

The Raytheon 703 uses three forms of addressing -- direct, indexed local, and indexed global.

1-3.1 DIRECT ADDRESSING

Bit 4 of the instruction word specifies either direct or indexed addressing. If bit 4 is a zero, direct addressing is specified. The base address formed by the concatenation of the contents of EXR to the address field of the instruction (M) is used directly as the effective address.

1-3.2 INDEXED ADDRESSING

A one in bit 4 of the instruction word specifies indexing. Two modes of indexing are provided, local and global.

In the local mode, a base address is formed using the extension register. The contents of the index register (IXR) are added to this base address to form the effective address.


In the global mode, zeros are substituted for the contents of the extension register when the base address is formed. This base address is added to the contents of the index register to form the effective address.

The machine may be set to either the local or global mode using SLM or SGM instructions. Execution of a JSX instruction automatically selects the global mode prior to the jump.


1-3.3 ADDRESSING SUMMARY

The effect of the various modes of address modification are illustrated below. Note that the L/R adjacent to the Byte Locations indicates left or right byte.


1-3.3.1 Direct



1-3.3.2 Indexed Local



Effective 15-bit
Word Address:




Byte Location:




1-3.3.3 Indexed Global


Word Instruction:




Base Address:




Index:




Effective 15-bit
Word Address:





Byte Instruction:




Base Address:



Index:



Effective 15-bit
Word Address:



Byte Location:




Section 2.
INSTRUCTIONS

2-1 GENERAL


This section defines the function of each instruction and its effect on the various registers and the memory of the machine. Unless a register or the memory is specifically mentioned, it is unaffected by the instruction. The mnemonic, format, and timing in terms of memory cycles and equations are also defined for each instruction. The equation terms and symbols are defined in table 2-1.

2-2 LOAD/STORE




T: 2
 (ACR) 8-15 ← (M_B)

The contents of the memory byte location specified by the effective address replace the contents of bits 8-15 of the accumulator. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register.



T: 2
 (ACR) ← (M_W)

The contents of the memory word location specified by the effective address replace the contents of the accumulator. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register.




T: 2
 (IXR) ← (M_W)

The contents of the memory word location specified by the effective address replace the contents of the index register. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register.


Table 2-1. Definition of Instruction Equation
Terms and Symbols

Terms and Symbols	Definitions
(ACR)	The contents of the accumulator
(IXR)	The contents of the index register
(M_W)	The contents of the memory word location M
(PCR)	The contents of the program counter
(M_B)	The contents of the memory byte location M
(EXR)	The contents of the extension register
M	The memory address field of the instruction
$(X)_{n-m}$	The n^{th} through m^{th} bits of the contents of the register or memory location X
$A \leftarrow B$	A is replaced by B
+	Arithmetic sum
-	Arithmetic difference
\wedge	Logical AND
\vee	Logical OR
\oplus	Logical exclusive OR
(\bar{X})	Logical inversion of the contents of X
(ADFNEG)	The contents of the "negative" comparison flip flop
(ADFEQL)	The contents of the "equals" comparison flip flop
[Expression]	The logical value of the expression
(ADFOVF)	The contents of the overflow flip flop
(CCFGLB)	The contents of the global flip flop




T: 3
 $(M_B) \leftarrow (ACR)_{8-15}$

The contents of bits 8-15 of the accumulator replace the contents of the memory byte location specified by the effective address. The contents of the accumulator remain unchanged. Execution of this instruction copies the local page address to the extension register.



T: 2
 $(M_W) \leftarrow (ACR)$


The contents of the accumulator replace the contents of the memory word location specified by the effective address. The contents of the accumulator remain unchanged. Execution of this instruction copies the local page address to the extension register.



T: 2
 $(M_W) \leftarrow (IXR)$

The contents of the index register replace the contents of the memory word location specified by the effective address. The contents of the index register remain unchanged. Execution of this instruction copies the local page address to the extension register.


2-3 ARITHMETIC



T: 2
 $(ACR) \leftarrow (ACR) + (M_W)$

The arithmetic sum of the original contents of the accumulator plus the contents of the memory word location specified by the effective address replaces the contents of the accumulator. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register. The overflow flip flop is set if the result of an addition is less than -2^{15} or greater than $2^{15} - 1$.

SUB Subtract




T: 2

$$(ACR) \leftarrow (ACR) - (M_W)$$

The arithmetic difference between the original contents of the accumulator minus the contents of the memory word location specified by the effective address replaces the contents of the accumulator. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register. The overflow flip flop is set if the result of a subtraction is less than -2^{15} or greater than $2^{15} - 1$.

2-4 LOGICAL

ORI Inclusive OR




T: 2

$$(ACR) \leftarrow (ACR) \vee (M_W)$$

The logical sum of the contents of the accumulator and the contents of memory word location specified by the effective address replaces the contents of the accumulator. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register.

ORE Exclusive OR




T: 2

$$(ACR) \leftarrow (ACR) \oplus (M_W)$$

The logical Exclusive OR between the contents of the accumulator and the contents of the memory word location specified by the effective address replaces the contents of the accumulator. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register.

AND Logical AND



T: 2


$$(ACR) \leftarrow (ACR) \wedge (M_W)$$

The logical product of the original contents of the accumulator and the contents of the memory word location specified by the effective address replaces the contents of the accumulator. The contents of memory remain unchanged. Execution of this instruction copies the local page address to the extension register.

2-5

COMPARE

CMB Compare Byte




T: 2

$$(\text{ADFNEG}) \leftarrow [(\text{ACR})_{8-15} - (M_B) < 0]$$

$$(\text{ADFEQL}) \leftarrow [(\text{ACR})_{8-15} - (M_B) = 0]$$

The contents of the memory byte location specified by the effective address are compared to the contents of bits 8-15 of the accumulator. The result of the comparison is stored in a comparison register specifying whether the contents of bits 8-15 of the accumulator were less than, equal to, or greater than the contents of the memory byte position specified by the effective address. Neither the contents of the register or memory are affected. Execution of this instruction copies the local page address to the extension register. Bytes are treated as signed two's complement 8-bit numbers.

CMW Compare Word



T: 2

$$(\text{ADFNEG}) \leftarrow [(\text{ACR}) - (M_W) < 0]$$


$$(\text{ADFEQL}) \leftarrow [(\text{ACR}) - (M_W) = 0]$$

The contents of the memory word location specified by the effective address are compared to the contents of the accumulator. The result of the comparison is stored in the comparison register specifying whether the contents of the accumulator are less than, equal to, or greater than the contents of the memory location specified by the effective address. Neither the contents of the accumulator nor the contents of memory are affected. Execution of this instruction copies the local page address to the extension register. Words are treated as signed two's complement 16-bit numbers.

2-6

JUMPS


JMP Unconditional Jump



T: 1

$$(\text{PCR}) \leftarrow M_W$$


The effective word address replaces the contents of the program counter. Execution of this instruction copies the local page address to the extension register.




The contents of the index register are replaced by the contents of the program counter. The contents of the program counter are replaced by the effective word address. Execution of this instruction copies the local page address to the extension register. Execution of this instruction forces the computer into global addressing mode prior to the transfer.

2-7 GENERICS


Generics are non-memory reference instructions which share a common instruction code. As shown in the format below, bits 4-7 (FN) are used to designate the major function or functional class of the instruction to be performed. Bits 8-11 (F1) may be used to designate a subclass of a basic generic instruction class.




2-7.1 CONTROL GENERICS




The central processing unit is placed in the idle state. To resume computation the run switch on the control panel must be activated.




The interrupting level must be specified in bits 12-15 of the instruction to effect a correct return. Memory word locations accessed by the execution of the INR instruction are relative to the specified interrupt level. The contents of the program counter and machine status (MS) are restored and the interrupt level is returned to the Idle state.




The interrupt level specified is enabled, permitting it to respond to interrupts. Bits 12-15 of the instruction word specify which interrupt level is enabled.




The interrupt level specified is disabled, preventing any response to interrupts. Bits 12-15 of the instruction word specify which interrupt level is disabled.




The interrupt system is inhibited from processing any interrupts which may occur. The interrupt condition of each level will remain pending and will be processed when the inhibit condition is removed. An interrupt subroutine in process is not affected by execution of this instruction. Bits 12-15 are unused.



The interrupt system is unmasked to allow enabled interrupts to be serviced as required. Bits 12-15 are unused.



The central processing unit is placed in the local addressing mode causing the contents of the extension register (EXR) to be used in forming the base address of index instructions.



The central processing unit is placed in the global addressing mode. The contents of the extension register (EXR) are not used in forming the base address of index instructions. The bit positions normally provided by the EXR are set to 0.

CEX Copy Extension to Index
 T: 1
 (IXR)₀₋₄ ← (EXR)

GEN	Control	CEX	
0	3 4	7 8	11 12 15

The contents of bits 0-4 of the index register are replaced by the contents of the extension register. The contents of the extension register and the contents of the remaining bits of the index register remain unchanged.

CXE Copy Index to Extension
 T: 1
 (EXR) ← (IXR)₀₋₄

GEN	Control	CXE	
0	3 4	7 8	11 12 15

The contents of the extension register are replaced by the contents of bits 0-4 of the index register. The contents of the index register remain unchanged.

SML Select Memory Lower
 T: 1
 (EXR)₀ ← 0; (EXR)₁₋₄ ← F₂

GEN	Control	SML	F2
0	3 4	7 8	11 12 15

The contents of bits 1 to 4 of the extension register are replaced by bits 12-15 (F2) of the instruction. Bit 0 of the extension register is set to zero.

SMU Select Memory Upper
 T: 1
 (EXR)₀ ← 1; (EXR)₁₋₄ ← F₂

GEN	Control	SMU	F2
0	3 4	7 8	11 12 15

The contents of bits 1 to 4 of the extension register are replaced by bits 12-15 (F2) of the instruction. Bit 0 of the extension register is set to one.

2-7.2 DATA GENERICS

CLR Clear Accumulator
 T: 1
 (ACR) ← 0

GEN	DATA	CLR	
0	3 4	7 8	11 12 15

The contents of the accumulator are replaced by 0.

CMP Complement Accumulator
 T: 1
 $(ACR) \leftarrow -(ACR)$

The contents of the accumulator are replaced by the two's complement of the contents of the accumulator. The overflow flip flop will be set if the number -2^{15} is complemented.

INV Invert Accumulator
 T: 1
 $(ACR) \leftarrow \overline{(ACR)}$

The contents of the accumulator are replaced by the one's complement of the contents of the accumulator.

CXA Copy Index to Accumulator
 T: 1
 $(ACR) \leftarrow (IXR)$

The contents of the accumulator are replaced by the contents of the index register. The contents of the index register are not affected.

CAX Copy Accumulator to Index
 T: 1
 $(IXR) \leftarrow (ACR)$


The contents of the index register are replaced by the contents of the accumulator. The contents of the accumulator are not affected.

2-7.3 I/O GENERICS

DIN Direct Input
 T: 2
 $(ACR) \leftarrow (DIN)_{0-15}$

Bits 8-15 of the instruction (F1 and F2) are transferred to the DIO address bus and an input strobe is generated. At the trailing edge of the input strobe, the contents of the accumulator are replaced by the data applied to the DIO input data bus. Bits 8-11 (F1) of the instruction word designate the device selected for input and bits 12-15 (F2) of the instruction designate the selected function.

DOT Direct Output




T: 2

(DOT)₀₋₁₅ ← (ACR)

Bits 8-15 of the instruction (F1 and F2) are transferred to the DIO address bus, the contents of the accumulator are transferred to the DIO output data bus, and an output strobe is generated. The contents of the accumulator are not affected. Bits 8-11 (F1) of the instruction word designate the device selected for output and bits 12-15 of the instruction word (F2) designate the selected function.


2-7.4 LITERAL GENERICS

IXS Increment Index and
Skip if ≥ 0 

T: 2

(IXR) ← (IXR) + M₈₋₁₅; (PCR) ← (PCR) + 1 + [(IXR) \geq 0]

The algebraic sum of the contents of the index register plus the unsigned literal, bits 8-15 of the instruction word, replace the contents of the index register. If the sum is greater than or equal to zero the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.


DXS Decrement Index and
Skip if < 0 

T: 2

(IXR) ← (IXR) - M₈₋₁₅; (PCR) ← (PCR) + 1 + [(IXR) $<$ 0]

The algebraic difference between the contents of the index register and the unsigned literal, bits 8-15 of the instruction word replace the contents of the index register. If the contents of the index register are less than zero the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

LLB Load Literal Byte



T: 1

(ACR)₈₋₁₅ ← M₈₋₁₅

The contents of bits 8-15 of the accumulator are replaced by the literal, bits 8-15 of the instruction word. The contents of bits 0-7 of the accumulator are unaffected.

CLB Compare Literal Byte

GEN	CLB	F1	F2
0	3 4	7 8	11 12 15

T: 1

$(ADFNEG) \leftarrow [(ACR)_{8-15} - M_{8-15} < 0]$

$(ADFEQL) \leftarrow [(ACR)_{8-15} - M_{8-15} = 0]$

The contents of bits 8-15 of the accumulator are compared to the literal, bits 8-15 of the instruction word, and the result stored in the comparison register specifying whether the contents of bits 8-15 of the accumulator were less than, equal to, or greater than the literal. Both the literal and the contents of bits 8-15 of the accumulator are treated as 8-bit two's complement numbers for the purpose of this comparison.

2-7.5 SKIP GENERICS

SAZ Skip on Accumulator Zero

GEN	SKIP	SAZ	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [(ACR) = 0]$

If the contents of the accumulator are zero, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.

SAP Skip on Accumulator Plus

GEN	SKIP	SAP	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [(ACR) \geq 0]$

If the contents of the accumulator are greater than or equal to zero, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.

SAM Skip on Accumulator Minus

GEN	SKIP	SAM	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [(ACR) < 0]$

If the contents of the accumulator are less than 0, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.

SAO Skip on Accumulator

GEN	SKIP	SAO	
-----	------	-----	--

Odd

T: 1

$$(PCR) \leftarrow (PCR) + 1 + [(ACR)_{15} = 1]$$

If the contents of bit 15 of the accumulator is equal to 1, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

SLS Skip on Compare Less

GEN	SKIP	SLS	
-----	------	-----	--

T: 1

$$(PCR) \leftarrow (PCR) + 1 + [(ADFNEG) = 1]$$

If the contents of the comparison storage register specify that the contents of the accumulator were less than the operand of the last previous compare instruction, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.

SXE Skip on Index

GEN	SKIP	SXE	
-----	------	-----	--

Even

T: 1

$$(PCR) \leftarrow (PCR) + 1 + [(IXR)_{15} = 0]$$

If the contents of bit 15 of the index is equal to 0, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

SEQ Skip on Compare


GEN	SKIP	SEQ	
-----	------	-----	--

Equal

T: 1

$$(PCR) \leftarrow (PCR) + 1 + [(ADFEQL) = 1]$$

If the contents of the comparison storage register specify that the contents of the accumulator were equal to the operand of the last previous compare instruction, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.




SNE Skip on Compare Not Equal
 T: 1
 $(PCR) \leftarrow (PCR) + 1 + [(ADFEQL) = 0]$

If the contents of the comparison storage register specify that the contents of the accumulator were not equal to the operand of the last previous compare instruction, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.




SGR Skip on Compare Greater
 T: 1
 $(PCR) \leftarrow (PCR) + 1 + [(ADFEQL) = 0] \wedge [(ADFNEG) = 0]$

If the contents of the comparison storage register specify that the contents of the accumulator were greater than the operand of the last previous compare instruction, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.



SLE Skip on Compare Less Than or Equal
 T: 1
 $(PCR) \leftarrow (PCR) + 1 + [(ADFNEG) = 1] \vee [(ADFEQL) = 1]$

If the contents of the comparison storage register specify that the contents of the accumulator were less than or equal to the operand for the last previous compare instruction, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The contents of the accumulator are not affected.



SNO Skip on No Overflow
 T: 1
 $(PCR) \leftarrow (PCR) + 1 + [(ADFOVF) = 0]; (ADFOVF) \leftarrow 0$

If the contents of the overflow storage flip flop is zero, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken. The content of the overflow storage flip flop is set to zero.

SSE Skip on Sense External

GEN	SKIP	SSE	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [SSE = 0]$

If the external sense line is false, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

SS0 Skip on Sense Switch Zero False

GEN	SKIP	SS0	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [SS0 = 0]$

If sense switch zero is false, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

SS1 Skip on Sense Switch One False

GEN	SKIP	SS1	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [SS1 = 0]$

If sense switch one is false, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

SS2 Skip on Sense Switch Two False

GEN	SKIP	SS2	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [SS2 = 0]$

If sense switch two is false, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

SS3 Skip on Sense Switch Three False

GEN	SKIP	SS3	
0	3 4	7 8	11 12 15

T: 1

$(PCR) \leftarrow (PCR) + 1 + [SS3 = 0]$

If sense switch three is false, the next instruction in sequence is skipped; otherwise, the next instruction in sequence is taken.

2-7.6 SHIFT GENERICS

Two basic classes of shift instructions, arithmetic and logical, are provided in which the shift type is specified by bits 4-7 of the instruction word (F1). Open and circular shifts, as well as their direction, and single or double precision are specified by bits 8-11. All single length shifts affect only the accumulator while double length shifts affect both the accumulator and index register, where the index register is treated as the right extension of the accumulator. The shift length is designated by bits 12-15 of the instruction word (F2).

2-7.6.1 Arithmetic Shifts

SRA Shift Right Arithmetic

GEN	A-SFT	SRA	F2
0	3 4	7 8	11 12 15

T: 2-5
 $(ACR) \leftarrow (ACR) \div 2^M$ 12-15

The contents of the accumulator are shifted F2 positions to the right, as specified by bits 12-15 of the instruction word. The sign bit of the accumulator is unchanged by this operation and is shifted to bit 1 of the accumulator. Bits shifted off the right end of the register are lost.

SLA Shift left Arithmetic

GEN	A-SFT	SLA	F2
0	3 4	7 8	11 12 15

T: 2-5
 $(ACR) \leftarrow (ACR) \times 2^M$ 12-15

The contents of the accumulator are shifted F2 positions to the left, as specified by bit positions 12-15 of the instruction word. Bits shifted from position 0 are lost and zeros replace the vacated bit positions on the right end of the accumulator. If the sign bit of the accumulator is changed by this operation, the overflow storage flip flop is set.

SRA D Shift right Arithmetic Double

GEN	A-SFT	SRA D	F2
0	3 4	7 8	11 12 15

T: 2-5
 $(ACR, IXR) \leftarrow (ACR, IXR) \div 2^M$ 12-15

The contents of the accumulator and index register are shifted F2 positions to the right as specified by bits 12-15 of the instruction word. The sign bit of the accumulator is unchanged by this operation, and is shifted to bit 1 of the accumulator. Bit 15 of the accumulator is shifted to bit 0 of the index register. Bits shifted off the right end of the index register are lost.

SLA D Shift left Arithmetic

GEN	A-SFT	SLA D	F2
-----	-------	-------	----

 Double
 T: 2-5
 $(ACR, IXR) \leftarrow (ACR, IXR) \times 2^M$ 12-15

The contents of the accumulator and index register are shifted F2 positions to the left, as specified by bit positions 12-15 of the instruction word. Bits shifted from bit position 0 of the accumulator are lost and zeros replace vacated bit positions on the right end of the index register. Bit 0 of the index register is shifted to bit 15 of the accumulator. If the sign bit of the accumulator is changed by this operation the overflow storage flip flop is set.

2-7.6.2 Logical Shifts

To keep the explanation of the logical shift functions as simple as practicable, the shift logic equations have been omitted from this section.

SRL Shift right logical

GEN	L-SFT	SRL	F2
-----	-------	-----	----

 T: 2-5

The contents of the accumulator are shifted F2 positions to the right, as specified by bits 12-15 of the instruction word. Bits shifted off the right end of the accumulator are lost and zeros replace the vacated bit positions at the left end of the accumulator.

SLL Shift left logical

GEN	L-SFT	SLL	F2
-----	-------	-----	----

 T: 2-5

The contents of the accumulator are shifted F2 positions to the left, as specified by bits 12-15 of the instruction word. Bits shifted off the left end of the accumulator are lost and zeros replace the vacated bit positions on the right end of the accumulator.


SRL D Shift right logical

GEN	L-SFT	SRL D	F2
-----	-------	-------	----

 Double
 T: 2-5


The contents of the accumulator and index register are shifted F2 positions to the right, as specified by bits 12-15 of the instruction word. Bit 15 of the accumulator is shifted into bit 0 of the index register. Bits shifted off the right end of the index register are lost and zeros replace the vacated bit positions on the left end of the accumulator.

SLL D Shift left logical
 Double
 T: 2-5




The contents of the accumulator and index register are shifted F2 positions to the left, as specified by bits 12-15 of the instruction word. Bits shifted off the left end of the accumulator are lost and zeros replace the vacated bit positions on the right end of the index register. Bit 0 of the index register is shifted to bit 15 of the accumulator.

SRC Shift right circular
 T: 2-5




The contents of the accumulator are shifted F2 positions to the right as specified by bits 12-15 of the instruction word. During this operation bit 15 of the accumulator is shifted to bit 0 in the accumulator.

SLC Shift left circular
 T: 2-5




The contents of the accumulator are shifted F2 positions to the left, as specified by bits 12-15 of the instruction word. During this operation bit 0 of the accumulator is shifted to bit 15 of the accumulator.

SRC D Shift right circular
 Double
 T: 2-5




The contents of the accumulator and index register are shifted F2 positions to the right, as specified by bits 12-15 of the instruction word. During this operation bit 15 of the index register is shifted to bit zero of the accumulator. Bit 15 of the accumulator is shifted to bit 0 of the index register.

SLC D Shift left circular
 Double
 T: 2-5




The contents of the accumulator and index register are shifted F2 positions to the left, as specified by bits 12-15 of the instruction word. During this operation bit 0 of the index register is shifted to bit 15 of the accumulator and bit 0 of the accumulator is shifted to bit 15 of the index register.

SRL L Shift right logical
Left byte
T: 2-5




The contents of bits 0-7 of the accumulator are shifted F2 positions to the right as specified by bits 12-15 of the instruction word. Bits shifted out of bit position 7 are lost and zeros are inserted into bit position 0. The contents of bit positions 8-15 of the accumulator are not affected by this instruction.

SLL L Shift left logical
Left byte
T: 2-5




The contents of bit positions 0-7 of the accumulator are shifted F2 positions to the left as specified by bits 12-15 of the instruction word. Bits shifted out of bit position 0 are lost and zeros are inserted into bit position 7. The contents of bit positions 8-15 of the accumulator are not affected by this instruction.

SRL R Shift right logical
Right byte
T: 2-5




The contents of bit positions 8-15 of the accumulator are shifted F2 positions to the right, as specified by bits 12-15 of the instruction word. Bits shifted out of bit position 15 are lost and zeros are inserted into bit position 8. The contents of bit positions 0-7 of the accumulator are not affected by this instruction.

SLL R Shift left logical
Right byte
T: 2-5




The contents of bit positions 8-15 of the accumulator are shifted F2 positions to the left as specified by bits 12-15 of the instruction word. Bits shifted out of bit position 8 are lost and zeros are inserted into bit position 15. The contents of bit positions 0-7 of the accumulator are not affected by this instruction.

SRC L Shift right circular
Left Byte
T: 2-5




The contents of bit positions 0-7 of the accumulator are shifted F2 positions to the right as specified by bits 12-15 of the instruction word. During this operation bit 7 of the accumulator is shifted into bit 0 of the accumulator. The contents of bit positions 8-15 of the accumulator are not affected by this instruction.

SLC L Shift left circular
Left byte
T: 2-5




The contents of bit positions 0-7 of the accumulator are shifted F2 positions to the left as specified by bits 12-15 of the instruction word. During this operation bit 0 of the accumulator is shifted to bit 7 of the accumulator. The contents of bit positions 8-15 of the accumulator are not affected by this instruction.

SRC R Shift right circular
Right byte
T: 2-5



The contents of bit positions 8-15 of the accumulator are shifted F2 positions to the right as specified by bits 12-15 of the instruction word. During this operation bit 15 of the accumulator is shifted to bit 8 of the accumulator. The contents of bit positions 0-7 of the accumulator are not affected by this instruction.

SLC R Shift left circular
Right byte
T: 2-5



The contents of bit positions 8-15 of the accumulator are shifted F2 positions to the left as specified by bits 12-15 of the instruction word. During this operation bit 8 of the accumulator is shifted to bit 15 of the accumulator. The contents of bit positions 0-7 of the accumulator are not affected by this instruction.

Section 3

INTERRUPT

3-1 GENERAL

The priority interrupt system of the Raytheon 703 permits rapid response by the computer to events occurring external to the central processing unit (CPU). One level of interrupt is included with the basic system; however, expansion up to 16 levels is optionally available. Each level in the interrupt system may assume one of four states.

- Disabled:** The interrupt level is unable to respond to an interrupt. An interrupt signal sent from an external device is ignored.
- Idle:** The interrupt level is able to respond to an interrupt signal, but none has been received. The interrupt signal must have a pulse width greater than 1.75 microseconds.
- Wait:** An interrupt signal has been received, accepted, and the level is awaiting processing.
- Active:** The CPU has processed the interrupt by execution of a fixed hardware instruction sequence. The interrupt remains in the Active state until the program specifies an Interrupt Return or a Disable Interrupt.

Interrupt levels are numbered from 0 to 15. The lowest enabled interrupt level has the lowest priority. Level 0 is lowest. Level 15 is highest. Each interrupt level is allocated three unique words in the lower address portion of memory for storage of the program counter, an interrupt linkage address and machine status. Memory interrupt locations are assigned as follows:

00000	Interrupt Level 0	PCR Save
00001		Linkage Address
00002		Machine Status Save
00003		Unused by Interrupt Sequence
00004	Interrupt Level 1	PCR Save
00005		Linkage Address
00006		Machine Status Save
00007		Unused by Interrupt Sequence
--	--	--
00060	Interrupt Level 15	PCR Save
00061		Linkage Address
00062		Machine Status Save
00063		Unused by Interrupt Sequence

3-2 PROGRAMMING WITH THE INTERRUPT SYSTEM

The Raytheon 703 has five instructions which allow the user to achieve full utilization of the priority interrupt system. These instructions are Mask Interrupts (MSK), Unmask Interrupts (UNM), Enable Interrupt (ENB), Disable Interrupt (DSB), and Interrupt Return (INR).

To allow an interrupt subroutine to complete at least a few essential operations before it is itself interrupted, the Mask Interrupts (MSK) instruction may be employed. Execution of the MSK instruction inhibits all levels from causing interruptions to the current program. However, the interrupt conditions remain pending and will be serviced by the 703 CPU when the interrupt inhibit mask is removed. The interrupt inhibit mask is removed by the execution of the Unmask Interrupts (UNM) instruction.

Initialization of the Raytheon 703 (power ON or RESET) sets all interrupt levels to the Disabled state and removes the interrupt inhibit mask. Each interrupt level may advance from the Disabled state to the Idle state by execution of an Enable Interrupt (ENB) instruction which specifies the particular level. The Disable Interrupt (DSB) instruction changes the referenced interrupt level from its present state (Idle, Wait, or Active) to the Disabled state.

When the interrupt subroutine completes its operation, the interrupt level can be returned to the Idle state and control returned to the interrupted program by execution of the Interrupt Return (INR) instruction. The INR instruction specifies the interrupt level being returned to the Idle state and restores the program counter and machine status to what they were at time of interrupt.

3-3 OPERATION OF THE INTERRUPT SYSTEM


The operation of an interrupt level is shown in the flow chart, Figure 3-1. When power is turned on, or when the RESET switch on the control panel is activated, all interrupt levels are set to the Disabled state and the inhibit interrupt mask is set off. Interrupt levels, on an individual basis, may be transferred from the Disabled state to the Idle state by the ENB instruction.

When an interrupt level is in the Idle state, any interrupt signal to that level with duration greater than 1.75 microseconds causes an advance to the Wait state. An interrupt level in the Wait state is advanced to the Active state when there is no higher priority interrupt level in the Active or the Wait state, the inhibit interrupt mask is off, and the execution of the current instruction is completed by the 703 CPU.

When an interrupt level advances to the Active state a fixed hardware sequence stores the contents of the program counter, stores the machine status, places the central processor in global mode, and transfers to the interrupt linkage address. Machine status consists of the contents of the extension register, the overflow indicator, the comparison indicators, and the memory addressing mode (local/global) at the time of interrupt. An interrupt level remains in the Active state until the interrupt subroutine is completed. The INR instruction returns the interrupt to the Idle state and restores the program counter and the machine status to their previous condition at time of interrupt.

An interrupt level in the Active state does not necessarily imply that the 703 CPU is still under control of this particular level of interrupt. The 703 CPU can be under control of a higher priority interrupt subroutine. Priority control allows the highest level in the Wait or Active state to postpone lower priority interrupts that are pending. For example, if interrupt level 7 is in the Active state, interrupt levels 0 to 6 that are in the Wait state will not be serviced by the 703 CPU. The pending lower priority interrupts will not occur until interrupt level 7 is changed to the Idle or the Disabled state by either the INR or the DSB instruction. However, if any interrupt level from 8 to 15 should change to Wait state while interrupt level 7 is in the Active state, an interrupt would occur and control transferred to the higher priority subroutine.

Figure 3-1.
Interrupt Operation for Level X
(X = 0, 1, 2, 15)



Section 4
INPUT / OUTPUT

4-1 GENERAL

The Raytheon 703 has two types of input/output communication channels, Direct Input/Output (DIO) and Direct Memory Access (DMA). The DIO channel permits direct exchange of 16-bit data words between the accumulator register and a selected external device under direct program control. The DMA channel allows exchange of 16-bit data words between 703 memory and up to six external devices simultaneously, interlaced with computation.

4-2 DIRECT INPUT/OUTPUT

4-2.1 GENERAL DESCRIPTION

Exchange of information directly between external devices and the 703 CPU is provided by the direct input/output channel (see figure 4-1). This channel consists of an 8-bit external address bus, a 16-bit output bus, a 16-bit input bus and two strobe lines.

Operation of this channel is controlled by two instructions, Direct Input (DIN) and Direct Output (DOT). A DIN instruction causes its 8-bit DIO address to be placed on the address bus and produces an input strobe signal (ISB). The data placed on the input bus by the addressed device are transferred to the accumulator at the trailing edge of the strobe signal. Execution of a DOT instruction causes the address to be placed on the address bus, the contents of the accumulator to be placed on the data output bus, and an output strobe signal (OSB). Data may be taken from the output bus by the external device at any point during the OSB period.

The 8-bit DIO address has the following format.



Bits 8-11 designate the selected external device. Bits 12-15 designate the function to be performed. Each external device is assigned a unique device code and may use as many of the 16 function codes as necessary.




Figure 4-1. Direct Input/Output Channel

4-2.2 APPLICATIONS INFORMATION

4-2.2.1 Interface

All DIO signals are available on connector J2, a 90 pin ELCO connector mounted on the back panel of the 703 central processor chassis, and on the last connector of the I/O system. (Mating connector is Raytheon PN 530724-500.) These signals are as follows:

DAD08 - to DAD15 -	8-bit address bus
DOT00 - to DOT15 -	16-bit data output bus
DIN00 - to DIN15 -	16-bit data input bus
DOSB -	Data output strobe
DISB -	Data input strobe
KEXT -	External clock
EXSENS -	External sense input
INTRPT00 - to INTRPT15	Interrupt inputs
REXT -	External reset output
V+3.6	Power
MT0 -	Memory timing pulse 0
MT2 -	Memory timing pulse 2
MT4 -	Memory timing pulse 4

Table 4-1 defines pin locations of the signals on this connector.

The following design rules apply when interfacing with the 703 I/O communication channels:

1. Drivers should be Raytheon 844 Power Gates or their equivalents.

2. The receivers may be any diode transistor logic (DTL) circuits.
3. DIO output lines using Raytheon 844 drivers will drive up to 50 feet of twisted pair cable with up to 15 loads. The external equipment on the last position of the line must provide a resistor network termination as shown in figure 4-2.

Table 4-1. Direct I/O Connector J2

Signal	Signal Pin	Ground Pin	Signal	Signal Pin	Ground Pin
DIN00 -	A	J	DAD09 -	AX	BC
DIN01 -	B	J	DAD10 -	BB	BC
DIN02 -	H	J	DAD11 -	BH	BC
DIN03 -	C	L	DAD12 -	BD	BK
DIN04 -	D	L	DAD13 -	BE	BK
DIN05 -	K	L	DAD14 -	BJ	BK
DIN06 -	E	N	DAD15 -	BL	BN
DIN07 -	F	N	DOSB -	BM	BN
DIN08 -	M	N	DISB -	BF	BN
DIN09 -	R	AE	KEXT -	BP	BX
DIN10 -	X	AE	EXSENS -	BR	BX
DIN11 -	AM	AE	REXT -	BS	BZ
DIN12 -	S	Z	V+3.6A -	BT	BZ
DIN13 -	T	Z	V+3.6B -	CZ	DA
DIN14 -	Y	Z	V+3.6C -	DB	DA
DIN15 -	U	AB	MT0 -	BY	BZ
DOT00 -	V	AB	MT2 -	BU	CB
DOT01 -	AA	AB	MT4 -	BV	CB
DOT02 -	P	W	INTRPT00 -	BW	BX
DOT03 -	AC	W	INTRPT01 -	CA	CB
DOT04 -	AD	W	INTRPT02 -	CC	CE
DOT05 -	AF	AP	INTRPT03 -	CD	CE
DOT06 -	AH	AP	INTRPT04 -	CV	CE
DOT07 -	AN	AP	INTRPT05 -	CF	CP
DOT08 -	AJ	AS	INTRPT06 -	CH	CP
DOT09 -	AK	AS	INTRPT07 -	CN	CP
DOT10 -	AR	AS	INTRPT08 -	CJ	CS
DOT11 -	AL	AU	INTRPT09 -	CK	CS
DOT12 -	AT	AU	INTRPT10 -	CR	CS
DOT13 -	AY	AU	INTRPT11 -	CL	CU
DOT14 -	AV	BA	INTRPT12 -	CM	CU
DOT15 -	AW	BA	INTRPT13 -	CT	CU
DAD08 -	AZ	BA	INTRPT14 -	CW	CX
			INTRPT15 -	CY	CX




Figure 4-2. DIO Output Line Terminations

- In the external equipment, DIO input lines should be treated as bus lines driven by Raytheon 844 Power Gates. When an external equipment is not communicating with the DIO, the drivers within that equipment should be disabled with at least one input to the 844 held false. Each DIO input line may be driven by 16 drivers in parallel. The processor provides proper terminations for the ends of the DIO input lines. The external equipment on the last position of the DIO input lines must provide proper terminations for the other ends of the lines. The terminations are as shown in figure 4-3.
- The resistor terminations in the external equipment may be placed in an end cap to facilitate changing the location of these terminations when the relative position of the external equipment is changed.
- All DIO input and output signal levels are negative true as follows:

True "1"	Nominal 0V
False "0"	Nominal +3.6V




Figure 4-3. DIO Input Line Terminations

4-2. 2. 2 Timing

Figure 4-4 illustrates the timing of the DIO interface.

Note that for direct output, the address and data are stable at least 700 nsec before and 350 nsec after the output strobe. For direct input, data may be applied to the input bus during the first 1.05 μ sec of the data strobe, and must be stable during the final 350 nsec of this strobe. DIO data and address outputs are not gated with the strobe signals.




Figure 4-4. DIO Interface Timing

4.3 DIRECT MEMORY ACCESS

4-3.1 GENERAL DESCRIPTION

Exchange of information between the 703 memory and external devices is provided by the direct memory access channel option, see figure 4-5. Operation of this channel is independent of the operation of the 703 CPU.




Figure 4-5. Direct Memory Access

Six external devices may communicate with the memory simultaneously on an interlaced, fixed priority basis. Each device uses three control lines to effect a memory operation:

1. Request - A signal produced by the device to request a transfer.
2. Write - A signal produced by the device to indicate a write operation. If false, a read operation occurs.
3. Acknowledge - A signal produced by the DMA to initiate and control the requested transfer.

Data and address must be applied to the input bus lines only during the acknowledge. Data may be taken from the output bus during the acknowledge period on the occurrence of timing strobe MT2. Memory access priority is assigned on a fixed basis; a higher numbered channel will gain access over lower numbered channels.

4-3.2 APPLICATION INFORMATION

4-3.2.1 Interface

All DMA signals are available on connector J5, a 120 pin ELCO connector mounted on the back panel of the 703 central processor chassis. (Mating connector is Raytheon PN 530724-006) These signals are as follows:

MMAD01 - to MMAD15 -	15-bit address bus
MMDI00 - to MMDI15 -	16-bit data input bus
MMDO00 - to MMDO15 -	16-bit data output bus
MRQ2 - to MRQ7 -	Six request control inputs
MWT2 - to MWT7 -	Six write control inputs
MAK2 - to MAK7 -	Six acknowledge control outputs
MT0 -	Timing strobe 0
MT2 -	Timing strobe 2
MT4 -	Timing strobe 4
KEXT -	External clock
REXT -	External reset
V+3.6	Power

Table 4-2 defines pin locations of these signals on the connectors. All DMA input and output signal levels are "negative true" as follows:

True "1"	Nominal 0V
False "0"	Nominal +3.6V

4-3.2.2 Timing

Figure 4-6 illustrates the timing of the DMA interface. Note that for read, data is available from the beginning of MT2 through the following MT4. If writing, the address input and the data input must be enabled with the acknowledge signal. The memory request line may be applied any time prior to MT2, but it must be stable from MT2 to MT4, and must be removed no later than the start of the next MT0 during which the access is granted.




Figure 4-6. DMA Interface Timing

Table 4-2. Direct Memory Access Connector J5

Signal	Signal Pin	Ground Pin	Signal	Signal Pin	Ground Pin
MRQ2 -	A	L	MMDI04 -	BH	BW
MRQ3 -	B	L	MMDI05 -	BP	BW
MRQ4 -	K	L	MMDI06 -	CC	BW
MRQ5 -	C	N	MMDI07 -	BJ	BS
MRQ6 -	D	N	MMDI08 -	BK	BS
MRQ7 -	M	N	MMDI09 -	BR	BS
MAK2 -	E	R	MMDI10 -	BL	BY
MAK3 -	F	R	MMDI11 -	BT	BY
MAK4 -	P	R	MMDI12 -	BX	BY
MAK5 -	H	T	MMDI13 -	BU	CB
MAK6 -	J	T	MMDI14 -	BV	CB
MAK7 -	S	T	MMDI15 -	CA	CB
MWT2 -	V	AE	MMDO00 -	BZ	CF
MWT3 -	W	AE	MMDO01 -	CD	CF
MWT4 -	AD	AE	MMDO02 -	CE	CF
MWT5 -	X	AH	MMDO03 -	CH	CK
MWT6 -	Y	AH	MMDO04 -	CJ	CK
MWT7 -	AF	AH	MMDO05 -	CL	CK
MMAD01 -	AJ	AK	MMDO06 -	CM	CX
MMAD02 -	AB	AM	MMDO07 -	CN	CX
MMAD03 -	AC	AM	MMDO08 -	CW	CX
MMAD04 -	AL	AM	MMDO09 -	CP	CZ
MMAD05 -	U	AN	MMDO10 -	CR	CZ
MMAD06 -	AW	AN	MMDO11 -	CY	CZ
MMAD07 -	AX	AN	MMDO12 -	CS	DB
MMAD08 -	AP	AZ	MMDO13 -	CT	DB
MMAD09 -	AR	AZ	MMDO14 -	DA	DB
MMAD10 -	AY	AZ	MMDO15 -	CU	DD
MMAD11 -	AS	BB	MT0 -	DJ	DU
MMAD12 -	AT	BB	MT2 -	DT	DU
MMAD13 -	BA	BB	MT4 -	DM	DW
MMAD14 -	AU	BD	KEXT -	DV	DW
MMAD15 -	AV	BD	REXT -	DN	DY
MMDI00 -	BC	BD	V+3.6G	EF	EE
MMDI01 -	BE	BN	V+3.6H	EH	EK
MMDI02 -	BF	BN	V+3.6J	EJ	EK
MMDI03 -	BM	BN	V+3.6K	EL	EK

4 INPUT/OUTPUT

Section 5

CONTROLS AND INDICATORS

5-1 GENERAL

Each of the controls and indicators appearing on the front panel of the 703 are described below.

PROGRAM COUNTER Switch-Indicators

The PROGRAM COUNTER switch-indicators provide direct access to the Program Counter for both alteration and display. The indicators continually monitor the contents of the PROGRAM COUNTER for display purposes. The switches allow entry of a specific memory address. Note that the PROGRAM COUNTER is always active for both entry and display.

Program Counter CLEAR Switch

Actuating this switch resets the Program Counter Register.




Figure 5-1. Raytheon 703 Control Panel

DISPLAY SELECTOR Switch

The DISPLAY SELECTOR switch has six positions -- MS, IN, MA, MB, IX, and AC. The switch permits register selection for display or data entry. The specific function of each position is described below:

- MS This position displays machine status which includes the extension register, the comparison flip-flops, the overflow flip-flop, the local/global mode flip-flop, and the sequence register. In this position, the adjacent SELECTED DISPLAY indicators 0-4 display the extension register, indicator 5 displays ADFNEG, indicator 6 displays ADFEQL, indicator 7 displays overflow, indicator 8 displays local/global mode, and indicators 12-15 display the sequence register. This position of the switch is active for display only.

- IN This position displays the contents of the Instruction register in 0-7 of the SELECTED DISPLAY indicators. This position of the switch is active for display only.

- MA This position displays the 16-bit Memory Address Register (MAR) on the SELECTED DISPLAY indicators. This position of the switch is active for display only.

- MB This position provides direct access to the Memory Buffer Register (MBR) for both alteration and display. The SELECTED DISPLAY indicators display the contents of the MBR and the SELECTED DISPLAY switches allow entry of data directly into the MBR. Prior to entering data in this position, the adjacent CLEAR switch must be actuated to reset the MBR. This position illuminates the ENTER and DISPLAY indicators.

- IX This position provides direct access to the Index Register for both alteration and display in a manner similar to the Memory Buffer Register.

- AC This position provides direct access to the Accumulator for both alteration and display in a manner similar to the Memory Buffer Register.

The position of the DISPLAY SELECTOR can be changed while the program is running.

Display CLEAR Switch-Indicator

Actuating this switch clears the register associated with DISPLAY SELECTOR positions MB, IX, or AC.

ENTER Switch Indicator

Actuating this switch enters the contents of Memory Buffer Register (MBR) into the memory location specified by the 15-bit Program Counter Register (PCR) and increments the PCR by one count. This switch is illuminated when MB is selected.

DISPLAY Switch Indicator

Actuating this switch fetches data from the memory location specified by the Program Counter Register (PCR) and enters the data into the Memory Buffer Register (MBR). The PCR is then incremented by one count. This switch is illuminated when MB is selected.

SINGLE COMMAND Switch

Each actuation of the switch executes one instruction (manually entered or stored in memory), then halts. This switch is normally used when debugging programs.

SINGLE STEP Switch

This switch is primarily a maintenance aid and inhibits the SINGLE COMMAND and RUN mode switches. The operator can execute single instructions on a step-by-step basis and can observe the performance of the computer via the DISPLAY SELECTOR switch and the SELECTED DISPLAY indicators. The SINGLE STEP mode can only be terminated by the HALT switch. By actuating HALT, the instruction being executed on a step-by-step basis is completed and the computer is put in the HALT state.

RESET Switch

This is the master reset switch that resets all registers and peripherals.

RUN Switch

Actuating the RUN switch initiates a program process.

HALT Switch

Actuating the HALT switch halts the program being executed at the completion of the current instruction. This applies to both the RUN mode and the SINGLE STEP mode.

SENSE SWITCHES Toggles

These four switches permit the operator to modify a program by selecting a specific branch (or skip) condition within the program. The SENSE SWITCHES are operator settable and program testable. When the switch is in the down (false) position, the branch condition is selected.

Section 6

HARDWARE MULTIPLY/DIVIDE


6-1 GENERAL

Hardware multiply/divide is an option which performs a 16-bit, 2's complement multiply or divide. In each case, a double length result is produced.

The multiply/divide instruction format requires two consecutive memory locations. The first location defines the instruction, multiply or divide, and the second location defines a 15-bit address which contains the multiplicand for a multiply or the divisor for a divide. The 15-bit address allows either instruction to reference any location in memory without using the index register. The index register is not available for address modification during the execution of multiply and divide instructions. It is utilized with the accumulator (ACR) to form the double precision register required by the operation.

6-2 MULTIPLICATION

The multiply instruction has an execution time of 12.25 to 17.5 microseconds and a format as shown below:




The multiply instruction utilizes a 16-bit multiplier which resides in the accumulator and a 16-bit multiplicand which resides in the memory location specified by the instruction. Negative numbers are expressed in 2's complement form.

Execution of the multiply instruction produces a 31-bit algebraic product in the index register and the accumulator. The most significant 16 bits of the product reside in the index register. The least significant 15 bits of the product reside in bits 1-15 of the accumulator. The most significant bit of

the accumulator is set to the most significant bit of the index register. The product, if negative, is expressed in 2's complement form. No overflow can result from the multiply instruction.

6-3 DIVISION

The divide instruction has an execution time of 24.5 microseconds and a format as shown below:



The divide instruction utilizes a 31-bit dividend which resides in the accumulator and the index register. The most significant 16 bits of the dividend reside in the index register and the least significant 15 bits are located in bits 1-15 of the accumulator. The most significant bit of the accumulator has no effect on the divide instruction. The 16-bit divisor resides in the memory location specified by the instruction. Negative numbers are expressed in 2's complement form.

Execution of the divide instruction produces a 16-bit algebraic quotient in the accumulator and a 16-bit remainder in the index register. The sign of the remainder is the same as that of the dividend. Both numbers, if negative, are expressed in 2's complement form.

Care must be exercised in the set-up of the divide instruction to avoid an overflow condition. An overflow condition exists when the quotient is greater than 16 bits. The overflow indicator is turned ON and the dividend contained in the index register and the accumulator remains unchanged, except the most significant bit of the accumulator is set to the most significant bit of the index register. The execution time of the divide instruction for this condition is 8.75 microseconds.

APPENDICES

Appendix A

MNEMONIC INDEX OF INSTRUCTIONS

<u>Mnemonic</u>	<u>Op Code</u>	<u>Operation Name</u>	<u>Number of Cycles</u>	<u>Time in μs</u>	<u>Page</u>
ADD	A	Add	2	3.5	2-3
AND	E	Logical AND	2	3.5	2-4
CAX	013	Copy Accumulator to Index	1	1.75	2-9
CEX	006	Copy Extension to Index	1	1.75	2-8
CLB	07	Compare Literal Byte	1	1.75	2-11
CLR	010	Clear Accumulator	1	1.75	2-8
CMB	4	Compare Byte	2	3.5	2-5
CMP	011	Complement Accumulator	1	1.75	2-9
CMW	F	Compare Word	2	3.5	2-5
CXA	014	Copy Index to Accumulator	1	1.75	2-9
CXE	007	Copy Index to Extension	1	1.75	2-8
DIN	02	Direct Input	2	3.5	2-9
DOT	03	Direct Output	2	3.5	2-10
DSB	003	Disable Interrupt	1	1.75	2-7
DXS	05	Decrement Index and Skip if less than 0	2	3.5	2-10
ENB	002	Enable Interrupt	1	1.75	2-6
HLT	000	Halt	1	1.75	2-6
INR	001	Interrupt Return	3	5.25	2-6
INV	012	Invert Accumulator	1	1.75	2-9
IXS	04	Increment Index and Skip if greater than 0	2	3.5	2-10
JMP	1	Unconditional Jump	1	1.75	2-5
JSX	2	Jump and Store Return in Index	2	3.5	2-6
LDB	5	Load Byte	2	3.5	2-1
LDW	8	Load Work	2	3.5	2-1
LDX	9	Load Index	2	3.5	2-1
LLB	06	Load Literal Byte	1	1.75	2-10
MSK	00A	Mask Interrupts	1	1.75	2-7
ORE	D	Exclusive OR	2	3.5	2-4
ORI	C	Inclusive OR	2	3.5	2-4
SAM	082	Skip on Accumulator Minus	1	1.75	2-11
SAO	083	Skip on Accumulator Odd	1	1.75	2-12
SAP	081	Skip on Accumulator Plus	1	1.75	2-11
SAZ	080	Skip on Accumulator Zero	1	1.75	2-11
SEQ	086	Skip on Compare Equal	1	1.75	2-12

Appendix A

MNEMONIC INDEX OF INSTRUCTIONS (CONT.)

<u>Mnemonic</u>	<u>Op Code</u>	<u>Operation Name</u>	<u>Number of Cycles</u>	<u>Time in μs</u>	<u>Page</u>
SGM	005	Set Global Mode	1	1.75	2-7
SGR	088	Skip on Compare Greater	1	1.75	2-13
SLA	091	Shift Left Arithmetic	2-5	3.5 - 8.75	2-15
SLA D	093	Shift Left Arithmetic Double	2-5	3.5 - 8.75	2-16
SLC	0A5	Shift Left Circular	2-5	3.5 - 8.75	2-17
SLC D	0A7	Shift Left Circular Double	2-5	3.5 - 8.75	2-17
SLC L	0AD	Shift Left Circular Left Byte	2-5	3.5 - 8.75	2-19
SLC R	0AF	Shift Left Circular Right Byte	2-5	3.5 - 8.75	2-19
SLE	089	Skip on Compare Less Than or Equal	1	1.75	2-13
SLL	0A1	Shift Left Logical	2-5	3.5 - 8.75	2-16
SLL D	0A3	Shift Left Logical Double	2-5	3.5 - 8.75	2-17
SLL L	0A9	Shift Left Logical Left Byte	2-5	3.5 - 8.75	2-18
SLL R	0AB	Shift Left Logical Right Byte	2-5	3.5 - 8.75	2-18
SLM	004	Set Local Mode	1	1.75	2-7
SLS	084	Skip on Compare Less	1	1.75	2-12
SML	008	Select Memory Lower	1	1.75	2-8
SMU	009	Select Memory Upper	1	1.75	2-8
SNE	087	Skip on Compare Not Equal	1	1.75	2-13
SNO	08A	Skip on No Overflow	1	1.75	2-13
SRA	090	Shift Right Arithmetic	2-5	3.5 - 8.75	2-15
SRA D	092	Shift Right Arithmetic Double	2-5	3.5 - 8.75	2-15
SRC	0A4	Shift Right Circular	2-5	3.5 - 8.75	2-17
SRC D	0A6	Shift Right Circular Double	2-5	3.5 - 8.75	2-17
SRC L	0AC	Shift Right Circular Left Byte	2-5	3.5 - 8.75	2-19
SRC R	0AE	Shift Right Circular Right Byte	2-5	3.5 - 8.75	2-19
SRL	0A0	Shift Right Logical	2-5	3.5 - 8.75	2-16
SRL D	0A2	Shift Right Logical Double	2-5	3.5 - 8.75	2-16
SRL L	0A8	Shift Right Logical Left Byte	2-5	3.5 - 8.75	2-18
SRL R	0AA	Shift Right Logical Right Byte	2-5	3.5 - 8.75	2-18
SSE	08B	Skip on Sense External	1	1.75	2-14
SS0	08C	Skip on Sense Switch Zero False	1	1.75	2-14
SS1	08D	Skip on Sense Switch One False	1	1.75	2-14
SS2	08E	Skip on Sense Switch Two False	1	1.75	2-14
SS3	08F	Skip on Sense Switch Three False	1	1.75	2-14
STB	3	Store Byte	3	5.25	2-3

Appendix A

MNEMONIC INDEX OF INSTRUCTIONS (CONT.)

<u>Mnemonic</u>	<u>Op Code</u>	<u>Operation Name</u>	<u>Number of Cycles</u>	<u>Time in μ s</u>	<u>Page</u>
STW	7	Store Word	2	3.5	2-3
STX	6	Store Index	2	3.5	2-3
SUB	B	Subtract	2	3.5	2-4
SXE	085	Skip on Index Even	1	1.75	2-12
UNM	00B	Unmask Interrupts	1	1.75	2-7

Appendix B.

OP CODES INDEX OF INSTRUCTIONS

<u>Op Code</u>	<u>Mnemonic</u>	<u>Operation Name</u>	<u>Number of Cycles</u>	<u>Time in μs</u>	<u>Page</u>
0	GEN	Generics			2-6
1	JMP	Jump	1	1.75	2-5
2	JSX	Jump and Store Return in Index	2	3.5	2-6
3	STB	Store Byte	3	5.25	2-3
4	CMB	Compare Byte	2	3.5	2-5
5	LDB	Load Byte	2	3.5	2-1
6	STX	Store Index	2	3.5	2-3
7	STW	Store Word	2	3.5	2-3
8	LDW	Load Word	2	3.5	2-1
9	LDX	Load Index	2	3.5	2-1
A	ADD	Add	2	3.5	2-3
B	SUB	Subtract	2	3.5	2-4
C	ORI	Inclusive OR	2	3.5	2-4
D	ORE	Exclusive OR	2	3.5	2-4
E	AND	Logical AND	2	3.5	2-4
F	CMW	Compare Word	2	3.5	2-5
000	HLT	Halt	1	1.75	2-6
001	INR	Interrupt Return	3	5.25	2-6
002	ENB	Enable Interrupt	1	1.75	2-6
003	DSB	Disable Interrupt	1	1.75	2-7
004	SLM	Set Local Mode	1	1.75	2-7
005	SGM	Set Global Mode	1	1.75	2-7
006	CEX	Copy Extension to Index	1	1.75	2-8
007	CXE	Copy Index to Extension	1	1.75	2-8
008	SML	Select Memory Lower	1	1.75	2-8
009	SMU	Select Memory Upper	1	1.75	2-8
00A	MSK	Mask Interrupts	1	1.75	2-7
00B	UNM	Unmask Interrupts	1	1.75	2-7
010	CLR	Clear Accumulator	1	1.75	2-8
011	CMP	Complement Accumulator	1	1.75	2-9
012	INV	Invert Accumulator	1	1.75	2-9
013	CAX	Copy Accumulator to Index	1	1.75	2-9
014	CXA	Copy Index to Accumu- lator	1	1.75	2-9
02	DIN	Direct Input	2	3.5	2-9
03	DOT	Direct Output	2	3.5	2-10
04	IXS	Increment Index and Skip if Greater than Zero	2	3.5	2-10

Appendix B

OP CODES INDEX OF INSTRUCTIONS (CONT.)

<u>Op Code</u>	<u>Mnemonic</u>	<u>Operation Name</u>	<u>Number of Cycles</u>	<u>Time in μs</u>	<u>Page</u>
05	DXS	Decrement Index and Skip if Less than Zero	2	3.5	2-10
06	LLB	Load Literal Byte	1	1.75	2-10
07	CLB	Compare Literal Byte	1	1.75	2-11
080	SAZ	Skip on Accumulator Zero	1	1.75	2-11
081	SAP	Skip on Accumulator Plus	1	1.75	2-11
082	SAM	Skip on Accumulator Minus	1	1.75	2-11
083	SAO	Skip on Accumulator Odd	1	1.75	2-12
084	SLS	Skip on Compare Less	1	1.75	2-12
085	SXE	Skip on Index Even	1	1.75	2-12
086	SEQ	Skip on Compare Equal	1	1.75	2-12
087	SNE	Skip on Compare Not Equal	1	1.75	2-13
088	SGR	Skip on Compare Greater	1	1.75	2-13
089	SLE	Skip on Compare Less or Equal	1	1.75	2-13
08A	SNO	Skip on No Overflow	1	1.75	2-13
08B	SSE	Skip on Sense External False	1	1.75	2-14
08C	SS0	Skip on Sense Switch 0 False	1	1.75	2-14
08D	SS1	Skip on Sense Switch 1 False	1	1.75	2-14
08E	SS2	Skip on Sense Switch 2 False	1	1.75	2-14
08F	SS3	Skip on Sense Switch 3 False	1	1.75	2-14
090	SRA	Shift Right Arithmetic	2-5	3.5 - 8.75	2-15
091	SLA	Shift Left Arithmetic	2-5	3.5 - 8.75	2-15
092	SRA D	Shift Right Arithmetic Double	2-5	3.5 - 8.75	2-15
093	SLA D	Shift Left Arithmetic Double	2-5	3.5 - 8.75	2-16
0A0	SRL	Shift Right Logical	2-5	3.5 - 8.75	2-16
0A1	SLL	Shift Left Logical	2-5	3.5 - 8.75	2-16
0A2	SRL D	Shift Right Logical Double	2-5	3.5 - 8.75	2-16
0A3	SLL D	Shift Left Logical Double	2-5	3.5 - 8.75	2-17
0A4	SRC	Shift Right Circular	2-5	3.5 - 8.75	2-17
0A5	SLC	Shift Left Circular	2-5	3.5 - 8.75	2-17
0A6	SRC D	Shift Right Circular Double	2-5	3.5 - 8.75	2-17

Appendix B
OP CODES INDEX OF INSTRUCTIONS (CONT.)

<u>Op Code</u>	<u>Mnemonic</u>	<u>Operation Name</u>	<u>Number of Cycles</u>	<u>Time in μs</u>	<u>Page</u>
0A7	SLC D	Shift Left Circular Double	2-5	3.5 - 8.75	2-17
0A8	SRL L	Shift Right Logical Left Byte	2-5	3.5 - 8.75	2-18
0A9	SLL L	Shift Left Logical Left Byte	2-5	3.5 - 8.75	2-18
0AA	SRL R	Shift Right Logical Right Byte	2-5	3.5 - 8.75	2-18
0AB	SLL R	Shift Left Logical Right Byte	2-5	3.5 - 8.75	2-18
0AC	SRC L	Shift Right Circular Left Byte	2-5	3.5 - 8.75	2-19
0AD	SLC L	Shift Left Circular Left Byte	2-5	3.5 - 8.75	2-19
0AE	SRC R	Shift Right Circular Right Byte	2-5	3.5 - 8.75	2-19
0AF	SLC R	Shift Left Circular Right Byte	2-5	3.5 - 8.75	2-19

Appendix C

POWERS OF 2 AND 16

2^n and 16^m	m	n	2^{-n} and 16^{-m}
1	0	0	1.0
2		1	0.5
4		2	0.25
8		3	0.125
16	1	4	0.062 5
32		5	0.031 25
64		6	0.015 625
128		7	0.007 812 5
256	2	8	0.003 906 25
512		9	0.001 953 125
1 024		10	0.000 976 562 5
2 048		11	0.000 488 281 25
4 096	3	12	0.000 244 140 625
8 192		13	0.000 122 070 312 5
16 384		14	0.000 061 035 156 25
32 768		15	0.000 030 517 578 125
65 536	4	16	0.000 015 258 789 062 5
131 072		17	0.000 007 629 394 531 25
262 144		18	0.000 003 814 697 265 625
524 288		19	0.000 001 907 348 632 812 5
1 048 576	5	20	0.000 000 953 674 316 406 25
2 097 152		21	0.000 000 476 837 158 203 125
4 194 304		22	0.000 000 238 418 579 101 562 5
8 388 608		23	0.000 000 119 209 289 550 781 25
16 777 216	6	24	0.000 000 059 604 644 775 390 625
33 554 432		25	0.000 000 029 802 322 387 695 312 5
67 108 864		26	0.000 000 014 901 161 193 847 656 25
134 217 728		27	0.000 000 007 450 580 596 923 828 125
268 435 456	7	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912		29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824		30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648		31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	8	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592		33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184		34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368		35	0.000 000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	9	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472		37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944		38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888		39	0.000 000 000 001 818 989 403 545 856 475 830 078 125
1 099 511 627 776	10	40	0.000 000 000 000 909 494 701 772 928 237 915 039 062 5
2 199 023 255 552		41	0.000 000 000 000 454 747 350 886 464 118 957 519 531 25
4 398 046 511 104		42	0.000 000 000 000 227 373 675 443 232 059 478 759 765 625
8 796 093 022 208		43	0.000 000 000 000 113 686 837 721 616 029 739 379 882 812 5
17 592 186 044 416	11	44	0.000 000 000 000 056 843 418 860 808 014 869 689 941 406 25
35 184 372 088 832		45	0.000 000 000 000 028 421 709 430 404 007 434 844 970 703 125
70 368 744 177 664		46	0.000 000 000 000 014 210 854 715 202 003 717 422 485 351 562 5
140 737 488 355 328		47	0.000 000 000 000 007 105 427 357 601 001 858 711 242 675 781 25
281 474 976 710 656	12	48	0.000 000 000 000 003 552 713 678 800 500 929 355 621 337 890 625

Appendix D
MISCELLANEOUS REFERENCE DATA

COMMON CONSTANTS		
	DECIMAL	HEX
e	2.718 281 828 5	2.B7E1 5163
$1/e$.367 879 441 2	0.5E2D 58D9
$\log_{10} e$.434 294 481 9	0.6F2D EC55
$\log_e 10$	2.302 585 093 0	2.4D76 3777
$\log_e 2$.693 147 180 6	0.B172 17F8
$\log_{10} \pi$.497 149 872 7	0.7F45 36CC
$\log_e \pi$	1.144 729 885 8	1.250D 048 E
π	3.141 592 653 6	3.243F 6A89
$1/\pi$.318 309 886 2	0.517C C1B7
$\sqrt{\pi}$	1.7 724 538 509	1.C5BF 891C
γ	0.5 772 156 649	0.93C4 67E4
$\log_e \gamma$	-0.5 495 393 129	-0.8CAE 9BC3

FACTORIALS		
	DECIMAL	HEX
1!	1	001
2!	2	002
3!	6	006
4!	24	018
5!	120	078
6!	720	2D0
7!	5 040	1 3B0
8!	40 320	9 D80
9!	362 880	58 980
10!	3 628 800	375 EBA
11!	39 916 800	2 611 500
12!	479 001 600	1B 8CF C00
13!	6 227 020 800	173 291 A20
14!	87 178 291 200	1 44C 3B2 800

RECIPROCAL S		
n	1/n (DECIMAL)	1/n (HEXADECIMAL)
2	+.500000000	+.800000000
3	+.333333333	+.555555555
4	+.250000000	+.400000000
5	+.200000000	+.333333333
6	+.166666667	+.2AAAAAAA
7	+.1428571428	+.249249249
8	+.125000000	+.200000000
9	+.111111111	+.1C71C71C7
10	+.100000000	+.199999999
11	+.0909090909	+.1745D1745
12	+.083333333	+.155555555
13	+.0769230769	+.13B13B13B
14	+.0714285714	+.124924924
15	+.066666667	+.111111111
16	+.062500000	+.100000000
17	+.0588235294	+.0F0F0F0F0
18	+.055555555	+.0E38E38E3
19	+.0526315789	+.0D79435E5
20	+.050000000	+.0CCCCCCC
21	+.0476190476	+.0C30C30C3
22	+.0454545454	+.0BA2E8BA2
23	+.0434782609	+.0B21642C8
24	+.041666667	+.0AAAAAAAA
25	+.040000000	+.0A3D70A3D
26	+.0384615384	+.09D89D89D
27	+.0370370370	+.097B425ED
28	+.0357142857	+.092492492
29	+.0344827586	+.08D3DCB08
30	+.033333333	+.088888888

SQUARE ROOTS		
	DECIMAL	HEX
$\sqrt{2}$	1.414 213 562 4	1.6A0 9E6 681
$\sqrt{3}$	1.732 050 807 6	1.BB6 7AE 85A
$\sqrt{5}$	2.236 067 977 5	2.3C6 EF3 730
$\sqrt{6}$	2.449 489 742 8	2.731 1C2 813
$\sqrt{7}$	2.645 751 311 1	2.A54 FF5 3A8
$\sqrt{8}$	2.828 427 124 8	2.D41 3CC D02
$\sqrt{10}$	3.162 277 660 2	3.298 B07 5B7

MISCELLANEOUS CONSTANTS		
	DECIMAL	HEX
$1^\circ = 1/360$ of a circle	0.002 777 777 8	0.00B60B
$1^\circ = .017 453 292 5$ radians	0.017 453 292 5	0.0477D1
Euler's Constant $\gamma =$	0.577 215 664 9	0.93C467

Appendix E

HEXADECIMAL - TO - DECIMAL CONVERSION

GENERAL

This appendix contains Hexadecimal-To-Decimal conversion tables for positive numbers, negative numbers, and fractions. Conversion of binary numbers to decimal or hexadecimal and conversion of hexadecimal numbers to decimal are also discussed.

BINARY NUMBER CONVERSION TO DECIMAL

Prior to explaining the specifics of the number systems, observe the following basics of number systems.

Any positional number system can be defined by its base (radix). The base is the number of unique symbols that can occupy a position in the number system. As an example, the decimal system has a base of 10 because symbols (numbers in this case) 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9 can occupy a position in the number system. In the binary system, there are two symbols, 0 and 1, that can occupy a position. Therefore, a binary system is base 2. In the hexadecimal system, symbols 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F can occupy a position in the number system. Therefore, it is a base 16 system. In converting from binary or hexadecimal to decimal, the symbol represents a coefficient, and, its position in the number, the exponent of the base -- examples of this are given below.

DECIMAL NUMBER SYSTEM

Given a decimal number of 159, state it as a function of its base.

The number 159 can be restated as 100 plus 50 plus 9 or:

$$1 (10^2) + 5 (10^1) + 9 (10^0) = 159$$

BINARY NUMBER SYSTEM

Given the binary number 1011, convert it to decimal.

$$1 (2^3) + 0 (2^2) + 1 (2^1) + 1 (2^0) = 11$$

Given the binary numbers 0 through 15, convert them to hexadecimal numbers.

Binary-to-Hexadecimal Conversion Table		
Binary	Hexadecimal	Decimal
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	8	8
1001	9	9
1010	A	10
1011	B	11
1100	C	12
1101	D	13
1110	E	14
1111	F	15

HEXADECIMAL NUMBER SYSTEM

Given the hexadecimal number 4F2, convert it to decimal. (For the conversion of F refer to the table under the Binary Number System).

$$4 (16^2) + F (16^1) + 2 (16^0) = 4 (256) + 15 (16) + 2 (1) = 1266$$

Note that the exponent for the base was determined (in all cases) by counting from the right, the symbols position in the number.

INTEGER TABLE EXTENSION

For numbers outside the range of the integer table add the following values to those of the Hexadecimal to Positive Decimal Integer table.

<u>Hexadecimal</u>	<u>Decimal</u>
1000	4096
2000	8192
3000	12288
4000	16384
5000	20480
6000	24576
7000	28672
8000	32768
9000	36864
A000	40960
B000	45056
C000	49152
D000	53248
E000	57344
F000	61440

HEXADECIMAL - TO - POSITIVE INTEGER CONVERSION TABLE

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
000	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
010	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
020	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
030	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
040	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
050	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
060	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
070	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
080	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
090	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
0A0	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175
0B0	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
0C0	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207
0D0	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
0E0	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
0F0	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255
100	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271
110	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287
120	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303
130	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319
140	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335
150	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351
160	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367
170	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383
180	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399
190	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415
1A0	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431
1B0	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447
1C0	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463
1D0	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479
1E0	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495
1F0	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511
200	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527
210	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543
220	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559
230	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575
240	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591
250	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607
260	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623
270	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639
280	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655
290	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671
2A0	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687
2B0	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703
2C0	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719
2D0	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735
2E0	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751
2F0	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767
300	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783
310	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799
320	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815
330	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831
340	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847
350	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863
360	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879
370	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895
380	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911
390	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927
3A0	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943
3B0	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959
3C0	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975
3D0	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991
3E0	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007
3F0	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023

E - HEXA TO DEC CONVERSION

HEXADECIMAL - TO - POSITIVE INTEGER CONVERSION TABLE (CONT.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
400	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
410	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055
420	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071
430	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087
440	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103
450	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119
460	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135
470	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151
480	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
490	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183
4A0	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199
4B0	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215
4C0	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231
4D0	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247
4E0	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263
4F0	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279
500	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295
510	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311
520	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327
530	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343
540	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359
550	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375
560	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391
570	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407
580	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423
590	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439
5A0	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455
5B0	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471
5C0	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487
5D0	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503
5E0	1504	1505	1506	1507	1508	1509	1510	1511	1512	1513	1514	1515	1516	1517	1518	1519
5F0	1520	1521	1522	1523	1524	1525	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535
600	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551
610	1552	1553	1554	1555	1556	1557	1558	1559	1560	1561	1562	1563	1564	1565	1566	1567
620	1568	1569	1570	1571	1572	1573	1574	1575	1576	1577	1578	1579	1580	1581	1582	1583
630	1584	1585	1586	1587	1588	1589	1590	1591	1592	1593	1594	1595	1596	1597	1598	1599
640	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615
650	1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628	1629	1630	1631
660	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641	1642	1643	1644	1645	1646	1647
670	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663
680	1664	1665	1666	1667	1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1679
690	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692	1693	1694	1695
6A0	1696	1697	1698	1699	1700	1701	1702	1703	1704	1705	1706	1707	1708	1709	1710	1711
6B0	1712	1713	1714	1715	1716	1717	1718	1719	1720	1721	1722	1723	1724	1725	1726	1727
6C0	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743
6D0	1744	1745	1746	1747	1748	1749	1750	1751	1752	1753	1754	1755	1756	1757	1758	1759
6E0	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775
6F0	1776	1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1787	1788	1789	1790	1791
700	1792	1793	1794	1795	1796	1797	1798	1799	1800	1801	1802	1803	1804	1805	1806	1807
710	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818	1819	1820	1821	1822	1823
720	1824	1825	1826	1827	1828	1829	1830	1831	1832	1833	1834	1835	1836	1837	1838	1839
730	1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855
740	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871
750	1872	1873	1874	1875	1876	1877	1878	1879	1880	1881	1882	1883	1884	1885	1886	1887
760	1888	1889	1890	1891	1892	1893	1894	1895	1896	1897	1898	1899	1900	1901	1902	1903
770	1904	1905	1906	1907	1908	1909	1910	1911	1912	1913	1914	1915	1916	1917	1918	1919
780	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935
790	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951
7A0	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967
7B0	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983
7C0	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999
7D0	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015
7E0	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031
7F0	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047

E - HEXA-TO-DEC CONVERSION

HEXADECIMAL - TO - POSITIVE INTEGER CONVERSION TABLE (CONT.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
800	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
810	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079
820	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095
830	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111
840	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127
850	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143
860	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159
870	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175
880	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191
890	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207
8A0	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223
8B0	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239
8C0	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255
8D0	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271
8E0	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287
8F0	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303
900	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319
910	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335
920	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351
930	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367
940	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383
950	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399
960	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415
970	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431
980	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447
990	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462	2463
9A0	2464	2465	2466	2467	2468	2469	2470	2471	2472	2473	2474	2475	2476	2477	2478	2479
9B0	2480	2481	2482	2483	2484	2485	2486	2487	2488	2489	2490	2491	2492	2493	2494	2495
9C0	2496	2497	2498	2499	2500	2501	2502	2503	2504	2505	2506	2507	2508	2509	2510	2511
9D0	2512	2513	2514	2515	2516	2517	2518	2519	2520	2521	2522	2523	2524	2525	2526	2527
9E0	2528	2529	2530	2531	2532	2533	2534	2535	2536	2537	2538	2539	2540	2541	2542	2543
9F0	2544	2545	2546	2547	2548	2549	2550	2551	2552	2553	2554	2555	2556	2557	2558	2559
A00	2560	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575
A10	2576	2577	2578	2579	2580	2581	2582	2583	2584	2585	2586	2587	2588	2589	2590	2591
A20	2592	2593	2594	2595	2596	2597	2598	2599	2600	2601	2602	2603	2604	2605	2606	2607
A30	2608	2609	2610	2611	2612	2613	2614	2615	2616	2617	2618	2619	2620	2621	2622	2623
A40	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637	2638	2639
A50	2640	2641	2642	2643	2644	2645	2646	2647	2648	2649	2650	2651	2652	2653	2654	2655
A60	2656	2657	2658	2659	2660	2661	2662	2663	2664	2665	2666	2667	2668	2669	2670	2671
A70	2672	2673	2674	2675	2676	2677	2678	2679	2680	2681	2682	2683	2684	2685	2686	2687
A80	2688	2689	2690	2691	2692	2693	2694	2695	2696	2697	2698	2699	2700	2701	2702	2703
A90	2704	2705	2706	2707	2708	2709	2710	2711	2712	2713	2714	2715	2716	2717	2718	2719
AA0	2720	2721	2722	2723	2724	2725	2726	2727	2728	2729	2730	2731	2732	2733	2734	2735
AB0	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2750	2751
AC0	2752	2753	2754	2755	2756	2757	2758	2759	2760	2761	2762	2763	2764	2765	2766	2767
AD0	2768	2769	2770	2771	2772	2773	2774	2775	2776	2777	2778	2779	2780	2781	2782	2783
AE0	2784	2785	2786	2787	2788	2789	2790	2791	2792	2793	2794	2795	2796	2797	2798	2799
AF0	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2814	2815
B00	2816	2817	2818	2819	2820	2821	2822	2823	2824	2825	2826	2827	2828	2829	2830	2831
B10	2832	2833	2834	2835	2836	2837	2838	2839	2840	2841	2842	2843	2844	2845	2846	2847
B20	2848	2849	2850	2851	2852	2853	2854	2855	2856	2857	2858	2859	2860	2861	2862	2863
B30	2864	2865	2866	2867	2868	2869	2870	2871	2872	2873	2874	2875	2876	2877	2878	2879
B40	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894	2895
B50	2896	2897	2898	2899	2900	2901	2902	2903	2904	2905	2906	2907	2908	2909	2910	2911
B60	2912	2913	2914	2915	2916	2917	2918	2919	2920	2921	2922	2923	2924	2925	2926	2927
B70	2928	2929	2930	2931	2932	2933	2934	2935	2936	2937	2938	2939	2940	2941	2942	2943
B80	2944	2945	2946	2947	2948	2949	2950	2951	2952	2953	2954	2955	2956	2957	2958	2959
B90	2960	2961	2962	2963	2964	2965	2966	2967	2968	2969	2970	2971	2972	2973	2974	2975
BA0	2976	2977	2978	2979	2980	2981	2982	2983	2984	2985	2986	2987	2988	2989	2990	2991
BB0	2992	2993	2994	2995	2996	2997	2998	2999	3000	3001	3002	3003	3004	3005	3006	3007
BC0	3008	3009	3010	3011	3012	3013	3014	3015	3016	3017	3018	3019	3020	3021	3022	3023
BD0	3024	3025	3026	3027	3028	3029	3030	3031	3032	3033	3034	3035	3036	3037	3038	3039
BE0	3040	3041	3042	3043	3044	3045	3046	3047	3048	3049	3050	3051	3052	3053	3054	3055
BF0	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	3067	3068	3069	3070	3071

HEXADECIMAL - TO - POSITIVE INTEGER CONVERSION TABLE (CONT.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
C00	3072	3073	3074	3075	3076	3077	3078	3079	3080	3081	3082	3083	3084	3085	3086	3087
C10	3088	3089	3090	3091	3092	3093	3094	3095	3096	3097	3098	3099	3100	3101	3102	3103
C20	3104	3105	3106	3107	3108	3109	3110	3111	3112	3113	3114	3115	3116	3117	3118	3119
C30	3120	3121	3122	3123	3124	3125	3126	3127	3128	3129	3130	3131	3132	3133	3134	3135
C40	3136	3137	3138	3139	3140	3141	3142	3143	3144	3145	3146	3147	3148	3149	3150	3151
C50	3152	3153	3154	3155	3156	3157	3158	3159	3160	3161	3162	3163	3164	3165	3166	3167
C60	3168	3169	3170	3171	3172	3173	3174	3175	3176	3177	3178	3179	3180	3181	3182	3183
C70	3184	3185	3186	3187	3188	3189	3190	3191	3192	3193	3194	3195	3196	3197	3198	3199
C80	3200	3201	3202	3203	3204	3205	3206	3207	3208	3209	3210	3211	3212	3213	3214	3215
C90	3216	3217	3218	3219	3220	3221	3222	3223	3224	3225	3226	3227	3228	3229	3230	3231
CA0	3232	3233	3234	3235	3236	3237	3238	3239	3240	3241	3242	3243	3244	3245	3246	3247
C90	3248	3249	3250	3251	3252	3253	3254	3255	3256	3257	3258	3259	3260	3261	3262	3263
CC0	3264	3265	3266	3267	3268	3269	3270	3271	3272	3273	3274	3275	3276	3277	3278	3279
CD0	3280	3281	3282	3283	3284	3285	3286	3287	3288	3289	3290	3291	3292	3293	3294	3295
CE0	3296	3297	3298	3299	3300	3301	3302	3303	3304	3305	3306	3307	3308	3309	3310	3311
CF0	3312	3313	3314	3315	3316	3317	3318	3319	3320	3321	3322	3323	3324	3325	3326	3327
D00	3328	3329	3330	3331	3332	3333	3334	3335	3336	3337	3338	3339	3340	3341	3342	3343
D10	3344	3345	3346	3347	3348	3349	3350	3351	3352	3353	3354	3355	3356	3357	3358	3359
D20	3360	3361	3362	3363	3364	3365	3366	3367	3368	3369	3370	3371	3372	3373	3374	3375
D30	3376	3377	3378	3379	3380	3381	3382	3383	3384	3385	3386	3387	3388	3389	3390	3391
D40	3392	3393	3394	3395	3396	3397	3398	3399	3400	3401	3402	3403	3404	3405	3406	3407
D50	3408	3409	3410	3411	3412	3413	3414	3415	3416	3417	3418	3419	3420	3421	3422	3423
D60	3424	3425	3426	3427	3428	3429	3430	3431	3432	3433	3434	3435	3436	3437	3438	3439
D70	3440	3441	3442	3443	3444	3445	3446	3447	3448	3449	3450	3451	3452	3453	3454	3455
D80	3456	3457	3458	3459	3460	3461	3462	3463	3464	3465	3466	3467	3468	3469	3470	3471
D90	3472	3473	3474	3475	3476	3477	3478	3479	3480	3481	3482	3483	3484	3485	3486	3487
DA0	3488	3489	3490	3491	3492	3493	3494	3495	3496	3497	3498	3499	3500	3501	3502	3503
DB0	3504	3505	3506	3507	3508	3509	3510	3511	3512	3513	3514	3515	3516	3517	3518	3519
DC0	3520	3521	3522	3523	3524	3525	3526	3527	3528	3529	3530	3531	3532	3533	3534	3535
DD0	3536	3537	3538	3539	3540	3541	3542	3543	3544	3545	3546	3547	3548	3549	3550	3551
DE0	3552	3553	3554	3555	3556	3557	3558	3559	3560	3561	3562	3563	3564	3565	3566	3567
DF0	3568	3569	3570	3571	3572	3573	3574	3575	3576	3577	3578	3579	3580	3581	3582	3583
E00	3584	3585	3586	3587	3588	3589	3590	3591	3592	3593	3594	3595	3596	3597	3598	3599
E10	3600	3601	3602	3603	3604	3605	3606	3607	3608	3609	3610	3611	3612	3613	3614	3615
E20	3616	3617	3618	3619	3620	3621	3622	3623	3624	3625	3626	3627	3628	3629	3630	3631
E30	3632	3633	3634	3635	3636	3637	3638	3639	3640	3641	3642	3643	3644	3645	3646	3647
E40	3648	3649	3650	3651	3652	3653	3654	3655	3656	3657	3658	3659	3660	3661	3662	3663
E50	3664	3665	3666	3667	3668	3669	3670	3671	3672	3673	3674	3675	3676	3677	3678	3679
E60	3680	3681	3682	3683	3684	3685	3686	3687	3688	3689	3690	3691	3692	3693	3694	3695
E70	3696	3697	3698	3699	3700	3701	3702	3703	3704	3705	3706	3707	3708	3709	3710	3711
E80	3712	3713	3714	3715	3716	3717	3718	3719	3720	3721	3722	3723	3724	3725	3726	3727
E90	3728	3729	3730	3731	3732	3733	3734	3735	3736	3737	3738	3739	3740	3741	3742	3743
EA0	3744	3745	3746	3747	3748	3749	3750	3751	3752	3753	3754	3755	3756	3757	3758	3759
EB0	3760	3761	3762	3763	3764	3765	3766	3767	3768	3769	3770	3771	3772	3773	3774	3775
EC0	3776	3777	3778	3779	3780	3781	3782	3783	3784	3785	3786	3787	3788	3789	3790	3791
ED0	3792	3793	3794	3795	3796	3797	3798	3799	3800	3801	3802	3803	3804	3805	3806	3807
EE0	3808	3809	3810	3811	3812	3813	3814	3815	3816	3817	3818	3819	3820	3821	3822	3823
EF0	3824	3825	3826	3827	3828	3829	3830	3831	3832	3833	3834	3835	3836	3837	3838	3839
F00	3840	3841	3842	3843	3844	3845	3846	3847	3848	3849	3850	3851	3852	3853	3854	3855
F10	3856	3857	3858	3859	3860	3861	3862	3863	3864	3865	3866	3867	3868	3869	3870	3871
F20	3872	3873	3874	3875	3876	3877	3878	3879	3880	3881	3882	3883	3884	3885	3886	3887
F30	3888	3889	3890	3891	3892	3893	3894	3895	3896	3897	3898	3899	3900	3901	3902	3903
F40	3904	3905	3906	3907	3908	3909	3910	3911	3912	3913	3914	3915	3916	3917	3918	3919
F50	3920	3921	3922	3923	3924	3925	3926	3927	3928	3929	3930	3931	3932	3933	3934	3935
F60	3936	3937	3938	3939	3940	3941	3942	3943	3944	3945	3946	3947	3948	3949	3950	3951
F70	3952	3953	3954	3955	3956	3957	3958	3959	3960	3961	3962	3963	3964	3965	3966	3967
F80	3968	3969	3970	3971	3972	3973	3974	3975	3976	3977	3978	3979	3980	3981	3982	3983
F90	3984	3985	3986	3987	3988	3989	3990	3991	3992	3993	3994	3995	3996	3997	3998	3999
FA0	4000	4001	4002	4003	4004	4005	4006	4007	4008	4009	4010	4011	4012	4013	4014	4015
FB0	4016	4017	4018	4019	4020	4021	4022	4023	4024	4025	4026	4027	4028	4029	4030	4031
FC0	4032	4033	4034	4035	4036	4037	4038	4039	4040	4041	4042	4043	4044	4045	4046	4047
FD0	4048	4049	4050	4051	4052	4053	4054	4055	4056	4057	4058	4059	4060	4061	4062	4063
FE0	4064	4065	4066	4067	4068	4069	4070	4071	4072	4073	4074	4075	4076	4077	4078	4079
FF0	4080	4081	4082	4083	4084	4085	4086	4087	4088	4089	4090	4091	4092	4093	4094	4095

HEXADECIMAL - TO - NEGATIVE INTEGER CONVERSION TABLE

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
FFF0	-1	-2	-3	-4	-5	-6	-7	-8	-9	-10	-11	-12	-13	-14	-15	-16
FFE0	-17	-18	-19	-20	-21	-22	-23	-24	-25	-26	-27	-28	-29	-30	-31	-32
FFD0	-33	-34	-35	-36	-37	-38	-39	-40	-41	-42	-43	-44	-45	-46	-47	-48
FFC0	-49	-50	-51	-52	-53	-54	-55	-56	-57	-58	-59	-60	-61	-62	-63	-64
FFB0	-65	-66	-67	-68	-69	-70	-71	-72	-73	-74	-75	-76	-77	-78	-79	-80
FFA0	-81	-82	-83	-84	-85	-86	-87	-88	-89	-90	-91	-92	-93	-94	-95	-96
FF90	-97	-98	-99	-100	-101	-102	-103	-104	-105	-106	-107	-108	-109	-110	-111	-112
FF80	-113	-114	-115	-116	-117	-118	-119	-120	-121	-122	-123	-124	-125	-126	-127	-128
FF70	-129	-130	-131	-132	-133	-134	-135	-136	-137	-138	-139	-140	-141	-142	-143	-144
FF60	-145	-146	-147	-148	-149	-150	-151	-152	-153	-154	-155	-156	-157	-158	-159	-160
FF50	-161	-162	-163	-164	-165	-166	-167	-168	-169	-170	-171	-172	-173	-174	-175	-176
FF40	-177	-178	-179	-180	-181	-182	-183	-184	-185	-186	-187	-188	-189	-190	-191	-192
FF30	-193	-194	-195	-196	-197	-198	-199	-200	-201	-202	-203	-204	-205	-206	-207	-208
FF20	-209	-210	-211	-212	-213	-214	-215	-216	-217	-218	-219	-220	-221	-222	-223	-224
FF10	-225	-226	-227	-228	-229	-230	-231	-232	-233	-234	-235	-236	-237	-238	-239	-240
FF00	-241	-242	-243	-244	-245	-246	-247	-248	-249	-250	-251	-252	-253	-254	-255	-256
FEF0	-257	-258	-259	-260	-261	-262	-263	-264	-265	-266	-267	-268	-269	-270	-271	-272
FEF0	-273	-274	-275	-276	-277	-278	-279	-280	-281	-282	-283	-284	-285	-286	-287	-288
FED0	-289	-290	-291	-292	-293	-294	-295	-296	-297	-298	-299	-300	-301	-302	-303	-304
FEC0	-305	-306	-307	-308	-309	-310	-311	-312	-313	-314	-315	-316	-317	-318	-319	-320
FEB0	-321	-322	-323	-324	-325	-326	-327	-328	-329	-330	-331	-332	-333	-334	-335	-336
FEA0	-337	-338	-339	-340	-341	-342	-343	-344	-345	-346	-347	-348	-349	-350	-351	-352
FE90	-353	-354	-355	-356	-357	-358	-359	-360	-361	-362	-363	-364	-365	-366	-367	-368
FE80	-369	-370	-371	-372	-373	-374	-375	-376	-377	-378	-379	-380	-381	-382	-383	-384
FE70	-385	-386	-387	-388	-389	-390	-391	-392	-393	-394	-395	-396	-397	-398	-399	-400
FE60	-401	-402	-403	-404	-405	-406	-407	-408	-409	-410	-411	-412	-413	-414	-415	-416
FE50	-417	-418	-419	-420	-421	-422	-423	-424	-425	-426	-427	-428	-429	-430	-431	-432
FE40	-433	-434	-435	-436	-437	-438	-439	-440	-441	-442	-443	-444	-445	-446	-447	-448
FE30	-449	-450	-451	-452	-453	-454	-455	-456	-457	-458	-459	-460	-461	-462	-463	-464
FE20	-465	-466	-467	-468	-469	-470	-471	-472	-473	-474	-475	-476	-477	-478	-479	-480
FE10	-481	-482	-483	-484	-485	-486	-487	-488	-489	-490	-491	-492	-493	-494	-495	-496
FE00	-497	-498	-499	-500	-501	-502	-503	-504	-505	-506	-507	-508	-509	-510	-511	-512
FDF0	-513	-514	-515	-516	-517	-518	-519	-520	-521	-522	-523	-524	-525	-526	-527	-528
FDE0	-529	-530	-531	-532	-533	-534	-535	-536	-537	-538	-539	-540	-541	-542	-543	-544
FDD0	-545	-546	-547	-548	-549	-550	-551	-552	-553	-554	-555	-556	-557	-558	-559	-560
FDC0	-561	-562	-563	-564	-565	-566	-567	-568	-569	-570	-571	-572	-573	-574	-575	-576
FDB0	-577	-578	-579	-580	-581	-582	-583	-584	-585	-586	-587	-588	-589	-590	-591	-592
FDA0	-593	-594	-595	-596	-597	-598	-599	-600	-601	-602	-603	-604	-605	-606	-607	-608
FD90	-609	-610	-611	-612	-613	-614	-615	-616	-617	-618	-619	-620	-621	-622	-623	-624
FD80	-625	-626	-627	-628	-629	-630	-631	-632	-633	-634	-635	-636	-637	-638	-639	-640
FD70	-641	-642	-643	-644	-645	-646	-647	-648	-649	-650	-651	-652	-653	-654	-655	-656
FD60	-657	-658	-659	-660	-661	-662	-663	-664	-665	-666	-667	-668	-669	-670	-671	-672
FD50	-673	-674	-675	-676	-677	-678	-679	-680	-681	-682	-683	-684	-685	-686	-687	-688
FD40	-689	-690	-691	-692	-693	-694	-695	-696	-697	-698	-699	-700	-701	-702	-703	-704
FD30	-705	-706	-707	-708	-709	-710	-711	-712	-713	-714	-715	-716	-717	-718	-719	-720
FD20	-721	-722	-723	-724	-725	-726	-727	-728	-729	-730	-731	-732	-733	-734	-735	-736
FD10	-737	-738	-739	-740	-741	-742	-743	-744	-745	-746	-747	-748	-749	-750	-751	-752
FD00	-753	-754	-755	-756	-757	-758	-759	-760	-761	-762	-763	-764	-765	-766	-767	-768
FCF0	-769	-770	-771	-772	-773	-774	-775	-776	-777	-778	-779	-780	-781	-782	-783	-784
FCE0	-785	-786	-787	-788	-789	-790	-791	-792	-793	-794	-795	-796	-797	-798	-799	-800
FCD0	-801	-802	-803	-804	-805	-806	-807	-808	-809	-810	-811	-812	-813	-814	-815	-816
FCC0	-817	-818	-819	-820	-821	-822	-823	-824	-825	-826	-827	-828	-829	-830	-831	-832
FCB0	-833	-834	-835	-836	-837	-838	-839	-840	-841	-842	-843	-844	-845	-846	-847	-848
FCA0	-849	-850	-851	-852	-853	-854	-855	-856	-857	-858	-859	-860	-861	-862	-863	-864
FC90	-865	-866	-867	-868	-869	-870	-871	-872	-873	-874	-875	-876	-877	-878	-879	-880
FC80	-881	-882	-883	-884	-885	-886	-887	-888	-889	-890	-891	-892	-893	-894	-895	-896
FC70	-897	-898	-899	-900	-901	-902	-903	-904	-905	-906	-907	-908	-909	-910	-911	-912
FC60	-913	-914	-915	-916	-917	-918	-919	-920	-921	-922	-923	-924	-925	-926	-927	-928
FC50	-929	-930	-931	-932	-933	-934	-935	-936	-937	-938	-939	-940	-941	-942	-943	-944
FC40	-945	-946	-947	-948	-949	-950	-951	-952	-953	-954	-955	-956	-957	-958	-959	-960
FC30	-961	-962	-963	-964	-965	-966	-967	-968	-969	-970	-971	-972	-973	-974	-975	-976
FC20	-977	-978	-979	-980	-981	-982	-983	-984	-985	-986	-987	-988	-989	-990	-991	-992
FC10	-993	-994	-995	-996	-997	-998	-999	-1000	-1001	-1002	-1003	-1004	-1005	-1006	-1007	-1008
FC00	-1009	-1010	-1011	-1012	-1013	-1014	-1015	-1016	-1017	-1018	-1019	-1020	-1021	-1022	-1023	-1024

E - HEXA TO DEC CONVERSION

HEXADECIMAL - TO - NEGATIVE INTEGER CONVERSION TABLE (CONT.)

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
FBFU	-1025	-1026	-1027	-1028	-1029	-1030	-1031	-1032	-1033	-1034	-1035	-1036	-1037	-1038	-1039	-1040
FBE0	-1041	-1042	-1043	-1044	-1045	-1046	-1047	-1048	-1049	-1050	-1051	-1052	-1053	-1054	-1055	-1056
FBD0	-1057	-1058	-1059	-1060	-1061	-1062	-1063	-1064	-1065	-1066	-1067	-1068	-1069	-1070	-1071	-1072
FBCU	-1073	-1074	-1075	-1076	-1077	-1078	-1079	-1080	-1081	-1082	-1083	-1084	-1085	-1086	-1087	-1088
FBB0	-1089	-1090	-1091	-1092	-1093	-1094	-1095	-1096	-1097	-1098	-1099	-1100	-1101	-1102	-1103	-1104
FBA0	-1105	-1106	-1107	-1108	-1109	-1110	-1111	-1112	-1113	-1114	-1115	-1116	-1117	-1118	-1119	-1120
FB90	-1121	-1122	-1123	-1124	-1125	-1126	-1127	-1128	-1129	-1130	-1131	-1132	-1133	-1134	-1135	-1136
FB80	-1137	-1138	-1139	-1140	-1141	-1142	-1143	-1144	-1145	-1146	-1147	-1148	-1149	-1150	-1151	-1152
FB70	-1153	-1154	-1155	-1156	-1157	-1158	-1159	-1160	-1161	-1162	-1163	-1164	-1165	-1166	-1167	-1168
FB60	-1169	-1170	-1171	-1172	-1173	-1174	-1175	-1176	-1177	-1178	-1179	-1180	-1181	-1182	-1183	-1184
FB50	-1185	-1186	-1187	-1188	-1189	-1190	-1191	-1192	-1193	-1194	-1195	-1196	-1197	-1198	-1199	-1200
FB40	-1201	-1202	-1203	-1204	-1205	-1206	-1207	-1208	-1209	-1210	-1211	-1212	-1213	-1214	-1215	-1216
FB30	-1217	-1218	-1219	-1220	-1221	-1222	-1223	-1224	-1225	-1226	-1227	-1228	-1229	-1230	-1231	-1232
FB20	-1233	-1234	-1235	-1236	-1237	-1238	-1239	-1240	-1241	-1242	-1243	-1244	-1245	-1246	-1247	-1248
FB10	-1249	-1250	-1251	-1252	-1253	-1254	-1255	-1256	-1257	-1258	-1259	-1260	-1261	-1262	-1263	-1264
FB00	-1265	-1266	-1267	-1268	-1269	-1270	-1271	-1272	-1273	-1274	-1275	-1276	-1277	-1278	-1279	-1280
FAFU	-1281	-1282	-1283	-1284	-1285	-1286	-1287	-1288	-1289	-1290	-1291	-1292	-1293	-1294	-1295	-1296
FAE0	-1297	-1298	-1299	-1300	-1301	-1302	-1303	-1304	-1305	-1306	-1307	-1308	-1309	-1310	-1311	-1312
FAD0	-1313	-1314	-1315	-1316	-1317	-1318	-1319	-1320	-1321	-1322	-1323	-1324	-1325	-1326	-1327	-1328
FACU	-1329	-1330	-1331	-1332	-1333	-1334	-1335	-1336	-1337	-1338	-1339	-1340	-1341	-1342	-1343	-1344
FAB0	-1345	-1346	-1347	-1348	-1349	-1350	-1351	-1352	-1353	-1354	-1355	-1356	-1357	-1358	-1359	-1360
FAA0	-1361	-1362	-1363	-1364	-1365	-1366	-1367	-1368	-1369	-1370	-1371	-1372	-1373	-1374	-1375	-1376
FA90	-1377	-1378	-1379	-1380	-1381	-1382	-1383	-1384	-1385	-1386	-1387	-1388	-1389	-1390	-1391	-1392
FA80	-1393	-1394	-1395	-1396	-1397	-1398	-1399	-1400	-1401	-1402	-1403	-1404	-1405	-1406	-1407	-1408
FA70	-1409	-1410	-1411	-1412	-1413	-1414	-1415	-1416	-1417	-1418	-1419	-1420	-1421	-1422	-1423	-1424
FA60	-1425	-1426	-1427	-1428	-1429	-1430	-1431	-1432	-1433	-1434	-1435	-1436	-1437	-1438	-1439	-1440
FA50	-1441	-1442	-1443	-1444	-1445	-1446	-1447	-1448	-1449	-1450	-1451	-1452	-1453	-1454	-1455	-1456
FA40	-1457	-1458	-1459	-1460	-1461	-1462	-1463	-1464	-1465	-1466	-1467	-1468	-1469	-1470	-1471	-1472
FA30	-1473	-1474	-1475	-1476	-1477	-1478	-1479	-1480	-1481	-1482	-1483	-1484	-1485	-1486	-1487	-1488
FA20	-1489	-1490	-1491	-1492	-1493	-1494	-1495	-1496	-1497	-1498	-1499	-1500	-1501	-1502	-1503	-1504
FA10	-1505	-1506	-1507	-1508	-1509	-1510	-1511	-1512	-1513	-1514	-1515	-1516	-1517	-1518	-1519	-1520
FA00	-1521	-1522	-1523	-1524	-1525	-1526	-1527	-1528	-1529	-1530	-1531	-1532	-1533	-1534	-1535	-1536
F9FU	-1537	-1538	-1539	-1540	-1541	-1542	-1543	-1544	-1545	-1546	-1547	-1548	-1549	-1550	-1551	-1552
F9E0	-1553	-1554	-1555	-1556	-1557	-1558	-1559	-1560	-1561	-1562	-1563	-1564	-1565	-1566	-1567	-1568
F9D0	-1569	-1570	-1571	-1572	-1573	-1574	-1575	-1576	-1577	-1578	-1579	-1580	-1581	-1582	-1583	-1584
F9CU	-1585	-1586	-1587	-1588	-1589	-1590	-1591	-1592	-1593	-1594	-1595	-1596	-1597	-1598	-1599	-1600
F9B0	-1601	-1602	-1603	-1604	-1605	-1606	-1607	-1608	-1609	-1610	-1611	-1612	-1613	-1614	-1615	-1616
F9A0	-1617	-1618	-1619	-1620	-1621	-1622	-1623	-1624	-1625	-1626	-1627	-1628	-1629	-1630	-1631	-1632
F990	-1633	-1634	-1635	-1636	-1637	-1638	-1639	-1640	-1641	-1642	-1643	-1644	-1645	-1646	-1647	-1648
F980	-1649	-1650	-1651	-1652	-1653	-1654	-1655	-1656	-1657	-1658	-1659	-1660	-1661	-1662	-1663	-1664
F970	-1665	-1666	-1667	-1668	-1669	-1670	-1671	-1672	-1673	-1674	-1675	-1676	-1677	-1678	-1679	-1680
F960	-1681	-1682	-1683	-1684	-1685	-1686	-1687	-1688	-1689	-1690	-1691	-1692	-1693	-1694	-1695	-1696
F950	-1697	-1698	-1699	-1700	-1701	-1702	-1703	-1704	-1705	-1706	-1707	-1708	-1709	-1710	-1711	-1712
F940	-1713	-1714	-1715	-1716	-1717	-1718	-1719	-1720	-1721	-1722	-1723	-1724	-1725	-1726	-1727	-1728
F930	-1729	-1730	-1731	-1732	-1733	-1734	-1735	-1736	-1737	-1738	-1739	-1740	-1741	-1742	-1743	-1744
F920	-1745	-1746	-1747	-1748	-1749	-1750	-1751	-1752	-1753	-1754	-1755	-1756	-1757	-1758	-1759	-1760
F910	-1761	-1762	-1763	-1764	-1765	-1766	-1767	-1768	-1769	-1770	-1771	-1772	-1773	-1774	-1775	-1776
F900	-1777	-1778	-1779	-1780	-1781	-1782	-1783	-1784	-1785	-1786	-1787	-1788	-1789	-1790	-1791	-1792
F8FU	-1793	-1794	-1795	-1796	-1797	-1798	-1799	-1800	-1801	-1802	-1803	-1804	-1805	-1806	-1807	-1808
F8E0	-1809	-1810	-1811	-1812	-1813	-1814	-1815	-1816	-1817	-1818	-1819	-1820	-1821	-1822	-1823	-1824
F8D0	-1825	-1826	-1827	-1828	-1829	-1830	-1831	-1832	-1833	-1834	-1835	-1836	-1837	-1838	-1839	-1840
F8CU	-1841	-1842	-1843	-1844	-1845	-1846	-1847	-1848	-1849	-1850	-1851	-1852	-1853	-1854	-1855	-1856
F8B0	-1857	-1858	-1859	-1860	-1861	-1862	-1863	-1864	-1865	-1866	-1867	-1868	-1869	-1870	-1871	-1872
F8A0	-1873	-1874	-1875	-1876	-1877	-1878	-1879	-1880	-1881	-1882	-1883	-1884	-1885	-1886	-1887	-1888
F890	-1889	-1890	-1891	-1892	-1893	-1894	-1895	-1896	-1897	-1898	-1899	-1900	-1901	-1902	-1903	-1904
F880	-1905	-1906	-1907	-1908	-1909	-1910	-1911	-1912	-1913	-1914	-1915	-1916	-1917	-1918	-1919	-1920
F870	-1921	-1922	-1923	-1924	-1925	-1926	-1927	-1928	-1929	-1930	-1931	-1932	-1933	-1934	-1935	-1936
F860	-1937	-1938	-1939	-1940	-1941	-1942	-1943	-1944	-1945	-1946	-1947	-1948	-1949	-1950	-1951	-1952
F850	-1953	-1954	-1955	-1956	-1957	-1958	-1959	-1960	-1961	-1962	-1963	-1964	-1965	-1966	-1967	-1968
F840	-1969	-1970	-1971	-1972	-1973	-1974	-1975	-1976	-1977	-1978	-1979	-1980	-1981	-1982	-1983	-1984
F830	-1985	-1986	-1987	-1988	-1989	-1990	-1991	-1992	-1993	-1994	-1995	-1996	-1997	-1998	-1999	-2000
F820	-2001	-2002	-2003	-2004	-2005	-2006	-2007	-2008	-2009	-2010	-2011	-2012	-2013	-2014	-2015	-2016
F810	-2017	-2018	-2019	-2020	-2021	-2022	-2023	-2024	-2025	-2026	-2027	-2028	-2029	-2030	-2031	-2032
F800	-2033	-2034	-2035	-2036	-2037	-2038	-2039	-2040	-2041	-2042	-2043	-2044	-2045	-2046	-2047	-2048

HEXADECIMAL - TO - NEGATIVE INTEGER CONVERSION TABLE (CONT.)

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
F7FU	-2049	-2050	-2051	-2052	-2053	-2054	-2055	-2056	-2057	-2058	-2059	-2060	-2061	-2062	-2063	-2064
F7EO	-2065	-2066	-2067	-2068	-2069	-2070	-2071	-2072	-2073	-2074	-2075	-2076	-2077	-2078	-2079	-2080
F7DO	-2081	-2082	-2083	-2084	-2085	-2086	-2087	-2088	-2089	-2090	-2091	-2092	-2093	-2094	-2095	-2096
F7CO	-2097	-2098	-2099	-2100	-2101	-2102	-2103	-2104	-2105	-2106	-2107	-2108	-2109	-2110	-2111	-2112
F7BU	-2113	-2114	-2115	-2116	-2117	-2118	-2119	-2120	-2121	-2122	-2123	-2124	-2125	-2126	-2127	-2128
F7AU	-2129	-2130	-2131	-2132	-2133	-2134	-2135	-2136	-2137	-2138	-2139	-2140	-2141	-2142	-2143	-2144
F79U	-2145	-2146	-2147	-2148	-2149	-2150	-2151	-2152	-2153	-2154	-2155	-2156	-2157	-2158	-2159	-2160
F78U	-2161	-2162	-2163	-2164	-2165	-2166	-2167	-2168	-2169	-2170	-2171	-2172	-2173	-2174	-2175	-2176
F77U	-2177	-2178	-2179	-2180	-2181	-2182	-2183	-2184	-2185	-2186	-2187	-2188	-2189	-2190	-2191	-2192
F76U	-2193	-2194	-2195	-2196	-2197	-2198	-2199	-2200	-2201	-2202	-2203	-2204	-2205	-2206	-2207	-2208
F75U	-2209	-2210	-2211	-2212	-2213	-2214	-2215	-2216	-2217	-2218	-2219	-2220	-2221	-2222	-2223	-2224
F74U	-2225	-2226	-2227	-2228	-2229	-2230	-2231	-2232	-2233	-2234	-2235	-2236	-2237	-2238	-2239	-2240
F73U	-2241	-2242	-2243	-2244	-2245	-2246	-2247	-2248	-2249	-2250	-2251	-2252	-2253	-2254	-2255	-2256
F72U	-2257	-2258	-2259	-2260	-2261	-2262	-2263	-2264	-2265	-2266	-2267	-2268	-2269	-2270	-2271	-2272
F71U	-2273	-2274	-2275	-2276	-2277	-2278	-2279	-2280	-2281	-2282	-2283	-2284	-2285	-2286	-2287	-2288
F70U	-2289	-2290	-2291	-2292	-2293	-2294	-2295	-2296	-2297	-2298	-2299	-2300	-2301	-2302	-2303	-2304
F6FU	-2305	-2306	-2307	-2308	-2309	-2310	-2311	-2312	-2313	-2314	-2315	-2316	-2317	-2318	-2319	-2320
F6EU	-2321	-2322	-2323	-2324	-2325	-2326	-2327	-2328	-2329	-2330	-2331	-2332	-2333	-2334	-2335	-2336
F6DU	-2337	-2338	-2339	-2340	-2341	-2342	-2343	-2344	-2345	-2346	-2347	-2348	-2349	-2350	-2351	-2352
F6CU	-2353	-2354	-2355	-2356	-2357	-2358	-2359	-2360	-2361	-2362	-2363	-2364	-2365	-2366	-2367	-2368
F6BU	-2369	-2370	-2371	-2372	-2373	-2374	-2375	-2376	-2377	-2378	-2379	-2380	-2381	-2382	-2383	-2384
F6AU	-2385	-2386	-2387	-2388	-2389	-2390	-2391	-2392	-2393	-2394	-2395	-2396	-2397	-2398	-2399	-2400
F69U	-2401	-2402	-2403	-2404	-2405	-2406	-2407	-2408	-2409	-2410	-2411	-2412	-2413	-2414	-2415	-2416
F68U	-2417	-2418	-2419	-2420	-2421	-2422	-2423	-2424	-2425	-2426	-2427	-2428	-2429	-2430	-2431	-2432
F67U	-2433	-2434	-2435	-2436	-2437	-2438	-2439	-2440	-2441	-2442	-2443	-2444	-2445	-2446	-2447	-2448
F66U	-2449	-2450	-2451	-2452	-2453	-2454	-2455	-2456	-2457	-2458	-2459	-2460	-2461	-2462	-2463	-2464
F65U	-2465	-2466	-2467	-2468	-2469	-2470	-2471	-2472	-2473	-2474	-2475	-2476	-2477	-2478	-2479	-2480
F64U	-2481	-2482	-2483	-2484	-2485	-2486	-2487	-2488	-2489	-2490	-2491	-2492	-2493	-2494	-2495	-2496
F63U	-2497	-2498	-2499	-2500	-2501	-2502	-2503	-2504	-2505	-2506	-2507	-2508	-2509	-2510	-2511	-2512
F62U	-2513	-2514	-2515	-2516	-2517	-2518	-2519	-2520	-2521	-2522	-2523	-2524	-2525	-2526	-2527	-2528
F61U	-2529	-2530	-2531	-2532	-2533	-2534	-2535	-2536	-2537	-2538	-2539	-2540	-2541	-2542	-2543	-2544
F60U	-2545	-2546	-2547	-2548	-2549	-2550	-2551	-2552	-2553	-2554	-2555	-2556	-2557	-2558	-2559	-2560
F5FU	-2561	-2562	-2563	-2564	-2565	-2566	-2567	-2568	-2569	-2570	-2571	-2572	-2573	-2574	-2575	-2576
F5EO	-2577	-2578	-2579	-2580	-2581	-2582	-2583	-2584	-2585	-2586	-2587	-2588	-2589	-2590	-2591	-2592
F5DO	-2593	-2594	-2595	-2596	-2597	-2598	-2599	-2600	-2601	-2602	-2603	-2604	-2605	-2606	-2607	-2608
F5CO	-2609	-2610	-2611	-2612	-2613	-2614	-2615	-2616	-2617	-2618	-2619	-2620	-2621	-2622	-2623	-2624
F5BU	-2625	-2626	-2627	-2628	-2629	-2630	-2631	-2632	-2633	-2634	-2635	-2636	-2637	-2638	-2639	-2640
F5AU	-2641	-2642	-2643	-2644	-2645	-2646	-2647	-2648	-2649	-2650	-2651	-2652	-2653	-2654	-2655	-2656
F59U	-2657	-2658	-2659	-2660	-2661	-2662	-2663	-2664	-2665	-2666	-2667	-2668	-2669	-2670	-2671	-2672
F58U	-2673	-2674	-2675	-2676	-2677	-2678	-2679	-2680	-2681	-2682	-2683	-2684	-2685	-2686	-2687	-2688
F57U	-2689	-2690	-2691	-2692	-2693	-2694	-2695	-2696	-2697	-2698	-2699	-2700	-2701	-2702	-2703	-2704
F56U	-2705	-2706	-2707	-2708	-2709	-2710	-2711	-2712	-2713	-2714	-2715	-2716	-2717	-2718	-2719	-2720
F55U	-2721	-2722	-2723	-2724	-2725	-2726	-2727	-2728	-2729	-2730	-2731	-2732	-2733	-2734	-2735	-2736
F54U	-2737	-2738	-2739	-2740	-2741	-2742	-2743	-2744	-2745	-2746	-2747	-2748	-2749	-2750	-2751	-2752
F53U	-2753	-2754	-2755	-2756	-2757	-2758	-2759	-2760	-2761	-2762	-2763	-2764	-2765	-2766	-2767	-2768
F52U	-2769	-2770	-2771	-2772	-2773	-2774	-2775	-2776	-2777	-2778	-2779	-2780	-2781	-2782	-2783	-2784
F51U	-2785	-2786	-2787	-2788	-2789	-2790	-2791	-2792	-2793	-2794	-2795	-2796	-2797	-2798	-2799	-2800
F50U	-2801	-2802	-2803	-2804	-2805	-2806	-2807	-2808	-2809	-2810	-2811	-2812	-2813	-2814	-2815	-2816
F4FU	-2817	-2818	-2819	-2820	-2821	-2822	-2823	-2824	-2825	-2826	-2827	-2828	-2829	-2830	-2831	-2832
F4EO	-2833	-2834	-2835	-2836	-2837	-2838	-2839	-2840	-2841	-2842	-2843	-2844	-2845	-2846	-2847	-2848
F4DO	-2849	-2850	-2851	-2852	-2853	-2854	-2855	-2856	-2857	-2858	-2859	-2860	-2861	-2862	-2863	-2864
F4CO	-2865	-2866	-2867	-2868	-2869	-2870	-2871	-2872	-2873	-2874	-2875	-2876	-2877	-2878	-2879	-2880
F4BU	-2881	-2882	-2883	-2884	-2885	-2886	-2887	-2888	-2889	-2890	-2891	-2892	-2893	-2894	-2895	-2896
F4AU	-2897	-2898	-2899	-2900	-2901	-2902	-2903	-2904	-2905	-2906	-2907	-2908	-2909	-2910	-2911	-2912
F49U	-2913	-2914	-2915	-2916	-2917	-2918	-2919	-2920	-2921	-2922	-2923	-2924	-2925	-2926	-2927	-2928
F48U	-2929	-2930	-2931	-2932	-2933	-2934	-2935	-2936	-2937	-2938	-2939	-2940	-2941	-2942	-2943	-2944
F47U	-2945	-2946	-2947	-2948	-2949	-2950	-2951	-2952	-2953	-2954	-2955	-2956	-2957	-2958	-2959	-2960
F46U	-2961	-2962	-2963	-2964	-2965	-2966	-2967	-2968	-2969	-2970	-2971	-2972	-2973	-2974	-2975	-2976
F45U	-2977	-2978	-2979	-2980	-2981	-2982	-2983	-2984	-2985	-2986	-2987	-2988	-2989	-2990	-2991	-2992
F44U	-2993	-2994	-2995	-2996	-2997	-2998	-2999	-3000	-3001	-3002	-3003	-3004	-3005	-3006	-3007	-3008
F43U	-3009	-3010	-3011	-3012	-3013	-3014	-3015	-3016	-3017	-3018	-3019	-3020	-3021	-3022	-3023	-3024
F42U	-3025	-3026	-3027	-3028	-3029	-3030	-3031	-3032	-3033	-3034	-3035	-3036	-3037	-3038	-3039	-3040
F41U	-3041	-3042	-3043	-3044	-3045	-3046	-3047	-3048	-3049	-3050	-3051	-3052	-3053	-3054	-3055	-3056
F40U	-3057	-3058	-3059	-3060	-3061	-3062	-3063	-3064	-3065	-3066	-3067	-3068	-3069	-3070	-3071	-3072

E-HEXA TO DEC CONVERSION

HEXADECIMAL - TO - NEGATIVE INTEGER CONVERSION TABLE (CONT.)

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
F3F0	-3073	-3074	-3075	-3076	-3077	-3078	-3079	-3080	-3081	-3082	-3083	-3084	-3085	-3086	-3087	-3088
F3E0	-3089	-3090	-3091	-3092	-3093	-3094	-3095	-3096	-3097	-3098	-3099	-3100	-3101	-3102	-3103	-3104
F3D0	-3105	-3106	-3107	-3108	-3109	-3110	-3111	-3112	-3113	-3114	-3115	-3116	-3117	-3118	-3119	-3120
F3C0	-3121	-3122	-3123	-3124	-3125	-3126	-3127	-3128	-3129	-3130	-3131	-3132	-3133	-3134	-3135	-3136
F3B0	-3137	-3138	-3139	-3140	-3141	-3142	-3143	-3144	-3145	-3146	-3147	-3148	-3149	-3150	-3151	-3152
F3A0	-3153	-3154	-3155	-3156	-3157	-3158	-3159	-3160	-3161	-3162	-3163	-3164	-3165	-3166	-3167	-3168
F390	-3169	-3170	-3171	-3172	-3173	-3174	-3175	-3176	-3177	-3178	-3179	-3180	-3181	-3182	-3183	-3184
F380	-3185	-3186	-3187	-3188	-3189	-3190	-3191	-3192	-3193	-3194	-3195	-3196	-3197	-3198	-3199	-3200
F370	-3201	-3202	-3203	-3204	-3205	-3206	-3207	-3208	-3209	-3210	-3211	-3212	-3213	-3214	-3215	-3216
F360	-3217	-3218	-3219	-3220	-3221	-3222	-3223	-3224	-3225	-3226	-3227	-3228	-3229	-3230	-3231	-3232
F350	-3233	-3234	-3235	-3236	-3237	-3238	-3239	-3240	-3241	-3242	-3243	-3244	-3245	-3246	-3247	-3248
F340	-3249	-3250	-3251	-3252	-3253	-3254	-3255	-3256	-3257	-3258	-3259	-3260	-3261	-3262	-3263	-3264
F330	-3265	-3266	-3267	-3268	-3269	-3270	-3271	-3272	-3273	-3274	-3275	-3276	-3277	-3278	-3279	-3280
F320	-3281	-3282	-3283	-3284	-3285	-3286	-3287	-3288	-3289	-3290	-3291	-3292	-3293	-3294	-3295	-3296
F310	-3297	-3298	-3299	-3300	-3301	-3302	-3303	-3304	-3305	-3306	-3307	-3308	-3309	-3310	-3311	-3312
F300	-3313	-3314	-3315	-3316	-3317	-3318	-3319	-3320	-3321	-3322	-3323	-3324	-3325	-3326	-3327	-3328
F2F0	-3329	-3330	-3331	-3332	-3333	-3334	-3335	-3336	-3337	-3338	-3339	-3340	-3341	-3342	-3343	-3344
F2E0	-3345	-3346	-3347	-3348	-3349	-3350	-3351	-3352	-3353	-3354	-3355	-3356	-3357	-3358	-3359	-3360
F2D0	-3361	-3362	-3363	-3364	-3365	-3366	-3367	-3368	-3369	-3370	-3371	-3372	-3373	-3374	-3375	-3376
F2C0	-3377	-3378	-3379	-3380	-3381	-3382	-3383	-3384	-3385	-3386	-3387	-3388	-3389	-3390	-3391	-3392
F2B0	-3393	-3394	-3395	-3396	-3397	-3398	-3399	-3400	-3401	-3402	-3403	-3404	-3405	-3406	-3407	-3408
F2A0	-3409	-3410	-3411	-3412	-3413	-3414	-3415	-3416	-3417	-3418	-3419	-3420	-3421	-3422	-3423	-3424
F290	-3425	-3426	-3427	-3428	-3429	-3430	-3431	-3432	-3433	-3434	-3435	-3436	-3437	-3438	-3439	-3440
F280	-3441	-3442	-3443	-3444	-3445	-3446	-3447	-3448	-3449	-3450	-3451	-3452	-3453	-3454	-3455	-3456
F270	-3457	-3458	-3459	-3460	-3461	-3462	-3463	-3464	-3465	-3466	-3467	-3468	-3469	-3470	-3471	-3472
F260	-3473	-3474	-3475	-3476	-3477	-3478	-3479	-3480	-3481	-3482	-3483	-3484	-3485	-3486	-3487	-3488
F250	-3489	-3490	-3491	-3492	-3493	-3494	-3495	-3496	-3497	-3498	-3499	-3500	-3501	-3502	-3503	-3504
F240	-3505	-3506	-3507	-3508	-3509	-3510	-3511	-3512	-3513	-3514	-3515	-3516	-3517	-3518	-3519	-3520
F230	-3521	-3522	-3523	-3524	-3525	-3526	-3527	-3528	-3529	-3530	-3531	-3532	-3533	-3534	-3535	-3536
F220	-3537	-3538	-3539	-3540	-3541	-3542	-3543	-3544	-3545	-3546	-3547	-3548	-3549	-3550	-3551	-3552
F210	-3553	-3554	-3555	-3556	-3557	-3558	-3559	-3560	-3561	-3562	-3563	-3564	-3565	-3566	-3567	-3568
F200	-3569	-3570	-3571	-3572	-3573	-3574	-3575	-3576	-3577	-3578	-3579	-3580	-3581	-3582	-3583	-3584
F1F0	-3585	-3586	-3587	-3588	-3589	-3590	-3591	-3592	-3593	-3594	-3595	-3596	-3597	-3598	-3599	-3600
F1E0	-3601	-3602	-3603	-3604	-3605	-3606	-3607	-3608	-3609	-3610	-3611	-3612	-3613	-3614	-3615	-3616
F1D0	-3617	-3618	-3619	-3620	-3621	-3622	-3623	-3624	-3625	-3626	-3627	-3628	-3629	-3630	-3631	-3632
F1C0	-3633	-3634	-3635	-3636	-3637	-3638	-3639	-3640	-3641	-3642	-3643	-3644	-3645	-3646	-3647	-3648
F1B0	-3649	-3650	-3651	-3652	-3653	-3654	-3655	-3656	-3657	-3658	-3659	-3660	-3661	-3662	-3663	-3664
F1A0	-3665	-3666	-3667	-3668	-3669	-3670	-3671	-3672	-3673	-3674	-3675	-3676	-3677	-3678	-3679	-3680
F190	-3681	-3682	-3683	-3684	-3685	-3686	-3687	-3688	-3689	-3690	-3691	-3692	-3693	-3694	-3695	-3696
F180	-3697	-3698	-3699	-3700	-3701	-3702	-3703	-3704	-3705	-3706	-3707	-3708	-3709	-3710	-3711	-3712
F170	-3713	-3714	-3715	-3716	-3717	-3718	-3719	-3720	-3721	-3722	-3723	-3724	-3725	-3726	-3727	-3728
F160	-3729	-3730	-3731	-3732	-3733	-3734	-3735	-3736	-3737	-3738	-3739	-3740	-3741	-3742	-3743	-3744
F150	-3745	-3746	-3747	-3748	-3749	-3750	-3751	-3752	-3753	-3754	-3755	-3756	-3757	-3758	-3759	-3760
F140	-3761	-3762	-3763	-3764	-3765	-3766	-3767	-3768	-3769	-3770	-3771	-3772	-3773	-3774	-3775	-3776
F130	-3777	-3778	-3779	-3780	-3781	-3782	-3783	-3784	-3785	-3786	-3787	-3788	-3789	-3790	-3791	-3792
F120	-3793	-3794	-3795	-3796	-3797	-3798	-3799	-3800	-3801	-3802	-3803	-3804	-3805	-3806	-3807	-3808
F110	-3809	-3810	-3811	-3812	-3813	-3814	-3815	-3816	-3817	-3818	-3819	-3820	-3821	-3822	-3823	-3824
F100	-3825	-3826	-3827	-3828	-3829	-3830	-3831	-3832	-3833	-3834	-3835	-3836	-3837	-3838	-3839	-3840
F0F0	-3841	-3842	-3843	-3844	-3845	-3846	-3847	-3848	-3849	-3850	-3851	-3852	-3853	-3854	-3855	-3856
F0E0	-3857	-3858	-3859	-3860	-3861	-3862	-3863	-3864	-3865	-3866	-3867	-3868	-3869	-3870	-3871	-3872
F0D0	-3873	-3874	-3875	-3876	-3877	-3878	-3879	-3880	-3881	-3882	-3883	-3884	-3885	-3886	-3887	-3888
F0C0	-3889	-3890	-3891	-3892	-3893	-3894	-3895	-3896	-3897	-3898	-3899	-3900	-3901	-3902	-3903	-3904
F0B0	-3905	-3906	-3907	-3908	-3909	-3910	-3911	-3912	-3913	-3914	-3915	-3916	-3917	-3918	-3919	-3920
F0A0	-3921	-3922	-3923	-3924	-3925	-3926	-3927	-3928	-3929	-3930	-3931	-3932	-3933	-3934	-3935	-3936
F090	-3937	-3938	-3939	-3940	-3941	-3942	-3943	-3944	-3945	-3946	-3947	-3948	-3949	-3950	-3951	-3952
F080	-3953	-3954	-3955	-3956	-3957	-3958	-3959	-3960	-3961	-3962	-3963	-3964	-3965	-3966	-3967	-3968
F070	-3969	-3970	-3971	-3972	-3973	-3974	-3975	-3976	-3977	-3978	-3979	-3980	-3981	-3982	-3983	-3984
F060	-3985	-3986	-3987	-3988	-3989	-3990	-3991	-3992	-3993	-3994	-3995	-3996	-3997	-3998	-3999	-4000
F050	-4001	-4002	-4003	-4004	-4005	-4006	-4007	-4008	-4009	-4010	-4011	-4012	-4013	-4014	-4015	-4016
F040	-4017	-4018	-4019	-4020	-4021	-4022	-4023	-4024	-4025	-4026	-4027	-4028	-4029	-4030	-4031	-4032
F030	-4033	-4034	-4035	-4036	-4037	-4038	-4039	-4040	-4041	-4042	-4043	-4044	-4045	-4046	-4047	-4048
F020	-4049	-4050	-4051	-4052	-4053	-4054	-4055	-4056	-4057	-4058	-4059	-4060	-4061	-4062	-4063	-4064
F010	-4065	-4066	-4067	-4068	-4069	-4070	-4071	-4072	-4073	-4074	-4075	-4076	-4077	-4078	-4079	-4080
F000	-4081	-4082	-4083	-4084	-4085	-4086	-4087	-4088	-4089	-4090	-4091	-4092	-4093	-4094	-4095	-4096

E HEXA-TO-DEC CONVERSION

HEXADECIMAL - TO - DECIMAL FRACTION TABLE (CONT.)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
.F00	.93750	.93774	.93799	.93823	.93848	.93872	.93896	.93921	.93945	.93970	.93994	.94019	.94043	.94067	.94092	.94116
.F10	.94141	.94165	.94189	.94214	.94238	.94263	.94287	.94312	.94336	.94360	.94385	.94409	.94434	.94458	.94482	.94507
.F20	.94531	.94556	.94580	.94604	.94629	.94653	.94678	.94702	.94727	.94751	.94775	.94800	.94824	.94849	.94873	.94897
.F30	.94922	.94946	.94971	.94995	.95020	.95044	.95068	.95093	.95117	.95142	.95166	.95190	.95215	.95239	.95264	.95288
.F40	.95312	.95337	.95361	.95386	.95410	.95435	.95459	.95483	.95508	.95532	.95557	.95581	.95605	.95630	.95654	.95679
.F50	.95703	.95728	.95752	.95776	.95801	.95825	.95850	.95874	.95898	.95923	.95947	.95972	.95996	.96021	.96045	.96069
.F60	.96094	.96118	.96143	.96167	.96191	.96216	.96240	.96265	.96289	.96313	.96338	.96362	.96387	.96411	.96436	.96460
.F70	.96484	.96509	.96533	.96558	.96582	.96606	.96631	.96655	.96680	.96704	.96729	.96753	.96777	.96802	.96826	.96851
.F80	.96875	.96899	.96924	.96948	.96973	.96997	.97021	.97046	.97070	.97095	.97119	.97144	.97168	.97192	.97217	.97241
.F90	.97266	.97290	.97314	.97339	.97363	.97388	.97412	.97437	.97461	.97485	.97510	.97534	.97559	.97583	.97607	.97632
.FA0	.97656	.97681	.97705	.97729	.97754	.97778	.97803	.97827	.97852	.97876	.97900	.97925	.97949	.97974	.97998	.98022
.FB0	.98047	.98071	.98096	.98120	.98145	.98169	.98193	.98218	.98242	.98267	.98291	.98315	.98340	.98364	.98389	.98413
.FC0	.98437	.98462	.98486	.98511	.98535	.98560	.98584	.98608	.98633	.98657	.98682	.98706	.98730	.98755	.98779	.98804
.FD0	.98828	.98853	.98877	.98901	.98926	.98950	.98975	.98999	.99023	.99048	.99072	.99097	.99121	.99146	.99170	.99194
.FE0	.99219	.99243	.99268	.99292	.99316	.99341	.99365	.99390	.99414	.99438	.99463	.99487	.99512	.99536	.99561	.99585
.FF0	.99609	.99634	.99658	.99683	.99707	.99731	.99756	.99780	.99805	.99829	.99854	.99878	.99902	.99927	.99951	.99976

E HEXA-TO-DEC CONVERSION



March 25, 1968

ERRATA SHEET
703 REFERENCE AND INTERFACE MANUAL
SP-248B

<u>PAGE</u>	<u>LOCATION</u>	<u>CHANGE</u>
1-6	3rd Paragraph	<p>Replace with: The EXR may point to any page merely by setting its contents to the selected page number. This may easily be accomplished by execution of either of the literal instructions, SML (Set Memory Lower) or SMU (Select Memory Upper). Typically, the extension register, or page pointer, references the current page from which instructions are executed. This is predominant, since every memory reference forces the EXR to be set to the local page, the page containing the next instruction to be executed. This feature permits ease of local address operations, since frequent global memory references, i.e., memory references outside the local page, are usually made in an indexed mode in which case the EXR is not used.</p> <p>The extension register is most effective when used for local addressing and single-reference addressing outside the current page. Infrequent global memory references are conveniently made by utilizing the extension register and the SML/SMU instructions in coordination with the memory reference instruction. Thus, the index register is</p>

<u>PAGE</u>	<u>LOCATION</u>	<u>CHANGE</u>
1-6	3rd Paragraph	Continued: reserved for its primary purpose, indexed operations where a multi- tude of data is being processed.
	4th Paragraph	Add: Direct and Indexed Local pro- vide addressing within the current page or single reference addressing outside the current page. In the latter case one of the SMU/SML in- structions is used to select page prior to the memory reference. Indexed Global provides an efficient method of referencing multi-data located anywhere in memory.
2-15	2-7.6	Add to paragraph: One machine cycle is required for instruction set up. In addition the following time is required: 1-4 bit shift, 5-9 bit shift, 10-14 bit shift, and 15 bit shift are 1 cycle, 2 cycles, 3 cycles and 4 cycles, respec- tively.
4-2	4-2.2.1	Change 530724-500 to 530724-005.
4-3	Table 4-1	In second column: change KEXT- to KEXT1-, REXT- to REXT1-, and INTRPT- to IRPT-.
4-4	Figure 4-2	Change plus 5V to plus 3.6V. Delete line between connector below 120 ohm resistor and connector to minus side of 22 μ fd capacitor. Change 100 ft. to 50 ft.
4-5	Figure 4-3	Change plus 5V to plus 3.6V. Delete line between connector below 120 ohm resistor and connector to minus side of 22 μ fd capacitor.
	Figure 4-4	Replace with attached Figure 4-4.

<u>PAGE</u>	<u>LOCATION</u>	<u>CHANGE</u>
4-8	Table 4-2	In second column: change MT0- to DMT0-, MT2- to DMT2-, MT4- to DMT4-, KEXT- to KEXT2-, and REXT- to REXT2-.
6-2	Second and Third Lines	Delete "No." Capitalize "overflow". Delete period following instruction. Add "when a maximum negative number is multiplied by a maximum negative multiplier".
	Last Paragraph	Replace "set to the most significant bit of the index register" with "indeterminate".
A-1	IXS	Insert after "than", "or equal".
	JXS	Replace "2" cycles with "1". Replace "3.5" with "1.75".
	LDW	Change "Work" to "Word".
B-1	2	Replace "2" cycles with "1". Replace "3.5" with "1.75".
	04	Insert after "than", "or equal".

COMPANY SALES OFFICES

U.S.A.

ALABAMA

Raytheon Computer, Holiday Office Center, Suite 8
Huntsville, Alabama 35801. Phone (205) 881-2844
TWX 810 726-2113

CALIFORNIA

Home & Western Regional Office

Raytheon Computer, 2700 South Fairview Street
Santa Ana, California 92704. Phone (714) 546-7160
From Los Angeles Phone 625-7645, TWX 910-595-1570

MASSACHUSETTS

Raytheon Computer, 440 Totten Pond Road
Waltham, Mass. 02154. Phone (617) 891-5418, -5411
TWX 710 324-0313

TEXAS

Raytheon Computer, 6440 Hillcroft, Suite 101
Houston, Texas 77036. Phone (713) 771-4447

WASHINGTON, D.C. Area

Eastern Regional Office

Raytheon Computer, 1316 Fenwick Lane, Suite A
Silver Spring, Maryland 20910. Phone (301) 587-9110
TWX 710 825-9762

TECHNICAL REPRESENTATIVES

INTERNATIONAL

ARGENTINA

RAYO ELECTRONICA, Belgrano 990
Buenos Aires, Argentina. Phone 38-1779, 37-9476
Cable RAYOTRONICA

ENGLAND

RAYTHEON OVERSEAS, LTD.
Shelley House — Noble St., London, E. C. 2., England
Phone MON-8991. Telex 851-25251

FRANCE

FRANCHANT ELECTRONIQUE
19, Rue Madame de Sanzillon
Clichy 92, France. Phone 270 26-10 or 270 22-55
Telex 29-529

GERMANY

ERA-ELEKTRONISCHE RECHENANLAGEN, Postfach 465
5100 Aachen, West Germany. Phone 02405-4444
Telex 08-32-799

HOLLAND

KOOPMAN AND COMPANY
Post Box 6049 (Stadhouderskade 6)
Amsterdam, Holland. Phone 020-82821
Telex 11273. Cable Address KJOEBMAND

JAPAN

RAYTHEON OVERSEAS, LTD.
No. 5 Mori Building, 6th Floor
25 Nishikubo Sakuragawa Cho, Shiba Minato-Ku
Tokyo, Japan. Phone 591-7813 or 591-7814
Cable RAYFEL

LEBANON

TRIAD INTERNATIONAL MARKETING COMPANY
P. O. Box 4984, Beirut, Lebanon. Phone 230091, 230093
Telex TRICORP. Cable TRIMARK

SWEDEN

MAGNETIC AB, Box 11060, Bromma 11
Stockholm, Bromma, Sweden. Phone 290460
Telex 19037

SWITZERLAND

COMPUTER AG ZURICH, Bleicherweg 7
8002 Zurich, Switzerland. Phone (051) 277-325
Telex Bulktanco 52039

IN OTHER COUNTRIES CONTACT:

Raytheon International, 141 Spring Street,
Lexington, Massachusetts 02173.
Phone (617) 862-6600 TWX 710-324-6568