



INTEGRATED

DATA BOOK WR-503-1

Power Interface

Linear

Hall Effect

Transistor Arrays



INTEGRATED CIRCUITS

INTERFACE

- High Voltage
- High Current
- BiMOS and Complex Arrays

LINEAR

- Radio/Communications
- Audio
- Power Supply Controllers

HALL EFFECT DEVICES
TRANSISTOR ARRAYS

$\overline{}$		particle of the state	
1	1.00		
1 - 1		A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1
1 1		100	

SPRAGUE ELECTRIC COMPANY

INTERFACE AND LINEAR INTEGRATED CIRCUITS

115 Northeast Cutoff

Worcester, Mass. 01606

617/853-5000

DISCRETE SEMICONDUCTORS AND HALL EFFECT ICs 70 Pembroke Road

Concord, N.H. 03301

603/224-1961



Contents

SECTION 1—GENERAL INFORMATION

	Part-Numbering System 1-22 Cross-Reference 1-23 How To Place An Order 1-33 Quick Guide to Peripheral Power and Display Drivers 1-34 Sprague Facilities + Engineering Bulletins +
	See Also: Sales Offices
	Sales Utilices
SEC	TION 2—HIGH-VOLTAGE INTERFACE DRIVERS
	Selection Guide
	UDN-6116A through 6128A Fluorescent Display Drivers † UDN-6116R through 6128R-2 Hermetic Display Drivers † UDN-6138A through 6148A-2 Fluorescent Display Drivers † UDN-6510A and 6510R Display Anode/Grid Drivers † UDN-6514A and 6514R Display Anode/Grid Drivers † UDN-6540B 8-Channel High-Voltage DMOS Driver 2-39 ULN-7001A through 7005A High-Voltage, High-Current Darlington Arrays 2-41 UDN-7180A through 7186A Gas-Discharge Segment Drivers †
	Application Notes: A Monolithic IC Series for Gas-Discharge Displays † Trends in IC Interface for Electronic Displays † Reliability of Series UDN-6100A †
	See Also: UHP-500 through 533 Quad Power and Relay Drivers † UCN-5823A and 5843A BiMOS 8-Bit Serial-Input, Latched 100 V Drivers * UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Drivers 4-73 UCN-5900A BiMOS 4-Bit Latched 150 V Driver 4-87 UCN-5901A BiMOS 8-Bit Latched 150 V Driver 4-87 UCN-5910A BiMOS 10-Bit Serial-Input, 150 V Latched Driver 4-89
	†Complete information is provided in Data Book WR-503. *New product. Contact factory for information.

SECTION 3-HIGH-CURRENT INTERFACE DRIVERS

Selection Guide 3-164
UHP-400 through 433-1 Quad Power and Relay Drivers
UHP-500 through 533 Quad Power and Rélay Drivers
ULN-2001A through 2025A 7-Channel Darlington Drivers
ULN-2001L through 2005L 7-Channel Darlington Drivers
ULN-2061M and 2062M Dual 1.5 A Darlington Switches
ULN-2064B through 2077B Quad 1.5 A Darlington Switches
UDN-2541B and 2541W Quad NAND Drivers
UDN-2542B and 2542W Quad NAND Drivers
UDN-2545B Universal Quad 2.5 A Driver
UDN-2580A through 2588A 8-Channel Source Drivers
UDN-2595A 8-Channel Sink Driver
UDN-2596A and 2599A 8-Channel Saturated Sink Drivers
ULN-2801A through 2825A 8-Channel Darlington Drivers
UDN-2841B and 2845B Quad 1.5 A Darlington Drivers
UDN-2878W and 2879W Quad 4 A Darlington Drivers
UTN-2886B SCR Array Discontinued
UTN-2888A SCR Array
UDN-2933B and 2934B 1 A 3-Channel Half-Bridge Motor Drivers
UDN-2935Z Bipolar Half-Bridge Motor Driver
UDN-2936W and 2937W 3-Phase 2 A Brushless Motor Drivers
UDN-2938W and 2939B 3-Phase Unipolar 1 A Motor Drivers*
UDN-2941B Quad 2 A Source Driver
UDN-2943Z 1 A Half-Bridge Motor Driver
UDN-2944W and 2948W Quad 4 A High-Voltage Source Drivers*
UDN-2949Z 2 A Half-Bridge Motor Driver
UDN-2950Z Bipolar Half-Bridge Motor Driver
UDN-2952B and 2952W Full-Bridge Motor Drivers
UDN-2953B and 2953W 2 A Full-Bridge Motor Drivers
UDN-2956A and 2957A Negative Supply, 5-Channel Source Drivers
UDN-2962W High-Power Hammer/Motor Driver
UDN-2965W Dual 5 A Solenoid/Motor Driver
UDN-2975W and 2976W Dual 4 A Solenoid Drivers
UDN-2981A through 2984A 8-Channel Source Drivers
UDN-2985A and 2986A 8-Channel Source Drivers. 3-185
UDN-2987A and 2988A 8-Channel Source Drivers
UDN-2993B Dual H-Bridge Motor Driver
UDN-2998W Dual 2 A Full-Bridge Motor Driver
UDN-3611M through 3614M Dual Peripheral and Power Drivers
UDN-5703A through 5707A Quad Peripheral and Power Drivers
UDN-5711M through 5714M Dual Peripheral and Power Drivers
†Complete information is provided in Data Book WR-503

[†]Complete information is provided in Data Book WR-503.

^{*}New product. Contact factory for detailed information.

SECTION 3-HIGH-CURRENT INTERFACE DRIVERS (Continued)

UDN-5721M Dual 2-Input AND Power Driver	***************************************
UDN-5722M Dual Peripheral and Power Driver	
UDN-5723M and 5724M Dual Peripheral and Power Drivers	*
UDN-5732M Dual Peripheral and Power Driver	See UDN-5752M
UDN-5733A Quad Peripheral and Power Driver	
UDN-5741M Dual 2-Input AND Power Driver	*
UDN-5742M Dual Peripheral and Power Driver	
UDN-5743M through 5754M Dual Peripheral and Power Drivers	*
Application Notes:	
Series ULN-2000A Darlington Arrays	
Interface Integrated Circuits for Motor Drive Applications	
Expanding The Frontiers of Integrated Circuit Interface	tt
Interface ICs for Current-Sourcing Applications	
New Power-Interface ICs	
Reliability of Series ULN-2000A and ULN-2800A Darlington Drivers	
Power Interface ICs for Motor Driver Applications	***************************************
'Inductive Logic' Keeps Power Interface ICs Alive	3-199
See Also:	
UCN-5813 and 5814B 4-Bit Latched 1.5 A Drivers	
UCN-5816A 16-Bit, Addressable, Latched Sink Driver	
UCN-5821A through 5823A 8-Bit Serial-In, Latched High-Voltage Drivers	
UCN-5825 and 5826B 4-Bit Serial-Input, Latched 2 A Drivers	
UCN-5841A through 5843A 8-Bit Serial-In, Latched High-Voltage Drivers	*

[†]Complete information is provided in Data Book WR-503. *New product. Contact factory for detailed information.

SECTION 4—BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS

Selection Guide	4-42
UCN-4202A and 4203A Stepper-Motor Translator/Drivers	†
UCN-4204B and 4205B 2-Phase 1.25 A Stepper Motor Translator/Drivers	
UCN-4401A 4-Bit Latched Driver	
UCN-4801A 8-Bit Latched Driver	
UCN-4805A BiMOS Latched Decoder/Driver	
UCN-4807A and UCN-4808A Addressable Latched Drivers	
UCN-4810A and 4810A-1 10-Bit, Serial-In, Latched Driver	
UCN-4815A BiMOS Latch/Source Driver	
UCN-4821A through 4823A 8-Bit Serial-In, Latched Drivers	
UCN-5800A and 5801A High-Speed Latched Drivers	4-45
UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Drivers	
UCN-5811A 12-Bit Serial-Input Latched Driver	
UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers	
UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers	
UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers	4-56
UCN-5816A 16-Bit, Addressable, Latched Sink Driver	
UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver	
UCN-5821A through 5823A 8-Bit Serial-In, Latched High-Voltage Drivers	
UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers	
UCN-5832A/C 32-Bit Serial-Input, Latched Saturated Sink Drivers	
UCN-5833A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers	*
UCN-5840A through 5843A 8-Bit Serial-In, Latched High-Voltage Drivers	
UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers	
UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers	
UCN-5881EP 8-Bit Latched Driver with Read Back	
UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers	
UCN-5895A 8-Bit Serial-Input, Latched Source Drivers	4-83
UCN-5900A 4-Bit Latched 150 V Driver	
UCN-5901A 8-Bit Latched 150 V Driver	4-87
UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver	4-89
Application Note:	
Sprague BiMOS — Muscle for the Microprocessor	†
Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers	
BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers	4-95
See Also:	
BiMOS Power Drivers to MIL-STD-883	†
†Complete information is provided in Data Book WR-503.	
*Non-product of Contact for the food to the titled in food book with a contact for the food to the titled in f	

^{*}New product. Contact factory for detailed information.

SECTION 5-MILITARY AND AEROSPACE DEVICES

UDS-0400H/R through UDS-0533H/R Quad Power and Relay Drivers	5-98
UHC/UHD-400 through 433-1 Quad Power and Relay Drivers	
UHC/UHD-500 through 533 Quad Power and Relay Drivers	See UDS-0500H
ULS-2001H through 2015H 7-Channel Darlington Drivers	†
ULS-2001R through 2015R 7-Channel Darlington Drivers	+
ULS-2021H through 2025H 7-Channel, 95 V Darlington Drivers	
ULS-2064H through 2077H Quad 1.5 A Darlington Switches	
ULS-2801H through 2815H 8-Channel Darlington Drivers	
ULS-2801R through 2815R 8-Channel Darlington Drivers	
ULS-2821H through 2825H 8-Channel, 95 V Darlington Drivers	+
UDS-2953V 2 A Full-Bridge Motor Driver	
UDQ-2956R and 2957R Negative Supply, 5-Channel Source Drivers	+
UDQ-2930K and 2937K Negative Supply, 3-Unannel Source Drivers	
UDS-2981H through 2984H 8-Channel Source Drivers	
UDS-3611H through 3614H Dual Peripheral and Power Drivers	
ULS-3751V Power Operational Amplifier	
ULS-3755V Dual Power Operational Amplifier	
ULS-3859H/R Low-Power, Narrow-Band, F-M I-F System	
UCS-4401H and 4801H BiMOS Latched Drivers	,†
UCS-4810H Hermetic BiMOS 10-Bit, Serial-Input, Latched Driver	†
UCS-4815H Hermetic BiMOS Latch/Source Driver	†
UCS-4821H through 4823H Hermetic BiMOS 8-Bit, Serial-Input, Latched Drivers	1
UDS-5703H through 5707H Quad Peripheral and Power Drivers	
UDS-5711H through 5714H Dual Peripheral and Power Drivers	†
UDS-5733H Quad NOR Peripheral and Power Driver	
UDS-5791H Quad PIN Diode Driver	
UCS-5800R and 5801R BiMOS II Latched Drivers	
UCS-5810R BiMOS II 10-Bit Serial-In, Latched Driver	*
UCS-5815R BiMOS II 8-Channel Latched Source Driver	*
UCS-5821R through 5823R BiMOS II 8-Bit Serial-In, Latched Drivers	*
out of the state o	
See Also:	
ULS-2045H NPN Transistor Array	+
ULS-2083H Independent NPN Transistor Array	+
ULS-2140H Quad Current Switch	
UGS-3019T/U, 3020T/U, and 3030T/U Digital Hall Effect Switches	
UGS-30191/U, 30201/U, and 30301/U Digital Hall Effect Switches	0.05
UGS-3503U Ratiometric, Linear Hall Effect Sensor	
ULQ/ULS-8126R (SG2526/1526) SMPS Controllers	
ULS-8160R (SE5560) SMPS (PWM) Control	
Quality Assurance Flow Chart	†
Double-Deuce Program for High-Reliability Devices	†
High-Reliability Screening to MIL-STD-883	
Hermetic Devices and High-Reliability Screening	5-114
Application Note:	
BiMOS Power Drivers to MIL-STD-883	
†Complete information is provided in Data Book WR-503.	

^{*}New product. Contact factory for detailed information.

SECTION 6-RADIO/COMMUNICATIONS INTEGRATED CIRCUITS

Selection Guide	6-106
ULN-2111A F-M, I-F Amplifier/Limiter and Detector	
ULN-2204A A-M/F-M Radio System	
ULN-2241A A-M/F-M Signal Processing System	†
ULN-2242A (TDA1090) A-M/F-M Signal Processing System with Level Muting Discor	ntinued
ULN-2243A Mixer/I-F for F-M Radios	
ULN-2249A A-M Radio System	
ULN-3803A Low-Voltage A-M/F-M/Shortwave Signal Processor	20024
ULN-3804A A-M/F-M Signal Processor	-38U3A
ULN-3810A Phase-Locked Loop Stereo Decoder Discor	tinuad
ULN-3812A Phase-Locked Loop Stereo Decoder	
ULN-3820A CQUAM® A-M Stereo Decoder	
ULN-3823A Low-Voltage F-M Stereo Decoder with Blending	
ULN-3838A A-M Radio System	
ULN-3839A A-M Radio System	
ULN-3840A A-M/F-M Signal Processing System	
ULN-3841A A-M Signal Processor	
ULX-3842A A-M/F-M Signal Processing System	
ULN-3859A Low-Power, Narrow-Band, F-M I-F	
ULN-3862A Low-Power, Narrow-Band, F-M I-F System ULN-3883A F-M Communications I-F/Audio System	* * *
OLIV-3003A 1 -W Communications 1-1/Addio System	
See Also:	
ULN-2290B/Q F-M, I-F Amplifier/Limiter, Detector and 4-Watt Amp	†
Application Notes:	
ULN-2204A Applications and Operation	†
A-M/F-M Radio Design Using the ULN-2240/41/42A	
A Complete A-M/F-M Signal Processing System	
The Development of High-Quality Receivers for A-M Stereo	†
†Complete information is provided in Data Book WR-503.	

^{*}New product. Contact factory for detailed information.

^{*}CQUAM (Compatible QUadrature Amplitude Modulation) is a registered trademark of Motorola, Inc.

SECTION 7-VIDEO AND TELEVISION INTEGRATED CIRCUITS

	Selection Guide	7-24
	ULN-2260A AGC Control, Sync Separator, and Scan Processor ULN-2270B and 2270Q (TDA1170) Vertical Deflection Systems ULN-2290B (TDA3190) and 2290Q (TDA1190Z) 4-Watt TV Sound Channels	†
	Application Note: ULN-2260A Signal, Sync, and Scan Processor	†
	See Also: ULN-3702Z for use as Vertical Output Driver	†
SEC	CTION 8—AUDIO POWER AMPLIFIERS	
	Selection Guide	8-42
	ULN-2280B 2.5-Watt Audio Power Amplifier ULN-3701Z (TDA2002) 5 to 10-Watt Audio Power Amplifier ULN-3702Z (TDA2008) 12-Watt Audio Power Amplifier ULN-3703Z (TDA2003) 10-Watt Audio Power Amplifier ULN-3705M Low-Voltage Audio Amplifier ULN-3750B Dual 1 W Audio Power Amplifier ULN-3782M Dual Low-Voltage Audio Power Amplifier ULN-3783M Dual Low-Voltage Audio Power Amplifier ULN-3784B 4-Watt Audio Power Amplifier ULN-3793W 20-Watt Audio Power Amplifier	††††††*8-43
	†Complete information is provided in Data Book WR-503.	

^{*}New product. Contact factory for detailed information.

SECTION 9-HALL EFFECT DEVICES

	Selection Guide	9-60
	UGN-3013T and 3013U Low-Cost Digital Switches	+
	UGN-3019T and 3019U Low-Cost Digital Switches	
	UGS-3019T and 3019U Extended-Temperature Digital Switches	
	UGN-3020T and 3020U Low-Cost Digital Switches	!
	UGS-3020T and 3020U Extended-Temperature Digital Switches	!
	UGN-3030T and 3030U Bipolar Digital Switches.	
	UGS-3030T and 3030U Extended-Temperature Bipolar Digital Switches	
	UGN-3035U Magnetically-Biased Bipolar Latch	9-61
	UGN-3040T and 3040U Ultra-Sensitive Digital Switches	
	UGN-3075T and 3075U Bipolar Latches	†
	UGS-3075T and 3075U Extended Temperature Bipolar Latches	†
	UGN-3076T and 3076U Bipolar Latches	
	UGS-3076T and 3076U Extended-Temperature Bipolar Latches	
	UGN-3201M and 3203M Dual Output Digital Switches	†
	UGN-3220S Dual Output Digital Switch	†
	UGN-3501M Linear Output Hall Effect Sensor	
	UGN-3501T and 3501U Linear Output Hall Effect Sensors	
	UGN-3503U Ratiometric, Linear Output Sensor	9-65
	UGS-3503U Extended-Temperature Ratiometric Sensor	9-65
	UGN-3604M and 3605M Hall Effect Sensor Elements	
	Can do the and cookin half Error contain Elements	,
	Application Note:	
	Hall Effect Integrated Circuit Application Guide	+
	Than Enoughton on out repriorition and the second s	,
SEC	TION 10A—POWER SUPPLY CONTROL CIRCUITS	
	ULX-8125A (SG3525AN) Switched-Mode Power Supply Controller	*
	ULN-8126A (SG3526N) Switched-Mode Power Supply Controller	†
	ULN-8126R (SG3526J) Switched-Mode Power Supply Controller	
	ULQ-8126A (SG2526N) Switched-Mode Power Supply Controller	†
	ULQ-8126R (SG2526J) Hermetic Switched-Mode Power Supply Controller	
	ULS-8126R (SG1526J) Hermetic Switched-Mode Power Supply Controller	
	ULX-8127A (SG3527AN) Switched-Mode Power Supply Controller	*
	ULN-8130A Line and Quad Voltage Monitor	 In_60
	ULN-8160A (NE5560N) Switched-Mode Power Supply Controller	
	ULN-8160R (NE5560F) Hermetic Switched-Mode Power Supply Controller	
	ULS-8160R (SE5560F) Hermetic Switched-Mode Power Supply Controller	
	ULS-0100K (SESSOUR) Hermetic Switched Mode Power Supply Controller	!
	ULN-8161M (NE5561N) Switched-Mode Power Supply Controller	!
	ULN-8163A Switched-Mode Power Supply Controller	
	ULN-8163R Switched-Mode Power Supply Controller	
	ULS-8163R Switched-Mode Power Supply Controller	
	ULN-8168M Switched-Mode Power Supply Control Circuit	
	ULN-8194A (TL594N) Switched-Mode Power Supply Controller	
	ULN-8195A (TL595N) Switched-Mode Power Supply Controller	l0-74
	†Complete information is provided in Data Book WR-503.	
	*New product. Contact factory for detailed information.	

SECTION 10B—TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES

ULN-2031A NPN 7-Darlington Array
ULN-2032A PNP 7-Darlington Array
ULN-2033A PNP 7-Darlington Array
ULS-2045H Hermetic NPN Transistor Array
ULN-2046A NPN Transistor Array
ULN-2046A-1 NPN Transistor Array
ULN-2047A Triple Differential Amplifier Array
ULN-2054A Dual Differential Amplifier Array
ULN-2081A NPN Common-Emitter 7-Transistor Array
ULN-2082A NPN Common-Collector 7-Transistor Array
ULN-2083A Independent NPN 5-Transistor Array
ULN-2083A-1 Independent NPN 5-Transistor Array
ULS-2083H Hermetic Independent NPN Transistor Array
ULN-2086A NPN 5-Transistor Array
ULN-2140A Quad Current Switch
ULS-2140H Hermetic Quad Current Switch
ULN-2401A Lamp Monitor
ULN-2429A Fluid Detector
ULN-2430M Timer
ULN-2435A Automotive Lamp Monitor
ULN-2445A Automotive Lamp Monitor
ULN-2450A Precision Power Timer/Oscillator
ULN-2455A General-Purpose Quad Comparator
ULN-3310D and ULN-3310T Precision Light Sensors
ULN-3330D, ULN-3330T, and ULN-3330Y Optoelectronic Switches
ULN-3751B and 3751Z Power Operational Amplifiers
ULN-3753B, 3753W, 3755B, and 3755W Dual Power Operational Amps
ULN-8564A (NE564N) High-Frequency Phase-Locked Loop
ULN-8564R (NE564F) Hermetic High-Frequency Phase-Locked Loop
ULS-8564R (SE564F) Hermetic High-Frequency Phase-Locked Loop
TPP Series of Medium-Power Darlington Arrays
TPQ Series of Quad Transistor Arrays
Application Note:
An Electronic Lamp Monitor
A Precision Light-Sensing Integrated Circuit

[†]Complete information is provided in Data Book WR-503. *New product. Contact factory for detailed information.

SECTION 11—CUSTOM DEVICES

Hig	N-2350C and 2351C Tuff Chip® Semi-Custom Integrated Circuits	†
	stom Bipolar ICs for Automotive Applications	
	stom Circuit Design Capability	
Opt	tional Package Capabilities	T
SECTION	1 12—PACKAGE INFORMATION	
Pac	skage Thermal Characteristics	12-38
	ermal Design for Plastic Integrated Circuits	
	nputing Integrated Circuit Temperature Rise	
	rmal Resistance—A Reliability Consideration	
	erating and Handling Practices for MOS Integrated Circuits	
•	unting of Power Tab Devices	
Pac	ckage Drawings:	
	Suffix 'A' Plastic Dual In-Line	12-/11
	Suffix 'B' Plastic Dual In-Line with Heat Sink Semi-Tabs	
	Suffix 'C' Unpackaged Chip or Wafer	
	Suffix 'D' Metal 3-Pin TO-52/TO-206AC	
	Suffix 'EP' 40-Pin Plastic Leaded Chip Carrier (PLCC)	
	Suffix 'H' Glass/Metal Hermetic Side-Brazed Dual In-Line	
	Suffix 'J' Glass/Metal Hermetic 14-Lead Flat-Pack	
	Suffix 'L' 16-Lead Small Outline (SOIC)	12-48
	Suffix 'M' Plastic Mini 8-Pin Dual In-Line	12-48
, , (Suffix 'Q' Plastic Quad In-Line with Heat Sink Tabs	†
	Suffix 'R' Glass/Ceramic Hermetic Dual In-Line	
	Suffix 'S' Plastic Mini Single In-Line	†
5	Suffix 'T' Plastic 3-Pin Single In-Line	†
5	Suffix 'U' Plastic 3-Pin Thin Single In-Line	12-51
	Suffix 'W' Plastic 12-Pin Single In-Line Power Tab	
	Suffix 'Y' Plastic 3-Lead TO-92 Transistor	
5	Suffix 'Z' Plastic 5-Lead T0-220 Single In-Line Power Tab	12-52

[†]Complete information is provided in Data Book WR-503.

Product Index in Numerical Order

TPQA-05 through 56	Quad Transistor Arrays
UDN-0400A through 0533A	Quad Power and Relay Drivers See UHP-400
UDS-0400H/R through 0533H/R	Hermetic Quad Power and Relay Drivers 5-98
UHC/UHD-400 through 433-1	Quad Power and Relay Drivers See UDS-0400H
UHC/UHD-500 through 533	Quad Power and Relay Drivers See UDS-0500H
UHP-400 through 533	Quad Power and Relay Drivers
TPP-1000 and 2000	Medium-Power Darlington Arrays
ULN-2001A through 2015A	High-Current Darlington Drivers
ULS-2001H through 2015H	Hermetic High-Current Darlington Drivers
ULN-2001L through 2005L	7-Channel Darlington Drivers
ULS-2001R through 2015R	Hermetic High-Current Darlington Drivers
ULN-2021A through 2025A	High-Current, 95 V Darlington Drivers
ULS-2021H through 2025H	Hermetic High-Current Darlington Drivers
ULN-2031A through 2033A	Darlington Arrays
ULS-2045H	Hermetic NPN Transistor Array
ULN-2046A	
	NPN Transistor Array
ULN-2046A-1	NPN Transistor Array
ULN-2047A	Triple Differential Amplifier Array
ULN-2054A	Dual Differential Amplifier Array
ULN-2061M and 2062M	Dual 1.5 A Darlington Switches
ULN-2064B through 2077B	Quad 1.5 A Darlington Switches
ULS-2064H through 2077H	Hermetic Quad 1.5 A Darlington Switches
ULN-2081A	Common-Emitter NPN Transistor Array
ULN-2082A	Common-Collector NPN Transistor Array
ULN-2083A	Independent NPN Transistor Array
ULN-2083A-1	Independent NPN Transistor Array
ULS-2083H	Hermetic Independent NPN Transistor Array
ULN-2086A	NPN Transistor Array
ULN-2111A	F-M, I-F Amplifier/Limiter and Detector
ULN-2140A	Quad Current Switch
ULS-2140H	Hermetic Quad Current Switch
ULN-2204A	A-M/F-M Radio System
TPQ-2221 and 2222	Quad NPN Transistor Arrays
ULN-2240A	A-M/F-M Signal Processing System
ULN-2241A	A-M/F-M Signal Processing System
ULN-2242A	(TDA1090) A-M/F-M Signal Processing System Discontinued
ULN-2243A	Mixer/I-F for F-M Radios
ULN-2249A	A-M Radio System
ULN-2260A	AGC, Sync, and Scan Processor
ULN-2270B and 2270Q	(TDA1170) Vertical Deflection System
ULN-2280B	2.5 W Audio Power Amplifier
ULN-2283B and 2283B-1	Low-Power Audio Amplifier
ULN-2290B and 22900	(TDA3190 and TDA1190Z) 4-Watt TV Sound Channel
OLIT-2250D AIIU 2250Q	(TUNDIDO AND TUNTIDUL) 4-WALL IV DOUNG GHANNEL

[†]Complete information is provided in Data Book WR-503.

ULN-2350C and 2351C	Tuff Chip® Semi-Custom Integrated Circuits	iscontinued
ULN-2401A	Lamp Monitor	†
ULN-2429A	Fluid Detector	†
ULN-2430M	Timer	†
ULN-2435A	Automotive Lamp Monitor	†
ULN-2445A	Automotive Lamp Monitor	
ULN-2450A and 2451M	Precision Power Timers/Oscillators	
ULN-2455A	General-Purpose Quad Comparator	
TPQ-2483 and 2484	Quad NPN Transistor Arrays	
UDN-2541B and 2541W	Quad NAND Drivers	
UDN-2542B and 2542W	Quad NAND Drivers	
UDN-2545B	Universal Quad 2.5 A Driver	
UDN-2580A through 2588A	8-Channel High-Current Source Drivers	
UDN-2595A	8-Channel Medium-Current Sink Driver	
UDN-2596A through 2599A	8-Channel Saturated Sink Drivers	
ULN-2801A through 2815A	High-Current Darlington Drivers	
ULS-2801H through 2815H	Hermetic High-Current Darlington Drivers	
ULS-2801R through 2815R	Hermetic High-Current Darling Drivers	
ULN-2821A through 2825A		
ULS-2821H through 2825H	High-Current, 95 V Darlington Drivers	
•	Hermetic 95 V Darlington Drivers	
UDN-2841B and 2845B	Quad 1.5 A Darlington Drivers	
UDN-2878W and 2879W	Quad 4 A Darlington Drivers	
UTN-2886B and 2888A	SCR Arrays	
TPQ-2906 and 2907	Quad PNP Transistor Arrays	
UDN-2933B and 2934B	3-Channel Half-Bridge Motor Drivers	
UDN-2935Z	Bipolar Half-Bridge Motor Driver	<u>T</u>
UDN-2936W and 2937W	3-Phase 2 A Brushless Motor Drivers	
UDN-2938W and 2939B	3-Phase 1 A Brushless Motor Drivers	
UDN-2941B	Quad 2 A Source Driver	
UDN-2943Z	1 A Half-Bridge Motor Driver	*
UDN-2944W and 2948W	Quad 4 A High-Voltage Source Drivers	
UDN-2949Z	High-Current, Half-Bridge Motor Driver	†
UDN-2950Z	Bipolar Half-Bridge Motor Driver	
UDN-2952B and 2952W	Full-Bridge Motor Drivers	†
UDN-2953B and 2953W	2 A Full-Bridge Motor Drivers	3-177
UDS-2953V	Hermetic 2 A Full-Bridge Motor Drivers	
UDN-2956A and 2957A	High-Current Source Drivers	
UDQ-2956R and 2957R	Hermetic High-Current Source Drivers	†
UDN-2962W	High-Power Hammer/Motor Driver	*
UDN-2965W	Dual 5 A Solenoid/Motor Driver	
UDN-2975W and 2976W	Dual 4 A Solenoid Drivers	†
UDN-2981A through 2984A	High-Current Source Drivers	†
UDS-2981H through 2984H	Hermetic High-Current Source Drivers	

 $[\]dagger$ Complete information is provided in Data Book WR-503.

^{*}New Product. Contact factory for detailed information.

LIDAL COOFA LOCOCA	0.01 10 0.105
UDN-2985A and 2986A	8-Channel Source Drivers
UDN-2987A and 2988A	8-Channel Source Drivers
UDN-2993B	Dual H-Bridge Motor Driver
UDN-2998W	Dual 2 A Full-Bridge Motor Driver
TPP-3000	Triple Medium-Power Darlington Switch
UGN-3013T and 3013U	Low-Cost Digital Hall Effect Switches
UGN-3019T and 3019U	Low-Cost Digital Hall Effect Switches
UGS-3019T and 3019U	Extended-Temperature Low-Cost Hall Effect Switches
UGN-3020T and 3020U	Low-Cost Digital Hall Effect Switches
UGS-3020T and 3020U	Extended-Temperature Digital Hall Effect Switches
UGN-3030T and 3030U	Bipolar Digital Hall Effect Switches
UGS-3030T and 3030U	Extended-Temperature Bipolar Digital Hall Effect Switches
UGN-3035U	Magnetically-Biased Hall Effect Bipolar Latch
UGN-3040T and 3040U	Ultra-Sensitive Digital Hall Effect Switches
UGN-3075T and 3075U	Bipolar Hall Effect Latches
UGS-3075T and 3075U	Extended-Temperature Bipolar Hall Effect Latches
UGN-3076T and 3076U	Bipolar Hall Effect Latches
UGS-3076T and 3076U	Extended-Temperature Bipolar Hall Effect Latches
UGN-3201M and 3203M	Dual Output Digital Hall Effect Switches
UGN-3220S	Dual Output Digital Hall Effect Switch
ULN-3310D and 3310T	Precision Light Sensors
ULN-3330D, 3330T, 3330Y	Optoelectronic Switches
UGN-3501M	Linear Output Hall Effect Sensor
UGN-3501T and 3501U	Linear Output Hall Effect Sensors
UGN-3503U	Ratiometric, Linear Output Hall Effect Sensors
UGS-3503U	Extended-Temperature Ratiometric Hall Effect Sensors
UGN-3604M and 3605M	Hall Effect Sensor Elements
UDN-3611M through 3614M	Dual Peripheral and Power Drivers
UDS-3611H through 3614H	Hermetic Peripheral and Power Drivers
ULN-3701Z	(TDA2002) 5- to 10-Watt Audio Power Amplifier
ULN-3702Z	(TDA2008) 12-Watt Audio Power Amplifier
ULN-3703Z	(TDA2003) 10-Watt Audio Power Amplifier
ULN-3705M	Low-Voltage Audio Power Amplifier
TPQ-3724 through 3725A	Quad NPN Transistor Arrays
ULN-3750B	Dual 1 W Audio Power Amplifier
ULN-3751B and 3751Z	Power Operational Amplifiers
ULS-3751V	Hermetic Power Operational Amplifier
ULN-3753B and 3753W	
ULN-3755B and 3755W	Dual Power Operational Amplifiers
ULS-3755V	Dual Power Operational Amplifiers
	Hermetic Dual Power Operational Amplifier
ULN-3782M	Dual Low-Voltage Audio Power Amplifier
ULN-3783M	Dual Low-Voltage Audio Power Amplifier
ULN-3784B	4-Watt Audio Power Amplifier
10 11116	 1 D 1 H/D 500

[†]Complete information is provided in Data Book WR-503.

^{*}New Product. Contact factory for detailed information.

ULN-3793W	20-Watt Audio Power Amplifier
TPQ-3798 and 3799	Quad PNP Transistor Arrays
ULX-3803A	Low-Voltage A-M/F-M/Shortwave Signal Processor
ULN-3804A	A-M/F-M Signal Processor See ULN-3803A
ULN-3809A	Phase-Locked Loop Stereo Decoder
ULN-3810A	Phase-Locked Loop Stereo Decoder Discontinued
ULN-3812A	Phase-Locked Loop Stereo Decoder
ULN-3820A	CQUAM® A-M Stereo Decoder 6-107
ULN-3823A	Low-Voltage F-M Stereo Decoder with Blend
ULN-3838A	A-M Radio System See ULN-3839A
ULN-3839A	A-M Radio System
ULN-3840A	A-M/F-M Signal Processing System
ULN-3841A	A-M Signal Processor
ULX-3842A	A-M/F-M Signal Processing System
ULN-3859A	Low-Power, Narrow-Band F-M I-F †
ULS-3859H and 3859R	Hermetic Low-Power, Narrow-Band, F-M I-F System
ULN-3862A	Low-Power F-M I-F System
ULN-3883A	F-M Communications I-F/Audio System
TPQ-3904	Quad NPN Transistor Array
TPQ-3906	Quad PNP Transistor Array
TPP-4000	Medium-Power Quad Darlington Array
UCN-4202A and 4203A	Stepper Motor Translator/Drivers
UCN-4204B and 4205B	BiMOS 1.25 A, 2-Phase Stepper Motor Translator/Drivers
TPQ-4258 and 4354	Quad PNP Transistor Arrays
UCN-4401A	BiMOS Latched Driver
UCS-4401H and 4801H	Hermetic BiMOS Latched Drivers
UCN-4801A	BiMOS 8-Bit Latched Driver
UCN-4805A	BiMOS Latched Decoder/Driver
UCN-4807A and 4808A	BiMOS Addressable Latched Drivers
UCN-4810A and 4810A-1	BiMOS 10-Bit, Serial-In, Latched Driver See UCN-5810A
UCS-4810H	Hermetic BiMOS 10-Bit, Serial-In, Latched Driver
UCN-4815A	BiMOS Latch/Source Driver See UCN-5815A
UCS-4815H	Hermetic BiMOS Latch/Source Driver
UCN-4821A through 4823A	BiMOS 8-Bit Serial-In, Latched Drivers See UCN-5821A
UCS-4821H through 4823H	Hermetic BiMOS 8-Bit, Serial-In, Latched Drivers†
TPQ-5400 through 5551	Quad Transistor Arrays
UDSN-5703A through 5707A	Quad Peripheral and Power Drivers
UDS-5703H through 5707H	Hermetic Peripheral and Power Drivers
UDN-5711M through 5714M	Dual Peripheral and Power Drivers
UDS-5711H through 5714H	Hermetic Peripheral and Power Drivers
UDN-5721M	Dual 2-Input AND Power Driver
UDN-5722M	Dual Peripheral and Power Driver
UDN-5723M and 5724M	Dual Peripheral and Power Drivers
UDN-5732M	Dual Peripheral and Power Driver See UDN-5752M
	그 이 회사 등에 되어 하는 내가 하는데, 이 모습은 그래요? 그 전에 가는 전 그래 가는 경기하다.

[†]Complete information is provided in Data Book WR-503.

^{*}New product. Contact factory for detailed information.

^{*}CQUAM (Compatible QUadrature Amplitude Modulation) is a registered trademark of Motorola, Inc.

UDN-5733A	Quad NOR Peripheral and Power Driver	+
UDS-5733H	Hermetic Peripheral and Power Driver	
UDN-5741M	Dual 2-Input AND Power Driver	
UDN-5742M	Dual Peripheral and Power Driver	†
UDN-5743M through 5754M	Dual Peripheral and Power Drivers	*
UDS-5791H	Hermetic Quad PIN Diode Driver	
UCN-5800A and 5801A	High-Speed Latched Drivers	
UCS-5800R and 5801R	Hermetic High-Speed Latched Drivers	
UCN-5810A and 5812A	High-Speed Serial-Input Latched Drivers	
UCS-5810R	Hermetic 10-Bit Serial-Input Latched Driver	
UCN-5811A	12-Bit Serial-Input Latched Driver	*
UCN-5813B and 5814B	4-Bit High-Speed Latched 1.5 A Drivers	4-54
UCN-5815A and 5815A-1	8-Bit High-Speed Latched Source Drivers	
UCS-5815R	Hermetic 8-Bit Latched Source Driver	
UCN-5816A	16-Bit Addressable, Latched Sink Driver	
UCN-5818A	32-Bit Serial-Input, Latched Driver	
UCN-5821A through 5823A	8-Bit Serial-In, Latched High-Voltage Drivers	
UCS-5821R through 5823R	Hermetic 8-Bit Serial-In, Latched Drivers	*
UCN-5825B and 5826B	4-Bit Serial-Input, Latched 2 A Drivers	4-61
UCN-5832A and 5832C	32-Bit Serial-Input, Latched Sink Drivers	
UCN-5833A, 5833C, 5833EP	32-Bit Serial-In, Latched Darlington Drivers	
UCN-5840A through 5843A	8-Bit Serial-In Latched High-Voltage Drivers	*
UCN-5851A and 5852A	32-Bit Serial-Input, TFEL Row Drivers	4-73
UCN-5851EP and 5852EP	32-Bit Serial-Input, TFEL Row Drivers	
UCN-5853A and 5854A	32-Bit Serial-In, TFEL Column Drivers	
UCN-5853EP and 5854EP	32-Bit Serial-In, TFEL Column Drivers	
UCN-5881EP	8-Bit Latched Driver with Read Back	
UCN-5890A and 5890A	8-Bit Serial-Input, Latched Source Drivers	
UCN-5891A and UCN-5891B	8-Bit Serial-Input, Latched Source Drivers	
UCN-5895A	8-Bit Serial-Input, Latched Source Driver	
UCN-5900A and 5901A	150 V Latched Drivers	
UCN-5910A	10-Bit Serial-Input, 150 V Latched Driver	4-89
TPQ-6001 through 6100A	Dual Complementary-Pair Transistor Arrays	†
UDN-6116A through 6128A-2	Fluorescent Display Drivers	†
UDN-6116R through 6128R-2	Hermetic Fluorescent Display Drivers	†
UDN-6138A through 6148A-2	Fluorescent Display Drivers	†
TPQ-6501 through 6700	Dual Complementary-Pair Transistor Arrays	†
UDN-6510A and 6510R	Display Anode/Grid Drivers	†
UDN-6514A and 6514R	Display Anode/Grid Drivers	†
UDN-6540B	8-Channel, High-Voltage DMOS Driver	
ULN-7001A through 7005A	150 V, High-Current Darlington Arrays	2-41
UDN-7180A through 7186A	Gas-Discharge Display Segment Drivers	†
ULX-8125A	(SG3525AN) Switched-Mode Power Supply Controller	*

[†]Complete information is provided in Data Book WR-503. *New product. Contact factory for detailed information.

ULN-8126A	(SG3526N) Switched-Mode Power Supply Controller
ULN-8126R	(SG3526J) Hermetic SMPS Controller
ULQ-8126A	(SG2526N) Switched-Mode Power Supply Controller
ULQ-8126R	(SG2526J) Hermetic SMPS Controller
ULX-8127A	(SG3527AN) Switched-Mode Power Supply Controller
ULS-8126R	(SG1526J) Hermetic SMPS Controller
ULN-8130A	Line and Quad Voltage Monitor
ULN-8160A	(NE5560N) Switched-Mode Power Supply Controller
ULN-8160R	(NE5560F) Hermetic SMPS Controller
ULS-8160R	(SG5560F) Hermetic SMPS Controller
ULN-8161M	(NE5561N) Switched-Mode Power Supply Controller
ULN-8163A	Switched-Mode Power Supply Controller
ULN-8163R	Hermetic Switched-Mode Power Supply Controller 10-62
ULS-8163R	Hermetic Switched-Mode Power Supply Controller 10-62
ULN-8168M	Switched-Mode Power Supply Control Circuit
ULN-8194A	(TL594) Switched-Mode Power Supply Controller
ULN-8195A	(TL595) Switched-Mode Power Supply Controller
ULN-8564A	(NE564N) High-Frequency Phase-Locked Loop
ULN-8564R	(NE564F) Hermetic High-Frequency Phase-Locked Loop
ULS-8564R	(SE564F) Hermetic High-Frequency Phase-Locked Loop

 $[\]dagger$ Complete information provided in Data Book WR-503.

^{*}New product. Contact factory for detailed information.



GENERAL INFORMATION

HIGH-VOLTAGE INTERFACE DRIVERS

HIGH-CURRENT INTERFACE DRIVERS

BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS

RADIO/COMMUNICATIONS INTEGRATED CIRCUITS

MILITARY AND AEROSPACE DEVICES

VIDEO AND TELEVISION INTEGRATED CIRCUITS


HALL EFFECT DEVICES

TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES

CUSTOM DEVICES

AUDIO POWER AMPLIFIERS


PACKAGE INFORMATION



SECTION 1-GENERAL INFORMATION

'art-Numbering System	1-22
Cross-Reference	1-23
low To Place An Order	1-33
luick Guide to Peripheral Power and Display Drivers	1-34
prague Facilities	†
ngineering Bulletins	†
ee Also:	
Sales Offices	Cover

Sprague Part Numbering System



CROSS-REFERENCE in Numerical Order

The suggested Sprague replacement devices are based on similarity as shown in currently published data. Exact replacement in all applications is not guaranteed and the user should compare the specifications of the competitive and recommended Sprague replacement.

	Manufa	cturers' Abbreviations:	
	AMI	American Microsystems	
	CS	Cherry Semiconductor	
	DI	Dionics, Inc.	
	EXR	Exar Integrated Systems	
	FSC	Fairchild Semiconductor	
	FUJ	Fujitsu	
	GE	General Electric	
	HIT	Hitachi Ltd.	
	IP .	Integrated Power	
	ITT	ITT Semiconductors	
	MIT	Mitsubishi Electric Corp.	
	MOT	Motorola Semiconductor	
	NEC	Nippon Electric Co.	
	NS	National Semiconductor	
	OKI	Oki Semiconductor	
	PE	Pro-Electron‡	
	PLS	Plessey Semiconductor	
	RCA	RCA	
	RFA	Rifa	
	SANY	Sanyo	
	SG	Silicon General Inc.	
	SIEM	Siemens Corp.	
	SIG	Signetics Corp.	
	SIL	Siliconix	
	SGS	SGS/ATES	
	SPR	Sprague Electric Co.	
	THM	Thomson-CSF	
	TI -	Texas Instruments	
	TLF -	AEG-Telefunken	
	TOS	Toshiba Corp.	
	UNI	Unitrode	
_			

Competitive Part Number	Manufacturer	Suggested Sprague Replacement
CA758F	RCA	ULN-3812A††
CA1190E	RCA	ULN-2290B
CA11900	RCA	ULN-22900
CA1524E	RCA	ULS-8124A
CA1724E	RCA	TPQ-3724
CA1725F	RCA	TPQ-3725
CA2002	RCA	ULN-3701ZV
CA2002M	RCA	ULN-3701ZH
CA2004	RCA	ULN-3702ZV
CA2004M	RCA	ULN-3702ZH
CA2111AE	RCA	ULN-2111A
CA2524E	RCA	ULQ-8124A
CA3045	RCA	ULS-2045R
CA3045F	RCA	ULS-2045R
CA3045L	RCA	ULS-2045H
CA3046	RCA	ULN-2046A
CA3054	RCA	ULN-2054A
CA3081	RCA	ULN-2081A
CA3082	RCA	ULN-2082A
CA3083	RCA	ULN-2083A
CA3086	RCA	ULN-2086A
CA3145	RCA	ULN-3812A
CA3146E	RCA	ULN-2046A-1
CA3183AE	RCA	ULN-2083A-1
CA3183E	RCA	ULN-2083A-1
CA3195E	RCA	ULN-3812A

 $\dagger\dagger$ The ULN-3812A features a reduced output impedance.

GENERAL INFORMATION

Competitive Part		Suggested Sprague	Competitive Part		Suggested Sprague
Number	Manufacturer	Replacement	Number	Manufacturer	Replacement
CA3219E	RCA	UDN-2541B	IP2066	IP	ULN-2066B
CA3524E	RCA .	ULN-8124A	IP2067	IP	ULN-2067B
CA3724G	RCA	TPQ-3724	IP2068	IP	ULN-2068B
CA3725G	RCA	TPQ-3725	IP2069	IP .	ULN-2069B
			IP2070	IP	ULN-2070B
CS166	CS	ULN-2429A	IP2071	IP	ULN-2071B
			IP2074	IP	ULN-2074B
DH3724CN	NS	TPQ-3724	IP2075	IP	ULN-2075B
DH3725CN	NS	TPQ-3725	IP2076	IP	ULN-2076B
			IP2077	IP	ULN-2077B
DI302	DI	UDN-7183A	IP2524	IP .	ULQ-8124A
DI507	DI	UDN-6116A-1¶	IP2526	IP ·	ULQ-8126A
DI509	DI	UDN-6116A-2¶	IP3524	IP	ULS-8124R
DI510	DI	UDN-6510A	IP3526	IP IP	ULS-8126R
DI512	DI	UDN-6514A			
DI514	DI .	UDN-6118A-2¶	ITT552	· IΠ	ULN-2001A
			ITT554	IΠ	ULN-2002A
DM3724CN	NS	TPQ-3724	ITT556	iπ	ULN-2003A
DM3725CN	NS	TPQ-3725	ITT652	IΠ	ULN-2001A
DS3611N	NS	UDN-3611M	ITT654	IΠ	ULN-2002A
DS3612N	NS	UDN-3612M	ITT656	· IΠ	ULN-2003A
DS3613N	NS	UDN-3613M			
DS3614N	NS	UDN-3614M	L165	SGS	ULN-3751Z
			L201	SGS	ULN-2001A
FPQ2222	FSC	TPQ-2222	L202	SGS	ULN-2002A
FPQ2907	FSC	TPQ-2907	L203	SGS	ULN-2003A
FPQ3724	FSC	TPQ-3724	L204	SGS	ULN-2004A
FPQ3725	FSC	TPQ-3725	L272	SGS	(ULN-3755B)
FSA2619P	FSC	TND-908	L293	SGS	(UDN-2993B)
FSA2719P	FSC	TND-903	L295	SGS	(UDN-2965W)
			L298	SGS	(UDN-2998W)
GEL2113	GE	ULN-2111A	L601	SGS	ULN-2821A
			L602	SGS	ULN-2822A
HA1199	HIT	ULN-2249A	L603	SGS	ULN-2823A
HA1364	HIT	ULN-2290Q	L604	SGS	ULN-2824A
HA12402	HIT	ULN-2204A			
			LA705PC	SANY	ULN-3812A††
IP1526	IP .	ULN-8126A	LA758PC	SANY	ULN-3812A††
IP2064	IP	ULN-2064B	LA1160	SANY	ULN-2243A
IP2065	IP .	ULN-2065B	LA3045	SANY	ULS-2045H

[¶]Sprague device includes internal pull-down resistors. ††The ULN-3812A features a reduced output impedance. ()Functional equivalent only; improved performance but not pin compatible.

Competitive Part Number	Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement
.A3046	SANY	ULN-2046A	MC1344P	MOT	ULN-3812A††
.A3086	SANY	ULN-2086A	MC1357P	MOT	ULN-2111A
.B1231	SANY	ULN-2001A	MC1411L	MOT	ULN-2001R
.B1232	SANY	ULN-2002A	MC1411P	MOT	ULN-2001A
.B1233	SANY	ULN-2003A	MC1411TP	MOT	ULQ-2001A
.B1234	SANY	ULN-2004A	MC1412L	MOT	ULN-2002R
			MC1412P	MOT	ULN-2002A
.M380N	NS	ULN-2280B	MC1412TP	MOT	ULQ-2002A
M383AT	NS	ULN-3702Z	MC1413L	MOT	ULN-2003R
M383T	NS	ULN-3701Z	MC1413P	MOT	ULN-2003A
M384N	NS	ULN-3784B	MC1413TP	MOT	ULQ-2003A
M1800N	NS	ULN-3812A††	MC1416L	MOT	ULN-2004R
M2002AT	NS	ULN-3702Z	MC1416P	MOT	ULN-2004A
M2002T	NS	ULN-3701Z	MC1416TP	MOT	ULQ-2004A
M2111N	NS	ULN-2111A	MC1417P	MOT	UDN-2580A
M2113N	NS	ULN-2111A	MC1471P1	MOT	UDN-5711M
M3045D	NS	ULS-2045H	MC1472P1	MOT	UDN-5712M
M3046N	NS	ULN-2046A	MC1472U	MOT	UDN-5712R
M3054N	NS	ULN-2054A	MC1473P1	MOT	UDN-5713M
M3086N	NS	ULN-2086A	MC1474P1	MOT	UDN-5714M
M3611N	NS	UDN-3611M	MC3346	MOT	ULN-2046A
M3612N	NS	UDN-3612M	MC3359P	MOT	ULN-3859A
M3613N	NS	UDN-3613M	MC3386P	MOT	ULN-2086A
W3614N	NS	UDN-3614M	ML3045		ULS-2045H
			ML3046		ULN-2046A
154523P	MIT	ULN-2003A	ML3086		ULN-2086A
54524P	MIT	ULN-2001A	MPQ2221	MOT	TPQ-2221
54525P	MIT	ULN-2002A	MPQ2222	MOT	TPQ-2222
54526P	MIT	ULN-2004A	MPQ2369	MOT	TPQ-2369
54532P	MIT	ULN-2064B	MPQ2483	MOT	TPQ-2483
54562P	MIT	UDN-2982A	MPQ2484	MOT	TPQ-2484
54563P	MIT	UDN-2981A	MPQ2906	MOT	TPQ-2906
			MPQ2907	MOT	TPQ-2907
B3759C	FWJ	ULQ-8194R§	MPQ3724	MOT	TPQ-3724
B3759P	FWJ	ULQ-8194A§	MPQ3725	MOT	TPQ-3725
B3760C	FUJ	ULQ-8195R§	MPQ3725A	MOT	TPQ-3725A
S3760P	FUJ	ULQ-8195A§	MPQ3798	MOT	TPQ-3798
			MPQ3799	MOT	TPQ-3799
C1309	MOT	ULN-3809A	MPQ3904	MOT	TPQ-3904
C1311P	MOT	ULN-3812A††	MPQ3906	MOT	TPQ-3906

\$Sprague engineering bulletin in preparation. ††The ULN-3812A features a reduced output impedance.

Competitive Part Number	Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement
MPQ6001	MOT	TPQ-6001	PBD352304N	RFA	ULN-2002A
MPQ6002	MOT	TPQ-6002	PBD352311N	RFA	ULN-2021A
MPQ6100	MOT	TPQ-6100	PBD352312N	RFA	ULN-2024A
MPQ6100A	MOT	TPQ-6100A	PBD352313N	RFA SA	ULN-2023A
MPQ6501	MOT	TPQ-6501	PBD352314N	RFA	ULN-2022A
MPQ6502	MOT	TPQ-6502	PBD353801J	RFA	ULN-2801R
MPQ6600	MOT	TPQ-6600	PBD353802J	RFA	ULN-2804R
MPQ6600A	MOT	TPQ-6600A	PBD353803J	RFA	ULN-2803R
MPQ6700	MOT	TPQ-6700	PBD353804J	RFA	ULN-2802R
MSL912R	OKI	UDN-6118A-2			
			PWM25BK	SIL	ULQ-8125R§
N5111A	SIG	ULN-2111A	PWM25CK	SIL	ULN-8125R§
NA3086		ULN-2086A	PWM27BK	SIL	ULQ-8127R§
NE564N	SIG	ULN-8564A§	PWM27CK	SIL	ULN-8127R§
NE564F	SIG	ULN-8564R§			
NE594N	SIG	UDN-6118A-2	Q2T2222	TI	TPQ-2222
NE594F	SIG	UDN-6118R-2	Q2T3725	TI	TPQ-3725
NE5501N	SIG	ULN-2021A			
NE5502N	SIG	ULN-2022A	S4534	AMI	UCN-5810A
NE5503N	SIG	ULN-2023A	S4535	AMI	UCN-5818A
NE5504N	SIG	ULN-2024A			
NE5560F	SIG	ULN-8160R	SA594F	SIG	UDQ-6118R-2§
NE5560N	SIG	ULN-8160A	SA594N	SIG	UDQ-6118A-2§
NE5561N	SIG	ULN-8161M	SE564F	SIG	ULS-8564R§
NE5562F	SIG	ULN-8162R§	SE5560F	SIG	ULS-8160R
NE5562N	SIG	ULN-8162A§	SE5560N	SIG	ULS-8160A
NE5563F	SIG	ULN-8163R§	SE5561N	SIG	ULS-8161M
NE5563N	SIG	ULN-8163A	SE5562F	SIG	ULS-8162R§
NE5601N	SIG	ULN-2001A	SE5562N	SIG	ULS-8162A§
NE5602N	SIG	ULN-2002A	SE5563F	SIG	ULS-8163R§
NE5603N	SIG	ULN-2003A	SE5563N	SIG	ULS-8163A§
NE5604N	SIG	ULN-2004A			
			SFC2046E	THM	ULN-2046A
PBD352301J	RFA	ULN-2001R	SFC2054EC	THM	ULN-2054A
PBD352301N	RFA	ULN-2001A	SFC2086E	THM	ULN-2086A
PBD352302J	RFA	ULN-2004R			
PBD352302N	RFA	ULN-2004A	SG1173	SG	ULN-3751Z
PBD352303J	RFA	ULN-2003R	SG1524BJ	SG	ULS-8124R§
PBD352303N	RFA	ULN-2003A			
PBD352304J	RFA	ULN-2002R	SG1524F	SIG	ULS-8124R§

§Sprague engineering bulletin in preparation.

Competitive Part Number	Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement
SG1525AJ	SG	ULS-8125R§	SL3045C	PLS	ULS-2045R
SG1526J	SG	ULS-8126R	SL3046C	PLS	ULN-2046A
SG1527AJ	SG	ULS-8127R§	SL3054	PLS	ULN-2054A
SG2001J	SG	ULS-2001R	SL3081C	PLS	ULN-2081A
SG2001N	SG	ULN-2001A	SL3082C	PLS	ULN-2082A
SG2002J	SG	ULS-2001R	SL3083E	PLS	ULN-2083A
SG2002N	SG	ULN-2002A	SL3086	PLS	ULN-2086A
SG3081N	SG	ULN-2081A	SL3145E	PLS	ULS-2045H
SG3082N	SG	ULN-2082A	SL3146E	PLS	ULN-2046A-1
SG3083N	SG	ULN-2083A	SL3183E	PLS	ULN-2083A-1
SG3086N	SG	ULN-2086A	OLOTOOL	1 20	0211 2000/1 T
SG3146N	SG	ULN-2046A-1	SN75064NE	. Ti	ULN-2064B
SG3183N	SG	ULN-2083A-1	SN75065NE	Ti	ULN-2065B
SG3524BJ	SG	ULN-8124R§	SN75066NE	Τi	ULN-2066B
SG3524BN	SG	ULN-8124A§	SN75067NE	Τi	ULN-2067B
SGOOZ IDIN		OLIV OIL ING	SN75068NE	Ti San	ULN-2068B
3G3524N	SIG	ULN-8124A§	SN75069NE	Τİ	ULN-2069B
34302 111		52.7 522 17.5	SN75074NE	TI	ULN-2074B
3G3525AJ	SG	ULN-8125R§	SN75075NE	TI	ULN-2075B
3G3525AN	SG	ULN-8125A§	SN75076NE	Ti	ULN-2076B
3G3526J	SG	ULN-8126R	SN75077NE	TI See a	ULN-2077B
3G3526N	SG	ULN-8126A	SN75407P	TI	UDN-5732M
3G3527AJ	SG	ULN-8127R§	SN75437ND	TI (Section	UDN-2541B
3G3527AN	SG	ULN-8127A§	SN75465J	TI	ULN-2025R
3G3635P	SG	UDN-2935Z	SN75465N	TI	ULN-2025A
3G3638	SG	UDN-2976W	SN75466J	TI	ULN-2021R
3G3643	SG	(UDN-2965W)	SN75466N	TI .	ULN-2021A
3G3821J	SG	ULS-2045H	SN75467J	TI	ULN-2022R
3G3821N	SG	ULN-2046A	SN75467N	· TI	ULN-2022A
3G3822N	SG	ULN-2054A	SN75468J	· []	ULN-2023R
G3851J	SG	ULS-2011R	SN75468N	TI	ULN-2023A
G3851N	SG	ULN-2011A	SN75469J	TI .	ULN-2024R
G3852J	SG	ULS-2012R	SN75469N	TI	ULN-2024A
G3852N	SG	ULN-2012A	SN75471P	TI a second	UDN-3611M†
G3853J	SG	ULS-2013R	SN75472P	TI .	UDN-3612M†
G3853N	SG	ULN-2013A	SN75473P	TI Promote the second	UDN-3613M†
G3854J	SG	ULS-2014R	SN75474P	TI ()	UDN-3614M†
G3854N	SG	ULN-2014A	SN75475P	TI	UDN-5712M†
G3886N	SG	ULN-2086A	SN75476P	TI	UDN-5711M†
G6118N	SG	UDN-6118A	SN75477P	TI .	UDN-5722M†

[†]Some differences in specified switching speed with the Sprague device being superior for use with inductive loads.

^{\$}Sprague engineering bulletin in preparation.
()Functional equivalent only; improved performance but not pin compatible.

Competitive Part Number	Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement
SN75478P	TI	UDN-5713M†	TD62782AP	TOS	UDN-6128A-2
SN75479P	TI	UDN-5714M†			
SN75518N	TI	UCN-5818A	TDA1060	PE	ULN-8160A
SN75551FN	TI	UCN-5851EP	TDA1083	PE	ULN-2204A
SN75552FN	TI	UCN-5852EP	TDA1170	PE 1 2 2 2	ULN-2270Q
SN75553FN	П	UCN-5853EP	TDA1190P	PE	ULN-2290B
SN75554FN	TI januar ez esk	UCN-5853EP	TDA1190Z	PE	ULN-2290Q
SN75605K	TI	UDN-2950Z	TDA2002	PE	ULN-3701Z
SN76116N	TI	ULN-3812A††	TDA2002A	PE	ULN-3702Z
SN76642N	TI TO	ULN-2111A	TDA2002H	PE	ULN-3701ZH
SN76643N	Til	ULN-2111A	TDA2002V	PE	ULN-3701ZV
SP3724QD	TI	TPQ-3724	TDA2003H	PE	ULN-3703ZH
SP3725QD	TI	TPQ-3725	TDA2003V	PE	ULN-3703ZV
			TDA2008V	PE	ULN-3702ZV
TA7272P	TOS	(ULN-3755W)	TDA3190	PE	ULN-2290B
TA7613P	TOS	ULN-2204A	TDA3190P	PE	ULN-2290B
TAA930		ULN-2111A		4.	
TCA365	SIEM	(ULN-3751Z)	TID121	TI	TND-933
IONSOS	SILIVI	(ULN-3/31Z)	TID122	TI .	TND-940
TD62001AP	TOS	ULN-2001A	TID123	TI	TND-938
TD62001P	TOS	ULN-2001A	TID124	TI	TND-939
TD62002AP	TOS	ULN-2002A	TL494CJ	TI	ULN-8194R§
TD62002P	TOS	ULN-2002A	TL494CN	TI	ULN-8194A
TD62003AP	TOS	ULN-2003A	TL494IJ	TI	ULQ-8194R§
TD62003P	TOS	ULN-2003A	TL494IN	TI .	ULQ-8194A§
TD62004AP	TOS	ULN-2004A	TL494MJ	Τİ	ULS-8194R§
TD62004P	TOS	ULN-2004A	TL495CJ	TI	ULN-8195R§
TD62064AP	TOS	ULN-2064B	TL495CN	Τi	ULN-8195A
TD62064P	TOS	ULN-2064B	TL495IJ	Τi	ULQ-8195R§
TD62074AP	TOS	ULN-2074B	TL495IN	TI	ULQ-8195A§
TD62074AI	TOS	ULN-2074B	TL594CJ	Τ̈́I	ULN-8194R§
TD620741 TD62081AP	TOS	ULN-2801A	TL594CN	Ti	ULN-8194A
TD62081AI TD62082AP	TOS	ULN-2802A	TL594IJ	Ti	ULQ-8194R§
TD62083	TOS	ULN-2803A			
TD62083 TD62084AP	TOS	ULN-2804A	TL594IN TL594MJ	TI (1)	ULQ-8194A§ ULS-8194R§
TD62101P				TI SA	
	TOS	ULN-2001A	TL595CJ		ULN-8195R§
TD62103P	TOS	ULN-2003A	TL595CN	TI Ti	ULN-8195A
TD62104P	TOS	ULN-2004A	TL595IJ	ŢI	ULQ-8195R§
TD62479P	TOS	UDN-5714M	TL595IN	Ţ	ULQ-8195A§
TD62781AP	TOS	UDN-6118A-2	TL595MJ	TI .	ULS-8195R§

[†]Some differences in specified switching speed with the Sprague device being superior for use with inductive loads.

§Sprague engineering bulletin in preparation.

††The ULN-3812A features a reduced output impedance.

()Functional equivalent only; improved performance but not pin compatible.

Competitive Part Number	Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement
U6A758394	FSC	ULN-3812A††	UC494ACN	UNI	ULN-8194A
			UC494AJ	UNI	ULS-8194R§
U417B	TLF	ULN-2204A	UC495ACJ	UNI	ULN-8195R§
			UC495ACN	UNI	ULN-8195A
UA705PC	FSC	ULN-3812A††	UC495AJ	UNI	ULS-8195R§
UA758PC	FSC	ULN-3812A††			
UA3045DM	FSC	ULS-2045H	UCN-4810A	SPR	UCN-5810A
UA3046PC	FSC	ULN-2046A			
UA3054PC	FSC	ULN-2054A	UCN4810N	er dû <mark>n</mark> û de dê	UCN-5810A
UA3086PC	FSC	ULN-2086A	0011-01011		0011 0010/1
UA7327	FSC	ULN-2270B	UCN-4815A	SPR	UCN-5815A
UC494AJ	ÛNI	ULS-8194R	HDNO041D	MOT	HDN 2041D
UC494ACJ	UNI	ULN-8194R	UDN2841B	WIUT	UDN-2841B
UC494ACN	UNI	ULN-8194A			UDN 0041D
UC495AJ	UNI	ULS-8195R	UDN2841NE	TI	UDN-2841B
UC495ACJ	UNI	ULN-8195R			
UC495ACN	UNI	ULN-8195A	UDN2845B	MOT	UDN-2845B
UC1524AJ	UNI	ULS-8124R§			
UC1525AJ	UNI	ULS-8125R§	UDN2845NE		UDN-2845B
UC1526J	UNI	ULS-8126R	UDN5711N	11	UDN-5711M
UC1527AJ	UNI	ULS-8127R§	UDN5712N	1	UDN-5712M
UC2524AJ	UNI	ULQ-8124R§	UDN5713N	TI .	UDN-5713M
UC2524AN	UNI	ULQ-8124A§	UDN5714N	II.	UDN-5714M
UC2525AJ	UNI	ULQ-8125R§			
UC2525AN	UNI	ULQ-8125A§	UDN-6126A	SPR	UDN-6116A
UC2526J	UNI	ULQ-8126R	UDN-6148A	SPR	UDN-6138A
UC2526N	UNI	ULQ-8126A	UDN-6164A	SPR	UDN-6116A-1
UC2527AJ	UNI	ULQ-8127R§	UDN-6184A	SPR	UDN-6118A-1
UC2527AN	UNI	ULQ-8127A§	UHC-400	SPR	UDS-0400J
UC3524AJ	UNI	ULN-8124R§	UHC-400-1	SPR	UDS-0400J-1
UC3524AN	UNI	ULN-8124A§	UHC-402	SPR	UDS-0402J
UC3525AJ	UNI	ULN-8125R§	UHC-402-1	SPR	UDS-0402J-1
UC3525AN	UNI	ULN-8125A§	UHC-403	SPR	UDS-0403J
UC3526J	UNI	ULN-8126R	UHC-403-1	SPR	UDS-0403J-1
UC3526N	UNI	ULN-8126A	UHC-406	SPR	UDS-0406J
UC3527AJ	UNI	ULN-8127R§	UHC-406-1	SPR	UDS-0406J-1
UC3527AN	UNI	ULN-8127A§	UHC-407	SPR	UDS-0407J
UC3717	UNI	(UDN-2953B)	UHC-407-1	SPR	UDS-0407J-1
UC494ACJ	UNI	ULN-8194R§	UHC-408	SPR	UDS-0408J

^{\$}Sprague engineering bulletin in preparation.
††The ULN-3812A features a reduced output impedance.
()Functional equivalent only; improved performance but not pin compatible.

GENERAL INFORMATION

Competitive Part Number	Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement
UHC-408-1	SPR	UDS-0408J-1	ULN2001AJ	TI	ULN-2001R
UHC-432	SPR	UDS-0432J	ULN2001AN	TI	ULN-2001A
UHC-432-1	SPR	UDS-0432J-1			
UHC-433	SPR	UDS-0433J	ULN2002A	MOT	ULN-2002A
UHC-433-1	SPR	UDS-0433J-1			
UHC-500	SPR	UDS-0500J	ULN2002A	SGS	ULN-2002A
UHC-502	SPR	UDS-0502J			
UHC-503	SPR	UDS-0503J	ULN2002AJ	TI	ULN-2002R
UHC-506	SPR	UDS-0506J	ULN2002AN	TI	ULN-2002A
UHC-507	SPR	UDS-0507J			
UHC-508	SPR	UDS-0508J	ULN2003A	MOT	ULN-2003A
UHC-532	SPR	UDS-0532J			
UHC-533	SPR	UDS-0533J	ULN2003A	SGS	ULN-2003A
UHD-400	SPR	UDS-0400H			
UHD-400-1	SPR	UDS-0400H-1	ULN2003AJ	TI	ULN-2003R
UHD-402	SPR	UDS-0402H	ULN2003AN	TI	ULN-2003A
UHD-402-1	SPR	UDS-0402H-1			
UHD-403	SPR	UDS-0403H	ULN2003F	SIG	ULN-2003R
UHD-403-1	SPR	UDS-0403H-1	ULN2003N	SIG	ULN-2003A
UHD-406	SPR	UDS-0406H			
UHD-406-1	SPR	UDS-0406H-1	ULN2004A	MOT	ULN-2004A
UHD-407	SPR	UDS-0407H			
UHD-407-1	SPR	UDS-0407H-1	ULN2004A	SGS	ULN-2004A
UHD-408	SPR	UDS-0408H			
UHD-408-1	SPR	UDS-0408H-1	ULN2004AJ	TI	ULN-2004R
UHD-432	SPR	UDS-0432H	ULN2004AN	TI .	ULN-2004A
UHD-432-1	SPR	UDS-0432H-1			
UHD-433	SPR	UDS-0433H	ULN2004F	SIG	ULN-2004R
UHD-433-1	SPR	UDS-0433H-1	ULN2004N	SIG	ULN-2004A
UHD-500	SPR	UDS-0500H			
UHD-502	SPR	UDS-0502H	ULN2005AJ	TI	ULN-2005R
UHD-503	SPR	UDS-0503H	ULN2005AN	TI 1	ULN-2005A
UHD-506	SPR	UDS-0506H			
UHD-507	SPR	UDS-0507H	ULN2064B	MOT	ULN-2064B
UHD-508	SPR	UDS-0508H			
UHD-532	SPR	UDS-0532H	ULN2064B	SGS	ULN-2064B
UHD-533	SPR	UDS-0533H			·-··· ·•
ULN2001A	MOT	ULN-2001A	ULN2064NE	TI	ULN-2064B
ULN2001A	SGS	ULN-2001A	ULN2065B	MOT	ULN-2065B

Competitive Part Number Mai		Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement	
	ULN2065B	SGS	ULN-2065B	ULN2075NE	TI	ULN-2075B	
	ULN2065NE	TI	ULN-2065B	ULN2076B ULN2077B	SGS SGS	ULN-2076B ULN-2077B	
	ULN2066B	MOT	ULN-2066B				
	ULN2066B	SGS	ULN-2066B	ULN2801A	MOT	ULN-2801A	
	ULN2066NE	T!	ULN-2066B	ULN2801A	SGS	ULN-2801A	
	ULN2067B	MOT	ULN-2067B	ULN2802A	MOT	ULN-2802A	
	ULN2067B	SGS	ULN-2067B	ULN2802A	SGS	ULN-2802A	
	ULN2067NE	TI. 14 (1)	ULN-2067B	ULN2803A	MOT	ULN-2803A	
	ULN2068B	MOT	ULN-2068B	ULN2803A	SGS	ULN-2803A	
	ULN2068B	SGS	ULN-2068B	ULN2804A	MOT	ULN-2804A	
	ULN2068NE	TI	ULN-2068B	ULN2804A ULN2805A	SGS SGS	ULN-2804A ULN-2805A	
	ULN2069B	MOT	ULN-2069B	ULN-2113A ULN-2244A	SPR SPR	ULN-2111A ULN-3812A††	
	ULN2069B	SGS	ULN-2069B	ULN-2245A ULN-2281B	SPR SPR	ULN-3812A ULN-3784B	
	ULN2069NE	TI a magnitude of the second	ULN-2069B	ULN-3006M ULN-3006T	SPR SPR	UGN-3201M UGN-3019T	
	ULN2070B	SGS	ULN-2070B	ULN-3007M	SPR	UGN-3203M	
	ULN2071B	SGS	ULN-2071B	ULN-3008M ULN-3008T	SPR SPR	UGN-3501M UGN-3501T	
	ULN2074B	MOT	ULN-2074B	ULN-3100M ULN-3101M	SPR SPR	UGN-3600M UGN-3601M	
	ULN2074B	SGS	ULN-2074B	ULN-3330Y-2 ULS-3006T	SPR SPR	ULN-3330Y UGS-3019T	
	ULN2074NE	TI	ULN-2074B				
	ULN2075B	MOT	ULN-2075B	UPA2001C UPA2002C	NEC NEC	ULN-2001A ULN-2002A	
	ULN2075B	SGS	ULN-2075B	UPA2003C UPA2004C	NEC NEC	ULN-2003A ULN-2004A	

^{††}The ULN-3812A features a reduced output impedance.

GENERAL INFORMATION

Competitive Part Number	Manufacturer	Suggested Sprague Replacement	Competitive Part Number	Manufacturer	Suggested Sprague Replacement
US5438A	SPR	UDS-0408H	XR2204CP	EXR	ULN-2004A
US5438J	SPR	UDS-0408J	XR2205CP	EXR	ULN-2005A
US5439J	SPR	UDS-0408J	XR6118P	EXR	UDN-6118A
US7438A	SPR	UHP-0408	XR6128P	EXR	UDN-6128A
US7438J	SPR	UDS-0408J	ANOTZOI	LAN	ODN-0120A
US7439J	SPR	UDS-0408J	ZN1060	FER	ULN-8160A
XR1800P	EXR	ULN-3812A††			
XR2001CN	EXR	ULN-2001R	552	IΠ	ULN-2001A
XR2001P	EXR	ULQ-2001A§	554	IΠ	ULN-2002A
XR2002CN	EXR	ULN-2002R	556	· I∏ ,	ULN-2003A
XR2002P	EXR	ULQ-2002A§	652	IΠ	ULN-2001A
XXR2003CN	EXR	ULN-2003R	654	i III	ULN-2002A
XR2003P	EXR	ULQ-2003A§	656	IΠ	ULN-2003A
XR2004CN	EXR	ULN-2004R			
XR2004P	EXR	ULQ-2004A§	9665DC	FSC	ULN-2001R
XR2011CN	EXR	ULN-2011R	9665DM	FSC	ULS-2001R
XR2011CP	EXR	ULN-2011A	9665PC	FSC	ULN-2001A
XR2012CN	EXR	ULN-2012R	9666DC	FSC	ULN-2002R
XR2012CP	EXR	ULN-2012A	9666DM	FSC	ULS-2002R
XR2013CN	EXR	ULN-2013R	9666PC	FSC	ULN-2002A
XR2013CP	EXR	ULN-2013A	9667DC	FSC	ULN-2003R
XR2014CN	EXR	ULN-2014R	9667DM	FSC	ULS-2003R
XR2014CP	EXR	ULN-2014A	9667PC	FSC	ULN-2003A
XR2201CP	EXR	ULN-2001A	9668DC	FSC	ULN-2004R
XR2202CP	EXR	ULN-2002A	9668DM	FSC	ULS-2004R
XR2203CP	EXR	ULN-2003A	9668PC	FSC	ULN-2004A

^{††}The ULN-3812A features a reduced output impedance.

HOW TO ORDER

TO PLACE AN ORDER, obtain price and delivery information or request additional and action of request additional and action and action and action are request additional and action and action are request additional and action and action are request additional and action and action are request additional and action and action are request additional and action and action are request additional and action and action are request additional and action and action are request and action and action are request and action and action are request and action are request and action are request additional action and action are request additional action and action are request additional action and action are request additional action and action are request additional action and action action action and action act and delivery information, or request additional technical literature, call or write your local sales office (see inside back cover) or:

From U.S.A. Sprague Electric Co.

92 Hayden Avenue Lexington, MA (617) 862-5500 Telex: 710-321-0021

From Asia

Sprague World Trade Corp.

Eastern Branch G.P.O. Box 4289 Hong Kong 0-283188 Telex: 43395

From Europe Sprague World Trade Corp.

18 Avenue Louis Casai

1209-Geneva Switzerland 98-4021

Telex: 845-23469

REQUESTS FOR additional technical information on standard or custom devices may be sent to the appropriate manufacturing facility:

For all monolithic integrated circuits except Hall effect devices.

> Sprague Electric Co. 115 Northeast Cutoff Worcester, MA 01606 (617) 853-5000 Telex: 710-340-6304

For discrete semiconductors and Hall Effect devices.

> Sprague Electric Co. 70 Pembroke Road Concord, NH 03301 (603) 224-1961 Telex: 710-361-1495

CURRENT-SINK DRIVERS

In Order of (1) Output-Current rating (2) Output-Voltage rating (3) Number of Drivers

	DISF												
		PLAYS		INDUCTIVE	LOADS	PRIN	TERS	0	UTPUTS*		* *:		
LED	Vacuum- Fluorescent	Gas- Discharge	Incan- descent	Solenoids	Motors	Thermal	Electro- sensitive	mA	v	Number	Part Number	Hermetic MIL-Part Available	Sprague Engineerin Bulletin
	_	Χ					_	20	-115	8	Series UDN-7180A	_	29311
		TF Electro		it Display Rov	Driver.			80	225	32	UCN-5851/52A/EP	_	26187
X			X	-				100	20	P8	UDN-2595A	Χ	29320
X			X X			X	_		30 40	32§ 32¶§	UCN-5833A UCN-5832A/C	_	26185.10
		3-Lir		Decoder/Driv	er			150	50	8¶†	UCN-4807A	-	26186
*******		Χ		Χ	Χ			200	200	8	UDN-6540B		29301.10
Χ			X	Х	Χ	Χ	_ '	250	40	4¶	Series UHP-400	Χ	29300
X	_	_	X X	X X	X X	X	-		70 100	4¶ 4¶	Series UHP-400-1 Series UHP-500	X	29300
X		_	Х	X	X	X	_	300	80	41 2¶	Series UDN-3610M	X	29300 29308
Ŷ	_		x	X	â	x	=	300	80	2¶	Series UDN-5710M	x	29307
X			Χ	X	X	X			80	4¶	Series UDN-5700A	Х	29306
		Pin Diode		v				0.50	120	4	UDN-5791A	Х	29315
X	_		X	X	X	X X	Х	350	50 50	4† 7	UCN-5800A Series ULN-2000A	X	26180 29304
x	_	_	X	x	. X	x			50	8	Series ULN-2800A	χ̈́	29304.3
X		-	X	X	X	X			50	8¶	UDN-2596/98A		29320.2
X	_	_	X	X	X	X	X X		50 50	8† 8†	UCN-5801A UCN-5821A	X X	26180 26185.12
^		4-Lin		e Decoder/Dri	ver	,	^		60	16†	UCN-5816A		26186.10
Χ			X	X	Х	X			70	2¶	Series UDN-5720M		29307.2
X		X	X	X X	X	X	X		80 95	8† 7	UCN-5822A Series ULN-2020A	X	26185.12 29304
x	_	Χ	X	x	x	x	_		95	. 8	Series ULN-2820A	X	29304.3
_	_	X	X	X	_		. Х		100	8§	UCN-5823A	X	26185.12
_		X X	X	X	X	_			150 150	4† 8†	UCN-5900A UCN-5901A	X	26180.12 26180.12
		Step	per Motor Ti	ranslator/Driv				500	20	4	UCN-4202A	_	26184
Х			per Motor 11 X	ranslator/Driv X	rer X	Χ			50 50	4 7	UCN-4203A Series ULN-2010A	X	26184 29304
X			X	χ̈́	Χ	x			50	8	Series ULN-2810A	Х	29304.3
v		3-Lir		Decoder/Driv		v			50	8¶†	UCN-4808A	X	26186
X X	-		X X	X	X X	X X	_	600	70 70	2¶ 2¶	Series UDN-5750M Series UDN-5740M	X	29307.4 29307.4
X	_		X	X	X	X	_	750	50	21 8¶	UDN-2597/99A	_	29307.4
X	_	_	X	X	X	^	_	1000	50	ο 1 4†	UCN-5813/14B	_	26180.14
X		_	X	X	Χ	_	<u> </u>	1000	80	4¶	UDN-2542B		29317
X	_	-	Χ	Х	X		-		80	4†	UCN-5813/14B-1	_	26180.14
v		Step		ranslator/Driv				1250	20	4	UCN-4204B	_	26184.10
X			X X	X X	X	_			50 50	2	ULN-2061M Series ULN-2064B	X	29305 29305
		Step	per Motor Ti	ranslator/Driv	er ·				50	4	UCN-4205B		26184.10
Х	_	`	Χ	X	: X ::	· ·	· -		60	4¶	UDN-2541B	-	29317
X	, -	_	χ	X X	X		Х	1500	- 50 80	2	UDN-2841/45B ULN-2062M		29314 29305
X	_	_	X	x	x	_	_		80	4	Series ULN-2065B	X	29305
	_	_	Χ	X	Χ		_	1750	60	4§	UCN-5825B		26185.3
			X	. X	X				80	4§	UCN-5826B	***************************************	26185.3
	-	manner.	Х	X	Χ - 1	·	-	2000	80	4	UDN-2545B		29317.10
X	-		X	X X	X			4000	50 80	4 4	UDN-2878W UDN-2879W	-	29305.10 29305.10

^{*}Current is maximum tested condition. Voltage is absolute maximum rating.
*tlatched Drivers.
*Skerial-input, latched parallel outputs.
*Saturated, non-Darlington outputs for minimum voltage drop.

CURRENT-SOURCE DRIVERS In Order of (1) Output-Current rating (2) Output-Voltage rating (3) Number of Drivers

			TYPICAL AP	PLICATIONS				-					
	DISF	PLAYS		INDUCTIVI	E LOADS	PRIM	ITERS	0	UTPUTS*				
LED	Vacuum- Fluorescent	Gas- Discharge	Incan- descent	Solenoids	Motors	Thermal	Electro- sensitive	mA	V	Number	Part Number	Hermetic MIL-Part Available	Sprague Engineering Bulletin
X X X X X X	X X X X X X X X X X X X X X X X X X X	X X X X X TF Electrolu		Segment Dec		x x x x x x x x x x x x x x x x x x x		-25	± 40 60 60 60 60 60 80 80 80 80 85 85 115 115	8 8 8† 8† 10§ 20§ 32§ 8† 10§ 20§ 32§ 32§ 6 8	UDN-6138A UCN-4805A UCN-5815A UCN-5810A UCN-5812A UCN-5818A UCN-5818A-1 UCN-5818A-1 UCN-5818A-1 UCN-5816A-1 UCN-5818A-1 UCN-5818A-1 UCN-5818A-1 UCN-5818A-1 UCN-6118/28A UDN-6118/28A UDN-6118/28A-1 UDN-6116A-1	X X X X X X X X	29313 26181 26183,10 26182 26182 26182 26182 26182 26182 26182 29313 29313 29313 29313 29313
_	X	X	_		-			- 40	200 150	8 10§	UDN-6510A UCN-5910A	<u>X</u>	29313.3 26182.2
X X X			X X X	X X X	X X X	X X X		-120	± 25 30 50	8¶ 8¶ 8§¶	UDN-2585A UDN-2985/86A UCN-5895A	_	29316 29310.2 26182.14
X X X X X X			X X X X X X X	X X X X X X	X X X	X X X	X X X X	- 350	- 50 - 50 50 - 80 - 80 - 80 - 80	8 8 8 8 5 8 8 8	UDN-2580A UDN-2588A UDN-2981/82A UCN-5891A/B UDN-2985/57A UCN-5890A/B UDN-2983/84A UDN-2580A-1 UDN-2580A-1	——————————————————————————————————————	29316 29316 29310 26182.12 29309 26182.12 29310 29316 29316
X X —		<u></u>	X X X	X X X	X X X	-	X	- 1500 - 4000	35 - 50 60 60	4 4 4 4	UDN-2941B/W UDN-2845B UDN-2944W -UDN-2948W		29310.10 29314 29310.20 29309.10

*Current is maximum tested condition. Voltage is absolute maximum rating. †Latched Drivers.


§Serial-input, latched parallel outputs.
¶Saturated, non-Darlington outputs for minimum voltage drop.


SINK/SOURCE DRIVERS

In Order of (1) Output-Current rating (2) Output-Voltage rating (3) Number of Drivers

	TYPICAL APPLICATIONS												
	DISPLAYS		INDUCTIV	NDUCTIVE LOADS		PRINTERS		OUTPUTS*	2				
LED	Vacuum- Ga Fluorescent Discl	s- Incan- arge descen	Solenoids	Motors	Thermal	Electro- sensitive	mA	y	Number	Part Number	Hermetic MIL-Part Available	Sprague Engineering Bulletin	
	Full-Bri	iges		Χ	_		± 500	40	2	UDN-2993B	_	29319.5	
	Power Operat			X X X X			± 800 ± 1000	30 26 28 34 40	3¶ 1 1 1 2	UDN-2933/34B UDN-2943Z ULN-3751B/Z ULN-3751B/Z-1 ULN-3755B/W		29318.10 29318.4 27118.1 27118.1 27118.10	
	Half-Br Full-Br Full-Br Full-Bri	dge dge		X X X			± 2000	30 40 50 50	1 1 1 2	UDN-2935/50Z UDN-2952B/W UDN-2953B/W UDN-2998W		29318.3 29319 29319.2 29319.6	
	PWM Co	ntrol	X X X	<u> </u>			± 4000	50 60 60	2 2 2	UDN-2975W UDN-2976W UDN-2965W		29319.10 29319.10 29319.11	

*Current is maximum tested condition. Voltage is absolute maximum rating. \(\) Saturated, non-Darlington outputs for minimum voltage drop.





SECTION 2-HIGH-VOLTAGE INTERFACE DRIVERS

Selection Guide	2-38
UDN-6116A through 6128A Fluorescent Display Drivers . UDN-6116R through 6128R-2 Hermetic Display Drivers . UDN-6138A through 6148A-2 Fluorescent Display Drivers . UDN-6510A and 6510R Display Anode/Grid Drivers . UDN-6514A and 6514R Display Anode/Grid Drivers . UDN-6540B 8-Channel High-Voltage DMOS Driver . ULN-7001A through 7005A High-Voltage, High-Current Darlington Arrays . UDN-7180A through 7186A Gas-Discharge Segment Drivers .	
Application Notes: A Monolithic IC Series for Gas-Discharge Displays Trends in IC Interface for Electronic Displays Reliability of Series UDN-6100A	
See Also: UHP-500 through 533 Quad Power and Relay Drivers UCN-5823A and 5843A BiMOS 8-Bit Serial-Input, Latched 100 V Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Drivers UCN-5900A BiMOS 4-Bit Latched 150 V Driver UCN-5901A BiMOS 8-Bit Latched 150 V Driver UCN-5910A BiMOS 10-Bit Serial-Input, 150 V Latched Driver	
†Complete information is provided in Data Book WR-503.	

^{*}New product. Contact factory for information.

SELECTION GUIDE TO HIGH-VOLTAGE INTERFACE DRIVERS

	Absolute Maximum Ratings		
Device Type	l _{out}	V _{out}	Outputs
UHP-500 through 533†	500 mA	100 V	Sink 4
UCN-5823 and 5843A*	500 mA	100 V	Sink 8
UCN-5851A/EP*	80 mA	225 V	Sink 32
UCN-5852A/EP*	80 mA	225 V	Sink 32
UCN-5900A*	400 mA	150 V	Sink 4
UCN-5901A*	400 mA	150 V	Sink 8
UCN-5910A*	50 mA	150 V	Source 10
UDN-6116A/R	— 40 mA	85 V	Source 6
UDN-6116A-1	— 40 mA	115 V	Source 6
UDN-6116A/R-2	— 40 mA	65 V	Source 6
UDN-6118A/R	— 40 mA	85 V	Source 8
UDN-6118A-1	$-40~\mathrm{mA}$	115 V	Source 8
UDN-6118A/R-2	— 40 mA	65 V	Source 8
UDN-6126A/R	— 40 mA	85 V	Source 6
UDN-6126A-1	— 40 mA	115 V	Source 6
UDN-6126A/R-2	— 40 mA	65 V	Source 6
UDN-6128A/R	-40~mA	85 V	Source 8
UDN-6128A-1	— 40 mA	115 V	Source 8
UDN-6128A/R-2	− 40 mA	65 V	Source 8
UDN-6138A	— 40 mA	\pm 40 V	Source 8
UDN-6138A-2	-40~mA	± 30 V	Source 8
UDN-6148A	— 40 mA	± 40 V	Source 8
UDN-6148A-2	$-40~\mathrm{mA}$	± 30 V	Source 8
UDN-6510A/R	− 40 mA	200 V	Source 8
UDN-6514A/R	— 40 mA	140 V	Source 8
UDN-6540B	200 mA	200 V	Sink 8
ULN-7001 through 7005A	300 mA	150 V	Sink 7
UDN-7180A	20 mA	-115V	Sink 8
UDN-7183A	3.25 mA	−115 V	Sink 8
UDN-7184A	2.0 mA	-115V	Sink 8
UDN-7186A	1.0 mA	-115V	Sink 8


†See Section 3. *Smart Power, see Section 4.

UDN-6540B 8-CHANNEL DMOS HIGH-VOLTAGE DRIVER

FEATURES


- Output Voltage 200 V
- CMOS, PMOS and HV Open Collector TTL Compatible Inputs
- Internal Gate Limiting Resistors
- Diode Clamp Inputs and Outputs
- High-Voltage DMOS Technology
- Superior Output SOA over Conventional Bipolar Technology

The UDN-6540B is an eight-channel high-voltage DMOS driver capable of sinking 200 mA and maintaining an output OFF voltage of 200 V. This device has many possible applications such as driving piezo electric elements, gas discharge or electroluminescent displays, and other high-voltage power loads. This device is input compatible with 7-20 V logic such as PMOS, CMOS, and high-voltage open collector TTL.



The UDN-6540B is packaged in a 22-pin dual in-line with 0.400" row centers with heat-sink contact tabs. A copper-alloy lead frame provides maximum power dissipation using standard cooling methods. This lead configuration facilitates attachment of external heat-sinks for increased power dissipation with standard IC sockets and printed wiring boards.

PARTIAL SCHEMATIC DIAGRAM




ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Output Voltage, V _{ns}	200 V
Input Voltage, V _{IN}	20 V
Output Current, I _{OUT}	000 4
Power Dissipation,	
One Driver	0.5 W
Total Package	2.77W
Operating Temperature Range, T _A	$-20^{\circ}\text{C to } +85^{\circ}\text{C}$
+D 1 111 1 100 11100 1 T 0000	

*Derate at the rate of 22 mW/°C above $T_A = 25$ °C.

ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	IDSS	$V_{DS}=200$ V, Gate shorted to source	_	10	μΑ
Drain to Source	V _{DS(ON)}	$V_{GS} = 10 \text{ V}, I_{OUT} = 100 \text{ mA}$	_	2.5	٧
ON Voltage		$V_{GS} = 10 \text{ V}, I_{OUT} = 200 \text{ mA}$		4.0	٧
		$V_{GS} = 15 \text{ V}, I_{OUT} = 200 \text{ mA}$		3.0	٧
Input Threshold Voltage	V _{TH}	$I_{OUT} = 10 \text{ mA}, V_{DS} = 0.5 \text{ V}$		7.0	V
		$I_{\text{OUT}} = 50 \text{ mA}, V_{\text{DS}} = 1.0 \text{ V}$		8.5	٧
Turn-On Delay	t _{on}	$0.5 E_{IN} to 0.5 E_{OUT}, R_L = 1 k\Omega, V_{OUT} = 100 V$	_	0.5	μs
Turn-Off Delay	t _{off}	$0.5~{ m E_{IN}}$ to $0.5~{ m E_{OUT}}$, ${ m R_L}=1~{ m k}\Omega$, ${ m V_{OUT}}=100~{ m V}$		0.5	μs



SERIES ULN-7000A HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS


These high-voltage, high-current Darlington arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units have open-collector outputs and integral diodes for inductive load transient suppression.

Series ULN-7001A devices are general purpose arrays that may be used with standard bipolar digital logic using external current limiting, or with most PMOS or CMOS directly. All are pinned with outputs opposite inputs to facilitate printed wiring board layout and are priced to compete directly with discrete transistor alternatives.

Series ULN-7002A is designed for use with 14 to 25 V PMOS devices. Each input has a Zener diode and resistor in series to limit the input current to a safe value in that application. The Zener diode also gives these devices excellent noise immunity.

Series ULN-7003A has a 2.7 k Ω series base resistor for each Darlington pair, allowing operation directly with TTL or CMOS operating at a supply voltage of 5 V. These devices will handle numerous interface needs—particularly those beyond the apabilities of standard logic buffers.

Series ULN-7004A has a $10.5 \,\mathrm{k}\Omega$ series input resistor that permits operation directly from CMOS or PMOS outputs utilizing supply voltages of 6 to 15 V. The required input current is below that of Series ULN-7003A, while the required input voltage is less than that required by Series ULN-7002A.




Series ULN-7005A is designed for use with standard TTL and Schottky TTL, with which higher output currents are required and loading of the logic output is not a concern. These devices will sink a minimum of 250 mA when driven from a "totem pole" logic output.

Series ULN-7000A is the original high-voltage, high-current Darlington Array. The output transistors are capable of sinking 300 mA and will sustain at least 150 V in the OFF state. Outputs may be paralleled for higher load-current capability.

All Series ULN-7000A Darlington arrays are furnished in a 16-pin dual in-line plastic package. These devices can also be supplied in a hermetic dual inline package for use in military and aerospace applications.

PARTIAL SCHEMATICS



ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature for any one Darlington pair (unless otherwise noted)

Output Voltage, V _{CE}	150 V
Input Voltage,	
V _{IN} (ULN-7002/7003/7004A)	30 V
(ULN-7005A)	15 V
Continuous Collector Current, Ic	300 mA
Continuous Input Current, I _{IN}	
Power Dissipation, P _D (total package)	
Operating Ambient Temperature Range, $T_A \dots -20^{\circ}$	
Storage Temperature Range, T _s 55°C	

^{*}Derate at rate of 16.67 mW/°C above 25°C.

Device Number Designation

V _{CE(MAX)}	150 V 300 mA
Logic	Type Number
General Purpose PMOS, CMOS	ULN-7001A
14-25 V PMOS	ULN-7002A
5 V TTL, CMOS	ULN-7003A
6-15 V CMOS, PMOS	ULN-7004A
High-Output TTL	ULN-7005A

ELECTRICAL CHARACTERISTICS at +25°C (unless otherwise noted)

		Applicable			Lin	nits	
Characteristic	Symbol	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	All	$V_{CE} = 150 \text{ V}, T_{A} = 25^{\circ}\text{C}$			50	μΑ
			$V_{CE} = 150 \text{ V}, T_A = 70^{\circ}\text{C}$			100	μΑ
		ULN-7002A	$V_{CE} = 150 \text{ V}, T_{A} = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$			500	μΑ
		ULN-7004A	$V_{CE} = 150 \text{ V}, T_{A} = 70^{\circ}\text{C}, V_{IN} = 1.0 \text{ V}$			500	μΑ
Collector-Emitter	V _{CE(SAT)}	All	$I_{c} = 100 \text{ mA}, I_{B} = 250 \mu\text{A}$		1.2	1.3	V
Saturation Voltage			$I_{c} = 250 \text{ mA}, I_{B} = 350 \mu\text{A}$	· · · · ·	1.4	1.6	V
Input Current	I _{IN(ON)}	ULN-7002A	$V_{IN} = 17 \text{ V}$		0.82	1.25	mA
		ULN-7003A	$V_{IN} = 3.85 \text{ V}$		0.93	1.35	mA
		ULN-7004A	$V_{IN} = 5.0 \text{ V}$		0.35	0.5	mA
			$V_{IN} = 12 V$		1.0	1.45	mA
		ULN-7005A	$V_{IN} = 3.0 \text{ V}$		1.5	2.4	mA
	I _{IN(OFF)}	All	$I_{c} = 500 \mu\text{A}, T_{A} = 70^{\circ}\text{C}$	50	65	-	μΑ
Input Voltage	V _{IN(ON)}	ULN-7002A	$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$	<u> 1995</u>		13	V
		ULN-7003A	$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$		-	2.4	٧
			$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$		-	2.7	٧
		ULN-7004A	$V_{CE} = 2.0 \text{ V}, I_{C} = 100 \text{ mA}$			5.0	V
			$V_{CE} = 2.0 \text{ V}, I_{C} = 150 \text{ mA}$	14 8		6.0	V
			$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$	1 <u>22</u> 1	3 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	7.0	· V
			$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$			8.0	٧
		ULN-7005A	$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$	_		2.4	٧
D-C Forward Current Transfer Ratio	h _{FE}	ULN-7001A	$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$	1000			
Input Capacitance	C _{IN}	All		* <u></u> -	15	25	pF
Turn-On Delay	t _{PLH}	All	0.5 E _{IN} to 0.5 E _{OUT}	_	0.25	1.0	μs
Turn-Off Delay	t _{PHL}	All	0.5 E _{IN} to 0.5 E _{OUT}		0.25	1.0	μς
Clamp Diode	I _R	All	$V_R = 150 \text{ V}, T_A = 25^{\circ}\text{C}$			50	μΑ
Leakage Current			$V_R = 150 \text{ V}, T_A = 70^{\circ}\text{C}$		-	100	μΑ
Clamp Diode Forward Voltage	V _F	All	$I_F = 250 \text{ mA}$		1.7	2.0	٧
Sustaining Voltage	V _{CE(SUS)}	All	$L=2$ mH; $R=450$ Ω	90	-	T- <u></u>	V

GENERAL INFORMATION	1
HIGH-VOLTAGE INTERFACE DRIVERS	2
HIGH-CURRENT INTERFACE DRIVERS	3
BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	
MILITARY AND AEROSPACE DEVICES	15
RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
VIDEO AND TELEVISION INTEGRATED CIRCUITS	
AUDIO POWER AMPLIFIERS	8
HALL EFFECT DEVICES	9
TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	10
CUSTOM DEVICES	
PACKAGE INFORMATION	F.

SECTION 3-HIGH-CURRENT INTERFACE DRIVERS

Selection Guide	3-164
UHP-400 through 433-1 Quad Power and Relay Drivers	+
UHP-500 through 533 Quad Power and Relay Drivers	
ULN-2001A through 2025A 7-Channel Darlington Drivers	
ULN-2001L through 2005L 7-Channel Darlington Drivers.	
ULN-2061M and 2062M Dual 1.5 A Darlington Switches	
ULN-2064B through 2077B Quad 1.5 A Darlington Switches	
UDN-2541B and 2541W Quad NAND Drivers	
UDN-2542B and 2542W Quad NAND Drivers	
UDN-2545B Universal Quad 2.5 A Driver	3-16
UDN-2580A through 2588A 8-Channel Source Drivers	
UDN-2595A 8-Channel Sink Driver	
UDN-2596A and 2599A 8-Channel Saturated Sink Drivers	3-169
ULN-2801A through 2825A 8-Channel Darlington Drivers	
UDN-2841B and 2845B Quad 1.5 A Darlington Drivers	
UDN-2878W and 2879W Quad 4 A Darlington Drivers	
UTN-2886B SCR Array	
UTN-2888A SCR Array	. Discontinued
UDN-2933B and 2934B 1 A 3-Channel Half-Bridge Motor Drivers	3-17
UDN-2935Z Bipolar Half-Bridge Motor Driver	1
UDN-2936W and 2937W 3-Phase 2 A Brushless Motor Drivers	
UDN-2938W and 2939B 3-Phase Unipolar 1 A Motor Drivers	
UDN-2941B Quad 2 A Source Driver	3-174
UDN-2943Z 1 A Half-Bridge Motor Driver	
UDN-2944W and 2948W Quad 4 A High-Voltage Source Drivers	
UDN-2949Z 2 A Half-Bridge Motor Driver	
UDN-2950Z Bipolar Half-Bridge Motor Driver	
UDN-2952B and 2952W Full-Bridge Motor Drivers	
UDN-2953B and 2953W 2 A Full-Bridge Motor Drivers	
UDN-2956A and 2957A Negative Supply, 5-Channel Source Drivers	
UDN-2962W High-Power Hammer/Motor Driver.	
UDN-2965W Dual 5 A Solenoid/Motor Driver	
UDN-2975W and 2976W Dual 4 A Solenoid Drivers	
UDN-2981A through 2984A 8-Channel Source Drivers	
UDN-2985A and 2986A 8-Channel Source Drivers	
UDN-2987A and 2988A 8-Channel Source Drivers.	, 3-100 ،
UDN-2993B Dual H-Bridge Motor Driver	
UDN-2998W Dual 2 A Full-Bridge Motor Driver	
UDN-3611M through 3614M Dual Peripheral and Power Drivers	
UDN-5703A through 5707A Quad Peripheral and Power Drivers	
UDN-5711M through 5714M Dual Peripheral and Power Drivers	1

[†]Complete information is provided in Data Book WR-503.

^{*}New product. Contact factory for detailed information.

SECTION 3—HIGH-CURRENT INTERFACE DRIVERS (Continued)

UDN-2981A through 2984A 8-Channel Source Drivers	
UDN-2985A and 2986A 8-Channel Source Drivers	
UDN-2987A and 2988A 8-Channel Source Drivers	
UDN-2993B Dual H-Bridge Motor Driver	3-187
UDN-2998W Dual 2 A Full-Bridge Motor Driver	3-193
UDN-3611M through 3614M Dual Peripheral and Power Drivers	
UDN-5703A through 5707A Quad Peripheral and Power Drivers	
UDN-5711M through 5714M Dual Peripheral and Power Drivers	
UDN-5721M Dual 2-Input AND Power Driver	
UDN-5722M Dual Peripheral and Power Driver	
UDN-5723M and 5724M Dual Peripheral and Power Drivers	
UDN-5732M Dual Peripheral and Power Driver	
UDN-5733A Quad Peripheral and Power Driver	
UDN-5741M Dual 2-Input AND Power Driver	
UDN-5742M Dual Peripheral and Power Driver	
UDN-5743M through 5754M Dual Peripheral and Power Drivers	
Application Notes: Series ULN-2000A Darlington Arrays	
Interface Integrated Circuits for Motor Drive Applications	
Expanding The Frontiers of Integrated Circuit Interface	
Interface ICs for Current-Sourcing Applications	
New Power-Interface ICs	
Reliability of Series ULN-2000A and ULN-2800A Darlington Drivers	3-19
Power Interface ICs for Motor Driver Applications	
'Inductive Logic' Keeps Power Interface ICs Alive	
See Also:	
UCN-5813 and 5814B 4-Bit Latched 1.5 A Drivers	4-54
UCN-5816A 16-Bit, Addressable, Latched Sink Driver	4-59
UCN-5821A through 5823A 8-Bit Serial-In, Latched High-Voltage Drivers	
UCN-5825 and 5826B 4-Bit Serial-Input, Latched 2 A Drivers	4-61
UCN-5841A through 5843A 8-Bit Serial-In, Latched High-Voltage Drivers	
12 11 12 12 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	

[†]Complete information is provided in Data Book WR-503.

^{*}New product. Contact factory for detailed information.

SELECTION GUIDE TO HIGH-CURRENT INTERFACE DRIVERS

levice Type	l _{out}	kimum Ratings V _{ουτ}	Outputs
IHP-400 through 433	500 mA	40 V	Sink 4
HP-400-1 through 433-1	500 mA	70 V	Sink 4 Sink 4
IHP-500 through 533	500 mA	100 V	Sink 4
ILN-2001 through 2005A/L	500 mA	50 V	Sink 7
ILN-2011 through 2015A	600 mA	50 V	Sink 7
ILN-2021 through 2025A	500 mA	95 V	Sink 7
ILN-2061M	1.75 A	50 V	Source/Sink 2
ILN-2062M	1.75 A	80 V	Source/Sink 2
ILN-2064/66/68/70B	1.75 A	50 V	Sink 4
JLN-2065/67/69/71B	1.75 A	80 V	Sink 4
JLN-2074B and 2076B	1.75 A	50 V	Source/Sink 4
ILN-2075B and 2077B	1.75 A	80 V	Source/Sink 4
IDN-2541B and 2541W	1.5 A	60 V	Sink 4
IDN-2542B and 2542W	1.5 A	80 V	Sink 4
IDN-2545B	2.5 A	80 V	Sink 4
IDN-2580A	- 500 mA	50 V	Source 8
IDN-2580A-1	- 500 mA	80 V 20 V	Source 8
IDN-2585A	— 250 mA — 500 mA	20 V 50 V	Source 8
IDN-2588A IDN-2588A-1	— 500 mA	80 V	Source 8 Source 8
IDN-2506A-1 IDN-2595A	200 mA	20 V	Sink 8
IDN-2595A IDN-2596A and 2598A	500 mA	50 V	Sink 8
IDN-2597A and 2599A	1.0 A	50 V	Sink 8
JLN-2801 through 2805A	500 mA	50 V	Sink 8
JLN-2811 through 2815A	600 mA	50 V	Sink 8
JLN-2821 through 2825A	500 mA	95 V	Sink 8
IDN-2841B	1.75 A	- 50 V	Sink 4
IDN-2845B	1.75 A	- 50 V	Source/Sink 4
JDN-2878W	5.0 A	50 V	Sink 4
IDN-2879W	5.0 A	80 V	Sink 4
IDN-2933B and 2934B	±1.0 A	30 V	$3 \times$ Half-Brid
IDN-2935Z	$\pm2.0A$	37 V	Half-Bridge
JDN-2936W and 2937W	$\pm 2.0 \text{ A}$	36 V	$3 \times$ Half-Brid
JDN-2938W and 2939B	1.0 A	24 V	Sink 3
JDN-2941B	-2.0 A	35 V	Source 4
JDN-2943Z	± 1.0 A	26 V	Half-Bridge
IDN-2944W and 2948W	$-4.0\mathrm{A}$	60 V	Source 4
IDN-2949Z	$\pm 2.0 \mathrm{A}$	30 V	Half-Bridge
IDN-2950Z	$\pm 2.0 \text{ A}$	37 V	Half-Bridge
IDN-2952B/W	\pm 3.5 A \pm 3.5 A	40 V 50 V	Full-Bridge
IDN-2953B and 2953W IDN-2956/57A	± 3.5 A — 500 mA	- 80 V	Full-Bridge Source 5
JDN-2960/37A JDN-2962W	4.0 A PWM	- ou v 40 V	Source/Sink 2
JDN-2965W	5.0 A PWM	60 V	Source/Sink 2
JDN-2975W	5.0 A	50 V	Source/Sink 2
JDN-2976W	5.0 A	60 V	Source/Sink 2
JDN-2981/82A	- 500 mA	50 V	Source 8
JDN-2983/84A	- 500 mA	80 V	Source 8
IDN-2987/88A	— 500 mA	50 V	Source 8
JDN-2993B	± 600 mA	40 V	2× Full-Bridg
JDN-2998W	$\pm2.0\mathrm{A}$	50 V	2× Full-Brid
DN-3611 through 3614M	600 mA	80 V	Sink 2
DN-5703 through 5707A	600 mA	80 V	Sink 4
DN-5711 through 5714M	600 mA	80 V	Sink 2
DN-5721 through 5724M	600 mA	70 V	Sink 2
IDN-5733	600 mA	80 V	Sink 4
IDN-5741 through 5744M	700 mA	70 V	Sink 2
DN-5751 through 5754M	600 mA	70 V	Sink 2
CN-5813B and 5814B*	1.5 A	80 V	Sink 4
CN-5816A*	500 mA	60 V	Sink 16
JCN-5821A and 5841A*	500 mA	50 V	Sink 8
JCN-5822A and 5842A*	500 mA	80 V	Sink 8
JCN-5823A and 5843A*	500 mA	100 V	Sink 8
JCN-5825B*	2.0 A	60 V	Sink 4

^{*}Smart Power, see Section 4.

SERIES ULN-2000L HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

These high-voltage, high-current Darlington arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units have open-collector outputs and integral diodes for inductive load transient suppression.


Peak inrush currents to 600 mA (Series ULN-2000L) permissible, making them ideal for driving tungsten filament lamps.

Series ULN-2001L devices are general purpose arrays that may be used with standard bipolar digital logic using external current limiting, or with most PMOS or CMOS directly. All are pinned with outputs opposite inputs to facilitate printed wiring board layout and are priced to compete directly with discrete transistor alternatives.

Series ULN-2002L is designed for use with 14 to 25 V PMOS devices. Each input has a Zener diode and resistor in series to limit the input current to a safe value in that application. The Zener diode also gives these devices excellent noise immunity.

Series ULN-2003L has a 2.7 k Ω series base resistor for each Darlingon pair, allowing operation directly with TTL or CMOS operating at a supply voltage of 5 V. These devices will handle numerous interface needs—particularly those beyond the capabilities of standard logic buffers.

Series ULN-2004L has a 10.5 k Ω series input resistor that permits operation directly from CMOS of




PMOS outputs utilizing supply voltages of 6 to 15 V. The required input current is below that of Series ULN-2003L, while the required input voltage is less than that required by Series ULN-2002L.

Series ULN-2005L is designed for use with standard TTL and Schottky TTL, with which higher output currents are required and loading of the logic output is not a concern. These devices will sink a minimum of 350 mA when driven from a "totem pole" logic output.

Series ULN-2000L is the original high-voltage, high-current Darlington Array. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Outputs may be paralleled for higher load-current capability. All devices are packaged in the SOIC package.

PARTIAL SCHEMATICS



ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature for any one Darlington pair (unless otherwise noted)

Device Number Designation

	9
V _{CE(MAX)}	50 V 500 mA
Logic	Type Number
General Purpose PMOS, CMOS	ULN-2001L
14-25 V PMOS	ULN-2002L
5 V TTL, CMOS	ULN-2003L
6-15 V CMOS, PMOS	ULN-2004L
High-Output TTL	ULN-2005L

ELECTRICAL CHARACTERISTICS at $+25^{\circ}$ C (unless otherwise noted)

		Applicable			Lin	nits	
Characteristic	Symbol	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	All	$V_{CE} = 50 \text{ V}, T_A = 25^{\circ}\text{C}$	_		50	μA
			$V_{CE} = 50 \text{ V}, T_{A} = 70^{\circ}\text{C}$			100	μA
		ULN-2002L	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$			500	μA
		ULN-2004L	$V_{CE} = 50 \text{ V}, T_{A} = 70^{\circ}\text{C}, V_{IN} = 1.0 \text{ V}$			500	μA
Collector-Emitter	V _{CE(SAT)}	All	$I_{\rm c}=100$ mA, $I_{\rm B}=250~\mu{\rm A}$		0.9	1.1	٧
Saturation Voltage			$I_{c} = 200 \text{ mA}, I_{B} = 350 \mu\text{A}$	_	1.1	1.3	٧
			$I_{c}=350$ mA, $I_{B}=5$ μ A		1.3	1.6	٧
Input Current	I _{IN(ON)}	ULN-2002L	$V_{IN} = 17 \text{ V}$	_	0.82	1.25	mA
		ULN-2003L	$V_{IN} = 3.85 V$		0.93	1.35	mA
		ULN-2004L	$V_{IN} = 5.0 V$	_	0.35	0.5	mA
			$V_{IN} = 12 V$	_	1.0	1.45	mA
		ULN-2005L	$V_{IN} = 3.0 \text{ V}$		1.5	2.4	mA
	I _{IN(OFF)}	All	$I_{c} = 500 \mu\text{A}, T_{A} = 70^{\circ}\text{C}$	50	65		μA
Input Voltage	V _{IN(ON)}	ULN-2002L	$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$			13	٧
		ULN-2003L	$V_{CE} = 2.0 \text{V}, I_{C} = 200 \text{mA}$	_		2.4	٧
			$V_{CE}=2.0\mathrm{V},\mathrm{I_C}=250\mathrm{mA}$			2.7	٧
			$V_{\rm CE}=2.0{ m V},{ m I}_{ m C}=300{ m mA}$		_	3.0	٧
		ULN-2004L	$V_{CE} = 2.0 \text{V}, I_{C} = 125 \text{mA}$			5.0	٧
		ULN-2004L	$V_{CE}=2.0V$, $I_{C}=200mA$			6.0	٧
			$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$	_	-	7.0	٧
			$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$		_	8.0	٧
		ULN-2005L	$V_{ce} = 2.0 \text{ V}, I_c = 350 \text{ mA}$			2.4	٧
D-C Forward Current Transfer Ratio	h _{FE}	ULN-2001L	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	1000	_		_
Input Capacitance	C _{IN}	All		_	15	25	pF
Turn-On Delay	t _{PLH}	All	0.5 E _{IN} to 0.5 E _{OUT}		0.25	1.0	μs
Turn-Off Delay	t _{PHL}	All	0.5 E _{IN} to 0.5 E _{OUT}		0.25	1.0	μs
Clamp Diode	I _R	All	$V_R = 50 \text{ V}, T_A = 25^{\circ}\text{C}$	_		50	μA
Leakage Current		-	$V_R = 50 \text{ V}, T_A = 70^{\circ}\text{C}$	_	-	100	μA
Clamp Diode Forward Voltage	V _F	All	$I_F = 350 \text{ mA}$		1.7	2.0	V

UDN-2545B UNIVERSAL QUAD DRIVER


FEATURES


- Output Current of 2 A
- 80 V Min. Output Breakdown
- 50 V Output Sustaining Voltage
- PMOS, CMOS, TTL Compatible
- Built-in Thermal Shutdown
- Output Transient Protection
- CHIP ENABLE for Microprocessor Control
- Under-Voltage Protection

The UDN-2545B is a four-channel high-current, high-voltage integrated circuit designed to provide the interface between stepper motors and microprocessor or logic motor control circuitry. The UDN-2545B will accept most standard logic signal inputs and provide motor drive current to both positive and negative supply rails.

The UDN-2545B is capable of sinking up to 2.5 A and maintaining an output OFF voltage of 80 volts. This device incorporates some unique features such as under-voltage protection, thermal shutdown, and CHIP ENABLE control. The under-voltage protection guards against supply line transients and has

FUNCTIONAL BLOCK DIAGRAM





built-in hystersis. The thermal shutdown with hystersis is to guard against damage to the device. CHIP ENABLE is especially good for use in microprocessor control. All outputs have clamp diodes for suppression of inductive loads.

The UDN-2545B is supplied in a 16 pin plastic dual in-line package with heat-sink contact tabs. A copper-alloy lead frame provides maximum power dissipation using standard cooling methods. This lead configuration facilitates attachment of external heat sinks for increased power dissipation with standard IC sockets and printed wiring boards.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$


Logic Supply Voltage, V _s
Emitter Supply Voltage, V_{EE}
Output Current, I _{OUT}
Output Voltage, V _{CE} 80 V
Input Voltage, V _{IN}
Package Power Dissipation, Pp 2.77 W*
Operating Temperature Range, $T_A = -20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range, $T_s \dots -55^{\circ}C$ to $+150^{\circ}C$
*Derate at the Rate of 22.2 mW/°C above T. = 25°C

ELECTRICAL CHARACTERISTICS at T $_{A}=+25^{\circ}\text{C},\, \text{V}_{\text{S}}=15\,\text{V},\, \text{V}_{\text{EE}}=0\,\text{V}$

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{OUT} = 80 \text{ V}, V_{IN} = 2.0 \text{ V}, \text{ Other Inputs} = 0 \text{ V}$	_	500	μΑ
Output Sustaining Voltage	V _{CE(SUS)}	$I_{OUT} = 100 \text{ mA}, Inputs = 5.0 \text{ V}$	50	_	٧
Output Saturation Voltage*	V _{CE(SAT)}	I _{OUT} = 2 A, Inputs = 0 V		2.2	V
Clamp Diode Leakage Current	I _R	$V_R = 80 V$		50	μΑ
Clamp Diode Forward Voltage	V _F	$I_F = 2 A$		2.5	V
Input Current	I _{IN(ON)}	$V_{IN} = 0.8 \text{ V}$, CHIP ENABLE $= 5.0 \text{ V}$		-200	μΑ
		CHIP ENABLE = 0 V	-	- 400	μA
	I _{IN(OFF)}	Input = 15.0 V	-	50	μΑ
Supply Current	I _{S(ON)}	All Inputs = 0.8 V		65	mA
	I _{S(OFF)}	All Inputs = 5.0 V		20	mA

^{*}Pulse Test

STEPPER MOTOR APPLICATION



UDN-2596A THROUGH UDN-2599A 8-CHANNEL SATURATED SINK DRIVERS


FEATURES


- Low Output "ON" Voltage (non-Darlington)
- Up to 1.0 A Sink Capability
- 50 V Output Breakdown
- CMOS, DTL, Compatible Inputs
- Output Pull-Down for Fast "OFF" time

These eight-channel active-low saturated sink drivers feature high-voltage, high-current open collector outputs with transient suppression clamp diodes and inputs which directly interface to NMOS, CMOS, and TTL logic families. All devices in this series can be used as interface drivers between standard low-power digital logic and high-power loads such as relays, solenoids, stepping motors and LED or incandescent displays.

The saturated, non-Darlington outputs feature low collector-emitter voltage drops as well as fast turn-off times due to an active pull-down function within the output predrive section. Inputs require virtually no logic current sourcing capability and are activated by a low logic level consistent with the relatively high-current sinking capability associated with NMOS, CMOS, and TTL logic types.

PARTIAL SCHEMATIC DIAGRAM





The type UDN-2596A features 500 mA output sink capability, and is intended for use with 5 V logic systems. The UDN-2598 A also features 500 mA output sink capability but is intended for use with 12 V logic systems. UDN-2597A (5 V Logic Systems) and UDN-2599A (12 V Logic Systems) are the higher current versions capable of handling 1 A.

All devices feature 50 V output breakdown capability and 35 V output sustaining voltage. All devices are furnished in a 20-pin DIP package with copper lead frames for improved thermal characteristics.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Output Voltage, V _{CE}
Output Current, I _{OUT} (UDN-2596A/2598A) 500 mA
(UDN-2597A/2599A) 1.0 A
Supply Voltage, V _{cc} (UDN-2596A/2597A) 7.0 V
(UDN-2598A/2599A) 15 V
Input Voltage, V _{IN} (UDN-2596/97A) 7.0 V
(UDN-2598/99A) 15 V
Package Power Dissipation, P _D
Operating Free Air Temperature Range, $T_A \dots -20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range, $T_s \dots -65^{\circ}C$ to $+150^{\circ}C$
*Derate at rate of 18 18 mW/°C above T = 25°C


*Derate at rate of 18.18 mW/°C above $T_A = 25$ °C

ELECTRICAL CHARACTERISTICS at T $_A=25^\circ\text{C}$ V $_\text{cc}=5.0$ V (UDN-2596A/2597A) & V $_\text{cc}=12.0$ V (UDN-2598A/2599A)

		Applicable			Limits	
Characteristics	Symbol	Devices*	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	All	$V_{out} = 50 \text{ V}, V_{in} = 2.4 \text{ V}$	_	10	μΑ
Output Sustaining	V _{CE(SUS)}	2596/98	$I_{OUT} = 300 \text{ mA}$	35		٧
Voltage		2597/99	I _{out} = 750 mA	35		٧
Output Saturation	V _{CE(SAT)}	2596/98	$I_{out} = 300 \text{ mA}$		0.5	٧
Voltage		2597/99	I _{ουτ} = 750 mA		1.0	V
Clamp Diode Leakage Current	l _R	All	$V_R = 50 V$		10	μA
Clamp Diode	V _F	2596/98	$I_F = 300 \text{ mA}$	_	1.8	٧
Forward Voltage		2597/99	$I_F = 750 \text{ mA}$		1.8	٧
Input Current	I _{IN(0)}	2596/97	$V_{IN} = 0.8 V$		-15	μΑ
		2598/99	$V_{IN} = 0.8 V$		- 50	μΑ
	I _{IN(1)}	2596/97	$V_{IN} = 2.4 V$		10	μА
		2598/99	$V_{IN} = 12 V$		10	μΑ
Supply Current	I _{CC(ON)}	2596/97	$V_{iN} = 0.8 V$		5.0	mA
(per driver)		2598/99	$V_{IN} = 0.8 V$. —	15	mA
	I _{CC(OFF)}	2596/97	$V_{IN} = 2.4 \text{ V}$		1.3	mA
		2598/99	$V_{in} = 12 V$		1.3	mA
Turn-On Delay	t _{on}	All	0.5 E _{IN} to 0.5 E _{OUT}		1.0	μs
Turn-Off Delay	t _{off}	All	0.5 E _{IN} to 0.5 E _{OUT}		2.0	μs

^{*}Complete part number includes prefix UDN- and suffix A, e.g. UDN-2596A.

DUAL STEPPER MOTOR DRIVE SCHEME



UDN-2933B AND UDN-2934B 3-CHANNEL HALF-BRIDGE MOTOR DRIVERS


FEATURES

- Output Currents to 1 A
- Output Voltages to 30 V
- Low Output-Saturation Voltage
- Transient-Protected Outputs
- Tri-State Outputs
- TTL or CMOS Compatible Inputs
- Reliable Monolithic Construction

DEVELOPED for use in 3-phase brushless d-c motor applications, Types UDN-2933B and UDN-2934B provide drive capabilities to 1 A and 30 V. Saturated drivers provide for low output voltage drops at maximum rated current.

The 1 A half-bridge drivers differ only in input circuitry: Type UDN-2933B is compatible with TTL and 5 V CMOS; Type UDN-2934B is used with 12 V CMOS. Economical versions of the drivers (Types UDN-2933B-2 and UDN-2934B-2), with 600 mA maximum output-current ratings, are recommended for applications with reduced load current requirements. The "-2" parts are identical to the basic devices except for the maximum allowable load-current rating.

Monolithic construction and a 16-pin dual in-line package with centered heat-sink contact tabs enable cost-effective and reliable systems designs supported by excellent power dissipation ratings, minimum size, and ease of installation. The package configuration allows easy attachment of an inexpensive heat sink. It fits a standard IC socket or printed wiring board layout.




Dwg. No. A-12,356

Half-bridge drivers with Darlington outputs (Type UDN-2935Z and UDN-2950Z) are supplied in TO-220 power-tab packages for operation with load currents of up to 3.5 A. They are described in the most recent issue of Sprague Engineering Bulletin 29318.3.


ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature

Motor Supply Voltage, V _{BB}	۷
Logic Supply Voltage Range, V _{cc}	
(UDN-2933B and UDN-2933B-2) 4.5 V to 7.0	۷
(UDN-2934B and UDN-2934B-2) 10 V to 15	۷
Logic Input Voltage, V _{IN}	cc
Output Current, I _{OUT}	
(UDN-2933B and UDN-2934B) ±1.0	A
(UDN-2933B-2 and UDN-2934B-2) \pm 0.6	A
Package Power Dissipation, Pp See Grap	ιh
Operating Temperature Range, $T_A \cdot \cdot \cdot \cdot -20^{\circ}$ C to $+85^{\circ}$	Ċ
Storage Temperature Range, $T_s \dots -55^{\circ}C$ to $+150^{\circ}$	'n

FUNCTIONAL BLOCK DIAGRAM



ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



TRUTH TABLE

Sink Driver Input	Source Driver Input	Enable Input	Output
Low	Low	Low	High
Low	High	Low	Open
High	Low	Low	Disallowed
High	High	Low	Low
High	Any	High	Low
Low	Any	High	Open

ELECTRICAL CHARACTERISTICS at T_A = $+25^{\circ}$ C, V_BB = 30 V, V_cc = 5 V (UDN-2933B/B-2) or V_cc = 12 V (UDN-2934B/B-2), T_{TAB} $\leq +70^{\circ}$ C

		Applicable Devices	Test Condtions	Limits			
Characteristic	Symbol			Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	All	All Drivers OFF, V _{out} = 0 V		- 5.0	-100	μΑ
			All Drivers OFF, V _{out} = 30 V	-	5.0	100	μΑ
Output Saturation Voltage	V _{CE(SAT)}	E(SAT) All	$I_{OUT} = -100 \text{ mA}$			1.1	٧
			$I_{\text{out}} = 100 \text{ mA}$	-		0.2	٧
			$I_{OUT} = -250 \text{ mA}$			1.2	٧
			$I_{OUT} = 250 \text{ mA}$		<u> </u>	0.3	V
			$I_{OUT} = -500 \text{ mA}$	_		1.5	٧
			$I_{\text{OUT}} = 500 \text{ mA}$	-		0.6	γ
		2933B/34B	$I_{OUT} = -800 \text{ mA}$	-		1.8	٧
			$I_{out} = 800 \text{ mA}$	_		0.8	V
Motor Supply Current	I _{BB}	All	All Drivers OFF	_	50	200	μΑ
			1 Source + 1 Sink ON, No Loads	-	1.0	1.3	mA
Clamp Diode Forward Voltage	V _F	All	$I_F = 500 \text{mA}$	-	1.3	2.0	٧
		UDN-2933/34B	$I_F = 800 \text{ mA}$		1.3	2.0	٧
Logic Input Voltage	V _{IN(1)}	2933B/B-2		2.4			٧
		2934B/B-2		8.0		_	V
	V _{IN(0)}	2933B/B-2		-		0.8	٧
		2934B/B-2				4.0	٧
Logic Input Current	I _{IN(1)}	2933B/B-2	$V_{IN} = 2.4 V$	_	<1.0	10	μΑ
		2934B/B-2	$V_{IN} = 8.0 V$		<1.0	10	μΑ
	l _{in(0)}	All	$V_{IN} = 0.8 V$	_	- 50	– 300	μΑ
Logic Supply Current	I _{cc}	All	All Drivers OFF	_	1.7	3.0	mA
			1 Source + 1 Sink ON	-	30	40	mA
Output Rise Time	t _r	All	$I_{OUT} = -500 \text{ mA}, V_{BB} = 20 \text{ V}$	<u></u> /	250		ns
			$I_{OUT} = 500 \text{ mA}, V_{BB} = 20 \text{ V}$		150		ns
Output Fall Time	t,	All	$I_{OUT} = -500 \text{ mA}, V_{BB} = 20 \text{ V}$	_	500		ns
			$I_{OUT} = 500 \text{ mA}, V_{BB} = 20 \text{ V}$		30	<u> </u>	ns


NOTES: 1. Each driver is tested separately.

2. Positive (negative) current is defined as going into (coming out of) the specified device pin.

TYPICAL COMMUTATION SEQUENCE

Drivers ON*	Motor Current	Elec. Degrees
1 + 4	AB	0
1 + 6	— CA	60
3 + 6	BC	120
3 + 2	— AB	180
5 + 2	CA	240
5+4	− BC	300

^{*}Enable input must be low; Source drivers are turned ON with a logic low, sink drivers are turned ON with a logic high.



UDN-2941B QUAD HIGH-CURRENT SOURCE DRIVER

FEATURES


- 1.5 A Output Source Current
- Minimized Saturation Voltage
- 30 V Output Sustaining Voltage
- Transient-Protected Outputs
- TTL or CMOS Compatible Inputs
- Plastic Dual In-Line Package With Heat-Sink Contact Tabs

HIGH-CURRENT SOURCE DRIVERS are designed to serve as interface between low-level logic and a variety of peripheral power loads, including solenoids, d-c or stepper motors using pulse-width modulation, and multiplexed LED or incandescent displays.

The UDN-2941B high-current source driver has four independent emitter-follower drivers. Special circuit design techniques, resulting in reduced output-saturation voltages, allow any one driver to source up to -1.5 A continuously with minimal voltage drops and package power dissipation.

The device's high switching speed prevents "ghosting" effects when it is used to drive multiplexed displays. All outputs are rated for operation to 35 V (30 V sustaining). The low-level inputs are compatible with most TTL, DTL, LSTTL, and low-voltage CMOS or PMOS logic.

The UDN-2941B integrated circuit is supplied in a 16-pin plastic dual in-line package with copper heat-sink contact tabs. The lead configuration facilitates attachment of an inexpensive external heat sink for maximum power dissipation with standard cooling



methods. It fits a standard IC socket or printed wiring board layout. The heat sink is at ground potential and needs no insulation.

Similar devices, for operation with load currents of up to $-500 \,\mathrm{mA}$, are the 8-channel source drivers of Series UDN-2980A. They are described in Sprague Engineering Bulletin 29310.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range, V _s	12 V to 35 V
Peak Output Current, Iout	— 2.0 A
Input Voltage, V _{IN}	15 V
Package Power Dissipation, Pp	See Graph
Operating Temperature Range, T _A	$-20^{\circ}\text{C to } + 85^{\circ}\text{C}$
Storage Temperature, T _s	$155^{\circ}\text{C to } + 150^{\circ}\text{C}$


Output current rating will be limited by ambient temperature, duty cycle, heat sinking, air flow, and number of outputs conducting. Under any set of conditions, do not exceed the $-2.0\,\mathrm{A}$ peak current and a junction temperature of $+150^\circ\mathrm{C}$.

PARTIAL SCHEMATIC

One of 4 Drivers



ALLOWABLE AVERAGE PACKAGE POWER DISSIPATION AS A FUNCTION OF TEMPERATURE



ELECTRICAL CHARACTERISTICS at T_A = $+25^{\circ}$ C, V_s = 35 V, T_{TAB} $\leq +70^{\circ}$ C


			Limits	
Characteristic	Symbol	Test Conditions	Min. Typ. Max.	Units
Output Leakage Current	I _{CEX}	$V_{IN} = 0.4 \text{ V}, V_{OUT} = 0 \text{ V}, T_A = +25^{\circ}\text{C}$	─ < −10 −100	μΑ
		$V_{IN} = 0.4 \text{ V}, V_{OUT} = 0 \text{ V}, T_A = +70^{\circ}\text{C}$	— <−10 −500	μΑ
Output Sustaining Voltage	V _{CE(SUS)}	$ m V_{IN}=2.4~V,~I_{OUT}=-100~mA$	30 — —	V
Output Saturation Voltage	V _{CE(SAT)}	$V_{IN}=2.4$ V, $I_{OUT}=-1.0$ A	<u> </u>	V
		$V_{IN}=2.4$ V, $I_{OUT}=-1.5$ A	— 1.6 1.8	V
Input Current	I _{IN(ON)}	$V_{iN} = 2.4 V$	<u> </u>	μΑ
	I _{IN(OFF)}	V _{IN} ≠ 0.4 V		μΑ
Output Source Current	l _{out}	$V_{IN} = 2.4 \text{ V}$	-1.5	Α
Total Supply Current	I _s	$V_{IN} = 2.4 \text{ V}$ (Note 3), Outputs Open	<u> </u>	mA .
Clamp Diode Leakage Current	l _R	$V_R = 35 V$	— <10 100	μΑ
Clamp Diode Forward Current	V _F	$I_F = 1.5 \text{ A}$	<u> </u>	٧
Turn-On Delay	t _{PLH}	0.5 V _{in} to 0.5 V _{out} , Resistive Load	— 0.25 2.5	μς
Turn-Off Delay	t _{PHL}	0.5 V _{in} to 0.5 V _{out} , Resistive Load	— 0.5 5.0	μS

NOTES: 1. Each driver tested separately.

Negative current is defined as coming out of (sourcing) the specified device pin.
 All inputs simultaneously.


TYPICAL APPLICATIONS

MULTIPLEXED COMMON-ANODE LED DISPLAY DRIVER



FULL-BRIDGE MOTOR DRIVER

(One of 2 Windings)



UDN-2953B AND UDN-2953W FULL-BRIDGE MOTOR DRIVER


FEATURES


- Output Voltage 50 V
- Output Current of 2 A
- 50 Thermal Shutdown
- Anti-Crossover Protection
- BRAKING, ENABLE, and Current Limit Functions

Full-Bridge Motor-Driver integrated circuits, Types UDN-2953B and UDN-2953W combine low-level logic circuitry and Darlington output power drivers for bidirectional control of d-c or 2phase bipolar motors operating with continuous load currents of up to 2 A and peak start-up currents as high as 3.5 A.

These monolithic integrated circuits have extensive circuit protection. Both drivers have thermal shutdown networks that disable motor drive if the package power dissipation ratings are exceeded. Internal diode transient protection is provided on chip. Output-current limiting is determined by the user's selection of a sensing resistor. When $V_{REF}/\overline{V_{BRAKE}}$ pin is low the BRAKING function is enabled. The BRAKING function turns OFF both sink drivers and turns ON both source drivers. When V_{RFE} $\overline{V_{BRAKE}}$ is set above 2.4 V, then the REFERENCE function is enabled and the reference level is set. An RC TIMING pin is present to use for an integral One Shot to control pulse duration for sense-line inputs.

The Type UDN-2953B FULL-BRIDGE DRIVER





with copper heat-sink contact tabs. The lead configuration enables easy attachment of a heat sink while fitting a standard integrated circuit socket or printed wiring board layout. Type UDN-2953W, for higher power requirements, is supplied in a 12-pin single inline power tab package. The tab is at ground potential and needs no insulation.

ABSOLUTE MAXIMUM RATINGS at $T_A = 25$ °C

Motor Supply Voltage Range, V _{BB}	7.5 V to 50 V
Logic Supply Voltage Range, V _{DD}	4.5 V to 15 V
Logic Input Voltage, V _{PHASE} , V _{ENABLE}	30 V
Reference Voltage, V _{REF} / _{BRAKING}	15 V
Output Current, Iour (Peak)	± 3.5 A
(Continuous)	± 2.0 A
Package Power Dissipation, Pp	See Graphs
Operating Temperature Range, T _A	-20° C to $+85^{\circ}$ C
Storage Temperature Range, T _s	55°C to + 150°C


UDN-2953B AND UDN-2953W FULL-BRIDGE MOTOR DRIVERS


ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}\text{C},\,V_{BB}=50\,\text{V},\,V_{DD}=5\,\text{V}$

				Lin	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{\text{ENABLE}} = 5 \text{ V}, V_{\text{OUT}} = V_{\text{BB}}, \text{ (note 1)}$			50	μΑ
	i gran	$V_{ENABLE} = 5 \text{ V}, V_{OUT} = 0 \text{ V}, \text{ (note 2)}$			50	μΑ
Output Sustaining Voltage	V _{CE(SUS)}	I _{OUT} = 2 A, Sink Driver	50			٧
		$I_{OUT} = -2$ A, Source Driver	50			٧
Output Saturation Voltage	V _{CE(SAT)}	$V_{ENABLE} = 0 \text{ V}, I_{OUT} = 2 \text{ A}, Sink Driver}$	_	1.5	1.8	٧
		$V_{ENABLE} = 0 \text{ V}, I_{OUT} = 2 \text{ A}, Source Driver}$		1.5	1.8	٧
Clamp Diode Leakage Current	l _R	$V_R = 50 \text{ V}$	-		50	μΑ
Clamp Diode Forward Voltage	V _F	$I_F = 2 A$		1.8	2.2	٧
Logic Input Current	I _{IN(1)}	All Inputs = 2.4 V	_	<1.0	10	μΑ
	I _{IN(0)}	All Inputs = 0.8 V		50	200	μΑ
Logic Input Voltage	V _{IN(1)}	All Inputs	2.4			٧
5.5 1.6	V _{IN(0)}	All Inputs	_		0.8	٧
Reference Voltage Range	V _{REF}		2.4		15	٧
V _{REF} Open Circuit Voltage	V _{REF (OPEN)}	$I_{REF} = 0 \text{ V}$	_	V _{DD} /2		٧
V_{REF} to V_{SENSE}	V_{REF}/V_{SENSE}		9.5		10.5	V
Sense Voltage	V _{SENSE}				1.5	٧
Turn-On Delay	t _{on}	All Drivers	-	1.0		μs
Turn-Off Delay	t _{off}	All Drivers		1.0		μs
Thermal Shutdown Temp.	T,			165		°C
Motor Supply Current	I _{BB(ON)}	$V_{ENABLE} = 0.8 \text{ V}, V_{BRAKE} = 2.4 \text{ V}, \text{ No Load}$		20	30	mA
	I _{BB(OFF)}	$V_{\text{ENABLE}} = V_{\text{BRAKE}} = 2.4 \text{ V}, \text{ No Load}$		1.7	2.5	mA
		$V_{ENABLE} = 5 V_{BRAKE} = 0.8 V$, No Load	Manadama ,	40	60	mA
One Shot R _{EXT} Range				50		kΩ
One Shot C _{EXT} Range			_	390		pf
Logic Supply Current	I _{DD}	$V_{\text{enable}} = V_{\text{brake}} = 2.4 \text{ V}$		15	20	mA
L		$V_{\text{enable}} = V_{\text{brake}} = 0.8 \text{ V}$		22	30	mA

Note 1: Tests performed at OUT_B with V_{PHASE} = 2.4 V and at OUT_A with V_{PHASE} = 0.8 V. Note 2: Test performed with V_{PHASE} = 0.8 V and then repeated for V_{PHASE} = 2.4 V. Note 3: For voltage higher than 2.4 V (min. V_{REF}) the V_{REF}/ $\overline{V_{BRAKE}}$ input resistance is as shown in figure.







UDN-2965W DUAL SOLENOID/MOTOR DRIVER —Pulse-Width Modulated Current Control


FEATURES

- 5 A Peak Output
- 60 V Min. Ouput Breakdown
- TTL/PMOS/CMOS Compatible Inputs
- · Low Input Current
- Internal Clamp Diodes
- Internal Thermal Shutdown
- · High-Speed Chopper
- Plastic SIP With Heat-Sink Tab

DESIGNED TO DRIVE impact printer solenoids and stepper motors, the UDN-2965W includes two independent driver pairs rated for continuous operation to ±4 A. Each half-bridge driver includes diode transient protection, input gain and level shifting, a voltage regulator for single-supply operation, thermal protection, and pulse-width modulated (PWM) output-current control. Inputs are compatible with most TTL, DTL, LSTTL, and low-voltage CMOS or PMOS logic.

The PWM mode helps minimize power dissipation and maximize load efficiency. The peak output current and hysteresis for each half-bridge is set independently. Output current, threshold voltage, and hysteresis are set by the user's selection of external resistors. If desired, internal threshold and hysteresis defaults (400 mV and ≤10%) can be used. At the specified output-current trip level, the source driver turns off. The internal flyback diode then allows current to flow without additional input from the power supply. When the lower current trip point is reached, the source driver turns back on.

For maximum power-handling capability, the driver is supplied in 12-pin single in-line power tab package. An external heat sink is required for proper




operation. The tab is at ground potential and needs no insulation.


Similar dual 4 A solenoid drivers, for non-PWM applications, are available as Sprague Types UDN-2975W and UDN-2976W.

ABSOLUTE MAXIMUM RATINGS at $T_{TAB} \le +70^{\circ}C$

Supply Voltage, V _{cc}	60 V
Peak Output Current, Iour	± 5 A
Input Voltage Range, V _{IN}	-0.3 V to $+7.0$ V
Package Power Dissipation, P_D	See Graph
Operating Temperature Range, T _A	-20°C to $+85^{\circ}\text{C}$
Storage Temperature Range, T _s	$-55^{\circ}\text{C to } + 150^{\circ}\text{C}$

NOTE: Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified peak current and a junction temperature of $+\,150^{\circ}\mathrm{C}$.





TRUTH TABLE

			Source	Sink	
VIN	V _{THS}	V_{SENSE}	Driver	Driver	Hysteresis
High	NA	NA	Off	Off	NA
Low	< 0.4 V	NA	Off	0n	NA
Low	0.6 V to 4.0 V	$<$ V $_{THS}/10$	On	On .	Set by R _{TH}
Low	0.6 V to 4.0 V	$>V_{THS}/10$	Off	On	
Low	>4.5 V	< 0.4 V	On	0n	5% to 10%
Low	>4.5 V	>0.4 V	Off	0n	

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}\text{C}$, $T_{TAB} \leq +70^{\circ}\text{C}$, $V_{CC} = 60 \text{ V}$, $V_{SENSE} = 0 \text{ V}$ (unless otherwise noted)

				Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units	
Supply Voltage Range	V _{cc}	Operating	20		60	٧	
Output Drivers			13174				
Output Leakage Current	I _{CEX}	$V_{IN} = 2.4 \text{ V}, V_{SOURCE} = 0 \text{ V}$		-10	- 100	μΑ	
		$V_{IN} = 2.4 \text{ V}, V_{SINK} = 60 \text{ V}$		10	100	μΑ	
Output Saturation Voltage	V _{CE(SAT)}	Source Drivers, $I_{LOAD} = 4.0 \text{ A}$	1 44	1.6	2.2	٧	
		Source Drivers, I _{LOAD} = 1.0 A	-	1.3	1.6	٧	
		Sink Drivers, I _{LOAD} = 4.0 A	-	1.5	2.0	٧	
		Sink Drivers, I _{LOAD} = 1.0 A		1.0	1.2	٧	
Output Sustaining Voltage	V _{CE(sus)}	$I_{OUT} = \pm 4.0 \text{ A, L} = 3.5 \text{ mH}$	60			٧	
Output Current Regulation	$\Delta I_{ ext{OUT}}$	$V_{THS} = 0.6 \text{ V to } 1.0 \text{ V}, L = 3.5 \text{ mH}$	-		± 25	%	
		$V_{THS} = 1.0 \text{ V to } 2.0 \text{ V, L} = 3.5 \text{ mH}$			± 10	%	
		$V_{THS} = 2.0 \text{ V to } 4.0 \text{ V, L} = 3.5 \text{ mH}$	100 <u>25.2</u> 00		± 5.0	%	
Clamp Diode Forward Voltage	V _F	$I_{\rm F}=4.0~{\rm A}$		1.3	1.8	٧	
Output Rise Time	. t.	$I_{LOAD} = 4.0$ A, 10% to 90%, Resistive Load	_	0.5	1.0	μs	
Output Fall Time	t,	$I_{LOAD} = 4.0 \text{ A}, 90\% \text{ to } 10\%, \text{ Resistive Load}$		0.5	1.0	μS	
Control Logic							
Logic Input Voltage	V _{IN(1)}		2.0			٧	
	V _{IN(0)}		<u> </u>		0.8	٧	
Logic Input Current	l _{IN(1)}	$V_{IN} = 2.4 \text{ V}$		1.0	10	μΑ	
	I _{IN(0)}	$V_{IN} = 0.8 V$		-20	- 100	μΑ	
	I _{THS(OFF)}	$V_{THS} \leq 400 \text{ mV}$	-	-60		μΑ	
	I _{THS(ON)}	$V_{\text{THS}} \ge 500 \text{ mV}, V_{\text{SENSE}} \le V_{\text{THS}}/10.5$		-2.0	=	μΑ	
	I _{THS(HYS)}	$V_{SENSE} \ge V_{THS}/9.5$, $V_{THS} = 0.6 \text{ V to } 4.5 \text{ V}$	140	200	260	μΑ	
Output Disable Voltage	V _{THS(OFF)}		<u> </u>		400	m۷	
V _{THS} /V _{SENSE} Ratio		$V_{THS} = 2.0 \text{ V to } 4.0 \text{ V}$	9.5	10	10.5		
Default Sense Trip Voltage	V _{SENSE}	$V_{THS} = 4.5 V$	380	400	420	m۷	
Default Hysteresis	н	$V_{THS} = 4.5 \text{ V}$	5.0		10	%	
Supply Current	Icc			15	25	mA	
(Total Device)		V _{IN} = 0.8 V, Outputs Open —		30	40	mA	
Propagation Delay Time	t _{pd}	50% V _{IN} to 50% V _{OUT} , Turn OFF			2.5	μs	
(Resistive Load)		50% V _{IN} to 50% V _{OUT} , Turn ON		-	3.0	μs	
		100% V _{SENSE} to 50% V _{OUT} *			2.0	μs	
Thermal Shutdown	T,		_	175		°C	

^{*}Where $V_{\text{SENSE}} \geq V_{\text{THS}}/9.5$

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin.

APPLICATIONS

The UDN-2965W driver is intended for use as a free-running, pulse-width modulated, motor or solenoid driver.

The source and sink drivers are both turned on by a low level at the input. When the load current reaches the trip point (set by external resistors or internal default), the comparator output goes high and the source driver is turned OFF. The internal flyback diode then allows current to flow without further input from the power supply. An internal constant current sink reduces the trip point (hysteresis) until the decaying current reaches the lower threshold, when the comparator output goes low and the source driver is again turned on. Hysteresis percentage is a function of the external resistance R_H and is independent of the peak output load current set by R_T. The chopping frequency is asynchronous and a function of the system and circuit parameters, including load inductance, supply voltage, hysteresis setting, and switching speed of the driver.

Maximum load current and hysteresis percentage are determined by the user:

$$\begin{split} R_{H} &= 50 \, V_{REF} \, H \\ R_{T} &= \frac{R_{H} (10 \, I_{MAX} \, R_{S})}{V_{REF} \, - \, (10 \, I_{MAX} \, R_{S})} \end{split}$$

where $10 I_{MAX} R_S = V_{THS} = 0.6 \text{ to } 4.0 \text{ V}$


and H = desired hysteresis in percent.

Graphical solutions for R_H and R_T , with $V_{REF} = 5 \text{ V}$ and $R_S = 0.1 \Omega$, follow.

Pulling $V_{\rm THS}$ down to less than 0.4 V disables the source driver, turning the load off. With $V_{\rm THS}$ greater than 4.5 V, the hysteresis is fixed at (defaults to) between 5% and 10% and the peak load current is fixed at:

$$I_{MAX} = 0.4/R_S$$


TYPICAL WAVESHAPES




Dwg.No. A-12,415

APPLICATIONS (Continued)

$\begin{array}{c} \text{RESISTOR R}_{\text{H}} \text{ VALUE} \\ \text{AS A FUNCTION OF HYSTERESIS} \end{array}$




RESISTOR R_T VALUE AS A FUNCTION OF PEAK LOAD CURRENT



TYPICAL APPLICATION

BIPOLAR, PULSE-WIDTH MODULATED, STEPPER-MOTOR DRIVE



RH AND RT DETERMINE HYSTERESIS AND PEAK CURRENT

Dwg. No. B-1538

NOTE: Each of the drivers within the UDN-2965W includes an internal logic delay to prevent potentially destructive crossover currents within the driver during phase changes. However, never simultaneously enable both inputs in the full-bridge configuration: A destructive short-circuit to ground will result.

UDN-2985A AND UDN-2986A 8-CHANNEL SOURCE DRIVERS

FEATURES


- TTL, DTL, PMOS, or CMOS Compatible Inputs
- 300 mA Output Source Current Capability
- Transient-Protected Outputs
- 30 V Min. Output Breakdown Voltage
- Low ON Voltage Non-Darlington Drivers


R ecommended for applications requiring separate logic and load grounds, load supply voltage to +30 V, and load currents to 300 mA, UDN-2985A and UDN-2986A source drivers are used as interfaces between standard low-power digital logic and relays, solenoids, stepping motors, and LEDs.

Under normal operating conditions these devices will sustain 120 mA continuously for each of the eight outputs at an ambient temperature of +50°C and a supply of +15 V. All devices in this series incorporate input current limiting resistors and output transient suppression diodes.

The UDN-2985A driver is for use with +5 V logic systems—TTL, Schottky, TTL, DTL, and CMOS. The UDN-2986A is intended for MOS interface

PARTIAL SCHEMATIC DIAGRAM





(PMOS and CMOS) operating from supply voltages of 6 to 16 V. Both devices will maintain a maximum output OFF voltage of +30 V.

In all cases, the output is switched ON by an active high input level.

The UDN-2985A and UDN-2986A source drivers are supplied in 18-lead dual in-line packages. On special order, hermetically-sealed versions of these devices (with reduced package power dissipation capability) can also be furnished.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Driver Supply Voltage, V _S	30 V
Continuous Output Current, Iour	300 mA
Input Voltage, V _{IN}	20 V
Package Power Dissipation, Pp	2.2W*
Operating Temperature Range, T _A	$-20^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$
Storage Temperature Range, T _s	-55°C to $+150^{\circ}\text{C}$
*Derate at rate of 18 mW/°C above $T_A = 25$ °C.	

ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}\text{C}$, $V_S=30~\text{V}$ (unless otherwise noted)

		Applicable			Limits	
Characteristic	Symbol	Devices	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	Both	$V_{IN} = 0.4 \text{ V}, V_{OUT} = 0 \text{ V}$		-100	μΑ
Output Sustaining Voltage	V _{CE(SUS)}	Both	$ m V_{IN} = 0.4 V, I_{OUT} = -25 mA$	15		V
Output Saturation	V _{CE(SAT)}	UDN-2985A	$V_{IN} = 2.4 \text{ V}, I_{OUT} = -60 \text{ mA}$		1.1	٧
Voltage			$V_{IN} = 2.4 \text{ V}, I_{OUT} = -120 \text{ mA}$		1.2	٧
		UDN-2986A	$V_{IN} = 4.0 \text{ V}, I_{OUT} = -60 \text{ mA}$		1.1	٧
			$V_{IN}=4.0 V$, $I_{OUT}=-120 mA$		1.2	V
Input Current	I _{IN(ON)}	UDN-2985A	$V_{IN} = 2.4 V$		225	μΑ
`.			$V_{IN} = 5.0 V$		650	μΑ
		UDN-2986A	$V_{IN} = 4.0 V$		250	μΑ
			$V_{IN} = 15 V$		1150	μΑ
	I _{IN(OFF)}	Both	$V_{IN} = 0.4 V$		10	μΑ
Clamp Diode Leakage Current	l _R	Both	$V_R = 30 \text{ V}, T_A = 70^{\circ}\text{C}$		50	μΑ
Clamp Diode Forward Voltage	V _F	Both	$I_F = 120 \text{ mA}$		2.0	٧

COMMON-CATHODE LED DRIVER

UDN-2993B DUAL H-BRIDGE MOTOR DRIVER

FEATURES

- ± 600 mA Output Current
- Output Voltage to 40 V
- Crossover Current Protection
- TTL/NMOS/CMOS Compatible Inputs
- Low Input Current
- Internal Clamp Diodes
- Plastic DIP With Heat-Sink Tabs (Machine Insertable)


BRUSHLESS D-C or bipolar stepper motors to 40 V and 500 mA per phase are economically driven with the Type UDN-2993B dual H-bridge driver. Each of the pair of full-bridge drivers has separate input level shifting, internal logic, source and sink drivers in an H-bridge configuration, and internal clamp diodes.

The device provides an internally-generated deadtime to prevent crossover currents during changes in load-current phase. Monolithic, space-saving construction offers reliability unobtainable with discrete components.

Except for supply voltages, the two H-bridges are independent. The ENABLE function is provided for each bridge to allow pulse-width (chopper) modulation with the use of external comparators. The chopper-drive mode is characterized by low power-dissipation levels and maximum efficiency.

A PHASE input to each bridge determines loadcurrent direction. In addition, the emitters from each bridge are externally available to allow the addition of current-sensing circuitry.

The Type UDN-2993B integrated circuit is supplied in a 16-pin dual in-line plastic package with a copper lead frame for optimum power dissipation without a heat sink. The lead configuration allows automatic insertion, fits a standard integrated circuit socket or printed wiring board layout, and enables



easy attachment of a heat sink for maximum powerhandling capability. The heat-sink tabs are at ground potential and require no insulation.


A full-bridge bipolar driver with a current rating of ± 3.5 A is supplied as Type UDN-2952B. It is described in Sprague Engineering Bulletin 29319.

ABSOLUTE MAXIMUM RATINGS at $T_{TAB} \leq +70^{\circ}C$


Load Supply Voltage, V _{BB}
Logic Supply Voltage, V _{DD}
Logic Input Voltage Range,
V_{PHASE} or V_{ENABLE}
Output Current, I_{OUT}
Sink Driver Emitter Voltage, V _E
Package Power Dissipation, P _D See Graph
Operating Temperature Range, $T_A = -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, T $_{\rm S}$ $-$ 55°C to $+$ 150°C

NOTE: Output current rating may be limited by chopping frequency, ambient temperature, air flow, and heat sinking. Under any set of conditions, do not exceed the specified maximum current and a junction temperature of $+150^{\circ}$ C.

FUNCTIONAL BLOCK DIAGRAM (ONE OF TWO DRIVERS)



ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



To maintain isolation between integrated circuit components and to provide for normal transistor operation, the ground tab must be connected to the most negative point in the external circuit.

TRUTH TABLE

Enable Input	Phase Input	Output 1	Output 2
High	High	Low	High
High	Low	High	Low
Low	High	Low	Open
Low	Low	Open	Low

280

ns

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_BB = 40 V, V_DD = 5 V, V_E = 0 V, T_{1AB} \leq +70°C Figure 1 (unless otherwise noted)


				Lim	iits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Drivers						
Operating Voltage Range	V _{BB}		20	76. -	40	٧
Output Leakage Current	I _{CEX}	$V_{ENABLE} = 0.8 V$, $V_{OUT} = V_{BB}$, Note 2	-	<1.0	10	μΑ
	49 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A	$V_{ENABLE} = 0.8 \text{ V}, V_{OUT} = 0 \text{ V}, \text{ Note 2}$	_	<-1.0	-10	μΑ
Output Saturation Voltage	V _{CE(SAT)}	$V_{ENABLE} = 2.4 \text{ V}, I_{OUT} = 500 \text{ mA}$		1.6	1.8	V
		$V_{ENABLE} = 2.4 \text{ V}, I_{OUT} = -500 \text{ mA}$	-	1.6	2.0	٧
Output Sustaining Voltage	V _{CE(sus)}	$I_{OUT} = \pm 500$ mA, Figure 2, Note 2	40	50		٧
Motor Supply Current	I _{BB(ON)}	V _{ENABLE} = 2.4 V, Outputs Open, Note 2		1.0	3.0	mA
	I _{BB(OFF)}	V _{ENABLE} = 0.8 V, Outputs Open, Note 2	_	<1.0	10	μΑ
Source Driver Rise Time	t,	$I_{OUT}=-500$ mA, $V_{BB}=30$ V	_	250		ns
Source Driver Fall Time	t,	$I_{OUT} = -500 \text{ mA}, V_{BB} = 30 \text{ V}$	-	500		ns
Deadtime	t _d	$I_{OUT}=\pm500$ mA, $V_{BB}=30$ V		1.5		μs
Clamp Diode Forward Voltage	V _F	$I_{\rm F}=500~{ m ma}$		1.6	1.8	V
Control Logic (PHASE or ENABLE)						
Logic Input Current	I _{IN(1)}	V_{PHASE} or $V_{ENABLE} = 2.4 \text{ V}$		<1.0	10	μΑ
	I _{IN(0)}	V_{PHASE} or $V_{ENABLE} = 0.8 \text{ V}$		- 200	- 300	μΑ
Logic Input Voltage	V _{IN(1)}		2.4			٧
	V _{IN(0)}				0.8	٧
Logic Supply Current	l _{oo}			14	20	mA
Turn-on Delay Time	t _{pd0}	ENABLE Input to Source Drivers	<u></u>	75		ns

ENABLE Input to Source Drivers

Turn-off Delay Time

- NOTES: 1. Each driver is tested separately.
 2. Test is performed with V_{PHASE} = 0.8 V and then repeated for V_{PHASE} = 2.4 V.
 3. Negative current is defined as coming out of (sourcing) the specified device pin.

 t_{pd1}



TEST FIGURES




FIGURE 1





FIGURE 2

APPLICATIONS INFORMATION

- 1. The output waveform for a chopping frequency of 600 kHz, and a 50-ohm resistive load, is shown in Figure 3. With higher load resistances, the fall time may increase significantly.
- 2. While switching the PHASE input, the d-c crossover during each polarity transition is eliminated by means of the internally generated deadtime delay (t_d) . If the load is resistive, both outputs float during t_d . If the load is inductive, one output goes to $V_{BB} + V_F$ (clamp diode) while the other output goes to $-V_F$, quickly discharging the inductance.
- 3. The clamp-diode power loss at 30 kHz is 500 mW. This loss can be significantly reduced by paralleling the internal diodes with external high-speed diodes. Switching losses during the rise and, particularly, the fall transitions also limit the maximum frequency of operation with an inductive load.



Dwg. No. A-12,451

FIGURE 3


 $V_{\text{BB}}\,=\,30\,V$


 $R_L~=50~\Omega$

 $f = 600 \, \text{kHz}$

TYPICAL APPLICATION

2-PHASE BIPOLAR STEPPER MOTOR DRIVE (Chopper Mode)





UDN-2998W DUAL FULL-BRIDGE MOTOR DRIVER

FEATURES


- Output Current to 3 A (peak)
- Output Voltage of 50 V
- TTL, DTL, 5 V CMOS Compatible Inputs
- Integral Output Suppression Diodes
- V_{SENSE} Pin for Current Sensing
- Internal Thermal Shutdown Circuitry
- Cross Over Current Protected


The UDN-2998W is a dual full-bridge motor driver which accepts standard TTL, DTL, and 5 V CMOS inputs and drives loads up to 50 V and 2 amps/bridge.

The UDN-2998W is ideal for use in driving bidirectional d-c motors or solenoids, two phase stepper or brushless motors operating with continuous load currents of up to 2 A and peak start-up currents of 3 A.

These monolithic integrated circuits have extensive circuit protection. Each driver has a thermal shutdown network that disables load drive if package power dissipation ratings are exceeded. This device is crossover current-protected and internal diode transient suppression is provided on-chip.

FUNCTIONAL BLOCK DIAGRAM





Emitters of sink drivers have been pinned out for connection to external current-sensing resistors. For external PWM control an OUTPUT ENABLE for each bridge circuit has been provided which can be very useful in microprocessor control applications.


The UDN-2998W is packaged in a 12-pin single inline power tab package for higher power capabilities. Driving either of the bridges at the full 2 A d-c rating will require the use of an external heat-sink.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Output Voltage, V _{CF} 50 V
Power Supply, V _{BB} 50 V
Output Current, I _{out} (DC)
(РЕАК)
Package Power Dissipation, Pp (Free Air) 5.2 W*
Operating Temperature Range, $T_A = -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, T $_{ m s}$ $-$ 55°C to $+$ 150°C
*Derate at the rate of 41.6 mW/°C θ JA = 24°C, θ JC = 3°C/W.

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}$ C, $V_{BB} = 50 \text{ V}$

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Power Supply Voltage Range	V_{BB}		10	50	٧
Output Leakage Current	I _{CEX}	$V_{\text{out}} = 50 \text{ V}$	_	50	μΑ
Output Sustaining Voltage	V _{CE(SUS)}	$I_{OUT} = 2 \text{ A, L} = 3.5 \text{ mH}$	50		٧
Output Saturation	V _{CE(SAT)}	I _{out} = 2 A, Sink Driver	_	2.0	V
Voltage		$I_{\text{OUT}} = -2 \text{ A, Source Driver}$	_	2.0	٧
Clamp Diode Leakage Current	I _R	$V_R = 50 \text{ V}$	_	50	μΑ
Clamp Diode Forward Voltage	V _F	$I_F = 2 A$	_	2.0	٧
Input Voltage	V _{IN(0)}	$I_{OUT}=1.0$ A, OUTPUT ENABLE $=0$ V	0.8		٧
	V _{IN(1)}	$I_{OUT} = 1.0$ A, OUTPUT ENABLE $= 0$ V		2.0	V
Input Current	I _{IN(0)}	$V_{IN} = 0.8 \text{ V}$, All Inputs		100	μΑ
	I _{IN(1)}	V _{IN} = 2.0 V, All Inputs		10	μΑ
Supply Current	I _{BB}	Both Bridges ON, No Load		12	mA
Turn-On Delay	t _{on}	0.5 E _{IN} to 0.5 E _{OUT}		4.0	μs
Turn-Off Delay	t _{off}	0.5 E _{IN} to 0.5 E _{OUT}	_	1.0	μs



RELIABILITY OF SERIES ULN-2000A AND ULN-2800A HIGH-CURRENT DARLINGTON DRIVERS

THIS REPORT SUMMARIZES accelerated-life tests that have been performed on Series ULN-2000A and ULN-2800A integrated circuits and provides information that can be used to calculate the failure rate at normal junction operating temperatures.

INTRODUCTION

Product-reliability improvement is a continuous and evolving process at Sprague Electric Company. Ongoing life tests, environmental tests, and stress tests are performed to establish failure rates and monitor established process-control procedures. Failures are analyzed to determine design changes or process improvements that can be implemented to improve device reliability.

The reliability of integrated circuits can be measured by qualification tests, accelerated tests, and burn-in:

- Qualification testing is performed at an ambient temperature of +125°C for 1000 hours with an LTPD = 5 in accordance with MIL-STD-883B. This testing is normally conducted in response to a specific customer request or requirement. Qualification testing highlights design problems or gross processing problems, but does not provide sufficient data to generate accurate failure rates in a reasonable period of time.
- 2) Accelerated testing is performed at junction temperatures above +125°C and is used to generate failure-rate data.
- 3) Burn-in is intended to remove infant-mortality rejects and is conducted at +150°C for 96 hours or at +125°C for 168 hours. An analysis of test results from Sprague Electric's Double-Deuce™ burn-in program found 1.27% failures in more than 325,000 pieces tested in a recent time period. Most failures were due to slight parametric shifts. Catastrophic failures, which would cause user-equipment failure, were less than 0.1%.

ACCELERATED-LIFE TESTS

Sprague Electric performs accelerated-life tests on integrated circuits at junction temperatures of $+150^{\circ}\text{C}$ or $+175^{\circ}\text{C}$ at the recommended operating voltages. The internal power dissipation on some high-power circuits requires the ambient temperature to be lower than $+150^{\circ}\text{C}$ to keep the junction temperature between $+150^{\circ}\text{C}$ and $+175^{\circ}\text{C}$.

In these tests, failures are produced so that the statistical life distribution may be established. The distribution cannot be established without failures. High-temperature accelerated-life testing is necessary to accumulate data in reasonable time periods. It has been established that the failure mechanisms at all temperatures in these tests are identical. Temperatures above $+175^{\circ}$ C are not generally used for the following reasons:

- a) Industry-standard molding compounds degrade and release contaminants (halides) at approximately +200°C.
- b) Life-test boards constructed with materials capable of withstanding exposure to temperatures greater than +175°C have been deemed to be cost prohibitive.
- c) Increases in junction leakage currents may increase the power dissipation and device temperature to an indeterminant level.

Tables Ia and Ib contain data produced by life tests that were conducted at +150°C and +175°C. The data include the number of test samples, number of units in each sample, and the time periods during which failures occurred. The total time-ontest varies, with priority changes influencing alloca-

TABLE Ia
TEST RESULTS at $T_1 = +150^{\circ}C$

					HC	OURS ON TI	EST			
TEST Number	QTY.	90	150	300	600 Nume	1200 BER OF FAI	1800 LURES	2400	3000	5000
1	12	0	0	0	0	2	0		<u> </u>	
2	22	0	0	0	0	0	0	0	0	
3	22	0	0	0	0	0	0	0	0	
4	22	0	0	2	0	0	3	0	0	
5	22	0	0	0	0	0	0	0	0	
6	22	0	0	0	0	0	1	0	0	
7	12	0	0	0	0	0	0)	- 1	· .
8	12	0	0	0	0	0	0	·		
9	90	0	0 0	0	2	0	0	-		
10	12	0	0	0	0	0	0			
11	12	0	0	0 1	0	0	0		11 <u>- 22</u> 13	
12	12	0	0 1	0	0	0 1	0	0	0	10 <u></u>
13	12	0	0	0	0	0	0	0	0	
14	35	0	0	0	0	0	0	1	<u> </u>	- -
15	12	0	0 1	0	1	1	0	0	0	0
16	25	0	0	0	0	0 1				_
17	25	0	0	0	0	0			-	
TOTAL ON TEST		381	381	381	379	376	323	173	138	10
TOTAL FAILURES		0	0	2,2	3	3	4	1	0	0
TOTAL GOOD		381	381	379	376	373	319	172	138	10
P_s		1.00	1.00	0.995	0.992	0.992	0.988	0.994	1.00	1.00
Cumulative P _s		1.00	1.00	0.995	0.987	0.979	0.967	0.961	0.961	0.961
$P_f = 1 - P_s$		0	0	0.005	0.013	0.021	0.033	0.039	0.039	0.039
Cumulative % Failure	es	0	0	0.5	1.3	2.1	3.3	3.9	3.9	3.9

tion of oven and board space, as new products are introduced. The time intervals between test readings were chosen for ease of plotting on log-normal paper.

The acceleration factor calculated using the Arrhenius equation, and a 1 eV activation energy, is approximately $5 \times$ for each 25°C temperature rise in junction temperature and is multiplicative. This allows the data to be compared to qualification lifetest data by equating 40 hours at +175°C or 200 hours at +150°C to 1000 hours of qualification lifetest at +125°C.

The data at the bottom of Tables Ia and Ib were compiled by calculating the probability of success (P_s), the cumulative probability of success, the probability of failure (P_t) and the percentage of failed units in each time period.

The cumulative percent of failures is plotted on log-normal plotting paper in Figure 1. This paper has a logarithmic time-scale axis and a probability-scale axis. A log-normal distribution plots as a straight line. A line of best fit is drawn through the plotted

points and extended to determine the median lifetime at the 50% failure point. The mediam life at a junction temperature of $+150^{\circ}$ C is 1.6×10^{5} hours. At $+175^{\circ}$ C, the median lifetime is 3.0×10^{4} hours.

The log-normal distribution is commonly used because most semiconductor device data fit such a distribution.² When the median life has been found at the elevated temperature, it can be converted to the lower temperature of the actual application. The Arrhenius equation, which relates the reaction rate to temperature, is used to make this conversion.¹ The Arrhenius equation is:

$$V_r = V_r^{o} e^{-\epsilon/kT}$$

where $V_r^{\circ} = a$ constant

 ϵ = activation energy

k = Boltzmann's constant

T = absolute temperature in degrees Kelvin

An activation energy of 1.0 electron-volt was established by testing Series ULN-2000A, Series UDN-5710M, and Series UDN-2980A devices at

TABLE Ib TEST RESULTS at $T_1 = +175^{\circ}C$


					Н	OURS ON TE	EST			
TEST Number	QTY.	90	150	300	600 NUMI	1200 BER OF FAII	1800 LURES	2400	3000	5000
1	25	0	0	0	7					<u> </u>
2	25	0	0	0	0	0	0	0	, 41 <u>11, 144</u>	<u></u>
3	25	0	0	1	2	1	0	0	14 <u>-</u> 27.	
4	24	0	1	0	1	0	0	0	0 1	
5	19	0	0	0	0	0	0			
6	19	0	0	0	0	0	0			
7	12	0	0	2	3	2				_
8	12	0	0	0	0	0	16 <u>-</u> 3.			<u> </u>
9	12	0	0	0	0	0	0		1	<u></u>
10	18	0	0	0	0	0				<u> </u>
11	12	0	0	0	0	0	2	0	0	2
12	12	0	0	0	0	0	0		. 94 <u>1-2</u> 1-21	
13	12	1	0	0	0	0	0	0		
14	18	0	0	1	2	0	7	- <u></u> -		
15	12	1	0	0	0	0	0	<u> </u>	٠ <u>٠</u> ٠,	
16	12	0	0	0	0	0			_	
17	24	0	0	0	0	0	0			
18	12	0	1	0	1	0	0	0	0	<u></u> -
19	24	0	0	0	0	0	<u> </u>			
TOTAL ON TEST		329	327	325	321	287	213	99	42	10
TOTAL FAILURES		2	2	4	16	3	9	0	0	2
TOTAL GOOD		327	325	321	305	284	204	99	42	8
P _s		0.994	0.994	0.988	0.950	0.990	0.958	1.00	1.00	0.800
Cumulative P _s		0.994	0.988	0.976	0.927	0.917	0.879	0.879	0.879	0.703
$P_t = 1 - P_s$		0.006	0.012	0.024	0.073	0.083	0.121	0.121	0.121	0.300
Cumulative % Failures		0.6	1.2	2.4	7.3	8.3	12.1	12.1	12.1	30.0

multiple temperatures. Failure analysis of devices rejected during this testing of Series ULN-2000A and ULN-2800A also supports this activation energy, as failures were mainly due to increased leakages, reduced beta, and surface inversion.³

The median life-point is drawn on Arrhenius graph


paper in Figure 2. Arrhenius plotting paper gives a graphical solution, rather than a mathematical solution, to the problem of equivalent median lifetime at any junction temperature. A line drawn through +150°C and +175°C failure points has a slope corresponding to that of the 1.0 eV failure mechanism.

Figure 1 CUMULATIVE PERCENT OF FAILURES



3-197





Although not as statistically accurate as the median lifetime, the 5% failure point can be read from Figure 1. It is plotted in Figure 2.

The median life with lower junction temperatures can now be determined by using Figure 2. It must be emphasized that this is junction temperature and not ambient temperature. The temperature rise at the junction due to internal power dissipation must be taken into account using the formula:

$$T_J = P_D \theta_{JA} + T_A$$
 or $T_J = P_D \theta_{JC} + T_C$

The median lifetime, or 50% failure point, as determined in Figure 2, is approximately 100 years at +125°C or 1,000 years at +100°C junction temperature.

The approximate failure rate (FR) can be determined from FR = 1/Median Life, where Median Life is taken from Figure 2 at the intersection of the junction-temperature line and median-life plot. The actual instantaneous failure rate may be calculated using a Goldwaite plot.⁴ However, this approximation is very close. At +100°C the failure rate would be:

$$FR = 1/(8.8 \times 10^6 hours)$$

= 0.0011%/1000 hours = 11 FIT
where FIT = failures per 10° unit-hours

TABLE II SERIES ULN-2000A AND ULN-2800A FAILURE RATE

T, (°C)	Median Life (h)	Failure Rate (%/1000 h)	Failures In Time (No./10 ⁹ unit-hours)
125	1.0×10^{6}	0.010	100
100	8.8×10^{6}	0.0011	11
. 75	1.0×10^{8}	0.00010	1.0
50	8.8×10^{8}	0.000011	0.11

CONCLUSION

The relationship between temperature and failure rate is well documented and is an important factor in all designs. Load currents, duty cycle, and ambient temperature must be considered by the design engineer to establish a junction-temperature limit that provides failure rates within design objectives.

Figure 2 shows that a design with a junction temperature of $+100^{\circ}$ C, calcualted from internal power dissipation and external ambient temperature, would not reach the 5% failure point in 10 years. Lowering the junction temperature to $+70^{\circ}$ C increases the time to the 5% failure point to 300 years.

A complete sequence of environmental tests on Series ULN-2000A and ULN-2800A, including temperature cycle, pressure cooker, and biased humidity tests are continuously monitored to ensure that assembly and package technology remain within established limits.

These environmental tests and accelerated-life tests establish a base line for comparisons of new processes and materials.

REFERENCES

- 1) Manchester, K. E., and Bird, D. W., "Thermal Resistance: A Reliability Consideration," *IEEE Transactions*, Vol. CHMT-3, No. 4, 1980, pp. 580-587 (Sprague Technical Paper TP 80-2).
- 2) Peck, D. S., and Trapp, O. D., Accelerated Testing Handbook, Technology Associates, 1978, pp. 2-1 through 2-6.
- 3) ibid., p. 6-7.
- 4) Goldwaite, L. R., "Failure Rate Study for the Log-Normal Lifetime Model," *Proceedings of the 7th Symposium on Reliability and Quality Control*, 1961, pp. 208-213.

Knowing 'inductive logic' keeps power interface ICs alive and switching

When it comes to inductive loads, keeping within a few critical specifications and good design practices protect chips from premature burnout.

ntegrated circuits that carry both logic and bipolar power devices—whether for driving print hammers, servos, steppers, relays, or brushless dc motors—are going a long way toward consolidating industrial-control electronics. Though these power interface ICs greatly simplify the system designer's task, they must be implemented carefully when they operate an inductive load.

To do so, the engineer must fully understand how the device's fundamental specifications relate to that inductive load, ensuring that the chip's breakdown limits are never exceeded. For example, the designer must be able to distinguish between the vaguely similar but quite different output-voltage specifications and know how to clamp transients since they cannot be prevented. The limitations and idiosyncrasies of ever-present parasitic elements also need to be well understood if the device is to operate flawlessly.

The biggest roadblocks to successful circuit design are two frequently misunderstood specifications. The first is the power interface chip's

maximum output voltage, $V_{\rm CEX}$. In most cases, this parameter approximates $BV_{\rm CBO}$, the minimum collector-base breakdown voltage with the emitter lead open. The actual designation would be $BV_{\rm CEX}$, which denotes that there is a standard resistance in the emitter lead. It should not be exceeded at any time, especially if the load is inductive.


The maximum collector-base breakdown value for a given IC is confirmed by applying a voltage to the device's output to measure its maximum leakage current, which is specified in the data sheet. Operating any load above the voltage that may produce the maximum leakage current is thus unsafe. Even with resistive loads, the user may encounter occasional trouble if the load line is steep. Trouble occurs because the line may cross the point equal to the minimum collector-emitter sustaining voltage.

The second fundamental specification, $V_{\rm (CE)}$ (sus), is the greatest voltage that the chip can sustain under worst-case conditions. This limit is determined by the minimum collector-emitter voltage for a specified output current. It can also be measured with a coil dump test, in which the IC's output is switched off and its output voltage measured. Generally, the first test is done at 5% to 10% of the nominal output current for a given application. The coil test is often run at a high output current and for a specified inductance. Either of these conditions will satisfactorily confirm a device's minimum


Reprinted by permission from the March 14, 1985 issue of Electronic Design, Copyright © 1985 by Hayden Publishing Co., Inc., Hasbrouck Heights, NJ.

output-sustaining voltage.

Switching inductive loads with interface ICs, then, demands careful attention to both the device's load line and the guaranteed output-



1. The limits of power interface chips are more likely to be exceeded when operating inductive loads due to the reactive voltages generated by switching. Also, the collector-emitter potential may be above the supply voltage. Thus designs must ensure the dc operating voltage stays below the device's minimum sustaining voltage, $V_{\rm CE}$ (sus), for a given quiescent load current. In no case should its maximum output voltage, $V_{\rm CEX}$, be exceeded.



2. Arranging a zener-diode network in series to clamp a power interface chip's output allows its flyback voltage to rise above the supply voltage, enabling the device to be turned off faster (a). When poorly regulated supply voltages power a circuit that drives multiple devices whose voltage transients exceed the chip's capability, a parallel configuration is preferred (b).

sustaining voltage. With inductive loads, reactive voltages often greatly exceed the source voltages when the chip is switched off (Fig. 1). The source voltage is clamped off to a safe value with fly-back diodes that are effectively shunted across the inductive load and are often internal to the device. Without such protection, or that offered by resistor-capacitor snubbing networks, the high voltage that results from switching the coil will likely damage or destroy the device. Unfortunately, internal protection alone is often insufficient, and external clamping circuitry must be added.

Of great concern to the designer is that insufficient output protection may result in gradual—and thus hard to detect—secondary breakdown. Particularly hardy power interface chips may seem to stand up well to occasional transients in excess of 100 V for a load supply voltage of 12 V; that is, until they suddenly fail.

When fast switching is a must, it is generally only achieved with a circuit that allows the output voltage to rise fast and exceed the supply voltage. For such approaches, other schemes must be used. Typically, both external zener diodes and resistors should be employed. Together, they furnish inexpensive protection. Zener diodes, however, are often used alone.

Dropping the resistor

The reason for this apparent omission is obvious once it is realized that the fly-back voltage is not only a function of current and resistance but also of the number of outputs switching off at any time. Only well-defined or simultaneous switching sequences are suitable for resistors; without either, the magnitude of the voltage transient produced is difficult to determine. Some industrial timing circuits may be both low-speed and predictable; unfortunately, random switching is the rule rather than the exception.

Zener diodes, on the other hand, do not suffer from that limitation. The voltage rating for a series arrangement (Fig. 2a) is determined by:

$$V_z = V_{CE}(sus) - V_{supply} - V_{F}$$

where $V_{\rm F}$ is the diode's forward-voltage drop. Thus for an IC with a sustaining voltage of 35 V, a 15-V supply, and a diode drop of 2 V, the maximum zener value is 18 V. For designs that use

3

many power ICs for multiple loads, it is often practical to work with multiple zener diodes with lower power and maximum current ratings. That avoids the cost of power devices and sidesteps their need for heat sinks.

Zener diodes can be placed in parallel across the output as well (Fig. 2b). In this case, the zener voltage must be slightly below the minimum sustaining voltage. Automotive systems, for one, typically employ internal 30- to 35-V clamps in their interface chips because such operations as "jump starting" two or three 12-V batteries precludes the series approach. A setup exhibiting an unregulated supply voltage, which varies considerably, may also necessitate the parallel clamping approach.

Beyond staying within the chip's maximum voltage rating, the designer's second major concern is avoiding problems created by inherent parasitic elements. In the early days of the TTL device and its gold-doped low-resistivity silicon, parasitic problems were virtually non-existent. (Adding gold to improve circuit speed effectively killed parasitic elements.) Linear bipolar ICs and a wider range of power loads make parasitic concerns much more of an issue. The vast majority of today's chips are junction-


isolated ICs and they all demonstrate such unwanted by-products inherent in their fabrication processes.

The most common parasites pertaining to inductive loads are the vertical pnp and lateral npn transistors that are created by a device's protection circuitry. The internal fly-back diode of a power interface chip, for instance, becomes a low-gain transistor (Fig. 3).

Most circuits are not affected by this parasitic transistor, unless the switching frequency is above the audio range. Curiously enough, many of the problems are related to power dissipation. The parasitic transistor often draws considerable power, thus raising the chip's temperature, even when the transistor's gain is below unity.

Minimizing the problem

Where practical, lowering the supply voltage and decreasing the pulse repetition rate will minimize the trouble. When high switching rates and maximum source voltages are necessary, the best technique is to place a discrete diode across the devices' output stage, between collector and the supply line (or to ground if zener clamping is used). A discrete diode, with



3. The interface IC's fly-back diode almost always creates a parasitic transistor (T) at the device's output. Further, substrate currents form a transistor across the diodes that isolate various junctions of the chip. Moreover, parasitic diodes at the inputs also are common. Adding external protection diodes at both the input and output eliminates many undesired circuit operations such as false triggering. Further, it may well prevent the device from being destroyed by the positive feedback currents that are occasionally generated.

its lower forward-voltage drop, effectively shunts the fly-back diode and will conduct most of the current during clamping.

Less troublesome, but still of concern, are the lateral parasitics that may cause circuit anomalies and malfunctions. In many stepper motors particularly, the transformer action of the motor windings produces undesirable substrate currents into the IC. In effect, a negative voltage is applied at the device's output, and current is injected into its substrate.

The problem is exacerbated by the IC's junction isolation, which produces a parasitic transistor across the isolation diodes (the transistor's base lead is connected at their junction). Frequently, current injected into the device's output is sufficient to create formidable substrate currents, thus turning all lateral transistors on.


As a result, the device's leakage current may increase, and the chip may be inadvertently activated. In extreme cases, positive feedback causes the IC to destroy itself. Circuits employing small low-current stepper motors are not generally a problem, since the substrate cur-

rent is seldom sufficient to turn on the transistor. In high-current applications, however, putting a discrete diode across the output device's collector-ground junction will cure the problem.

A parasitic diode exists at the input circuit to most power interface chips. In many instances, it may hinder circuit operation when a negative voltage is applied to the input, since substrate currents may be created. Connecting a discrete back-biased diode directly between input and ground diverts current away from the substrate. Provisions should be made, though, for limiting the current if the input state is to be pulled to voltages well below ground.

Turning it over

Employing power interface ICs to drive motors demands adherance to four basic design rules. First, if the device is without internal protection, diodes must be added to clamp both positive and negative overshoots caused by inductive loads. Second, if the device is protected with internal clamps, external diodes could be added. That not only serves as insur-



4. Following simple clamping and driving rules ensures trouble-free operation. Four diodes protect and properly commutate a chip that drives a two-way dc motor (a). Alternatively, two diodes protect a pulse-width modulated dc motor circuit from damage (b). In both cases, input signals should be appropriately skewed. When transistors are used as intermediate drivers, the clamping circuitry should be placed as closely to the motor as possible.


ance but eliminates the effects of parasitic elements, which occasionally trigger or even destroy the chip. Third, in balanced-drive arrangements, complementary input signals should be appropriately skewed. Doing so avoids crossover currents that may cause excessive heating and reduce available output current. Finally, when it is unclear if the interface chip furnishes suitable drive to the motor—or if it is difficult to damp the effects of parasitics at high outputs—discrete bipolar transistors and appropriate clamping may be the solution. The transistors driven by the chip, in turn power the motor.

Consider a dc motor circuit driven by a 1.5-A quad Darlington device that uses four discrete diodes for protection and commutation (Fig. 4a). The configuration, which employs a so-called bipolar, or bridge arrangement, allows the motor to turn either clockwise or counterclockwise.

Half bridge operation

Alternatively, the half-bridge motor driver run by a pair of chips also makes possible bipolar operation (Fig. 4b). Further, speed is controlled by a pulse-width-modulated waveform. Clamping diodes on either side of the motor take care of the problems caused when the motor changes direction. And with minimal modification, the driving circuitry accommodates ac motors as well. More specifically, no clamping diode is required between pin 4 of each device and ground. The designer need only build circuitry to control the speed of the motor; no circuitry for defining its direction is required. As before, pins 2 and 5 of each device accept complementary driving signals.

Where intermediate, or discrete, bipolar transistors drive a dc motor, it is always best to install any clamping or commutating diodes close to the motor itself. Otherwise, inductive undershoots or overshoots may find their way through the transistors, triggering or damaging them or the power interface chip.



HIGH-VOLTAGE INTERFACE DRIVERS	2
HIGH-CURRENT INTERFACE DRIVERS	3
BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	4
MILITARY AND AEROSPACE DEVICES] 5
RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
VIDEO AND TELEVISION INTEGRATED CIRCUITS	7
AUDIO POWER AMPLIFIERS	8
HALL EFFECT DEVICES	9
TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	
CUSTOM DEVICES	
PACKAGE INFORMATION	F

GENERAL INFORMATION



SECTION 4-BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS

UCN-4202A and 4203A Stepper-Motor Translator/Drivers	Selection Guide		. 4-42
UCN-4204B and 4205B 2-Phase 1.25 A Stepper Motor Translator/Drivers UCN-4401A 4-Bit Latched Driver UCN-4801A Bit Latched Driver UCN-4807A and UCN-4808A Addressable Latched Drivers UCN-4807A and UCN-4808A Addressable Latched Drivers UCN-4810A and 4810A-1 10-Bit, Serial-In, Latched Driver UCN-4810A and 4810A-1 10-Bit, Serial-In, Latched Drivers UCN-4810A BiMOS Latch/Source Driver See UCN-5810/ UCN-4821A through 4823A 8-Bit Serial-In, Latched Drivers UCN-4821A through 4823A 8-Bit Serial-Inp, Latched Drivers UCN-5800A and 5810A-1 10-Bit Serial-Input Latched Drivers UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Drivers UCN-5811A 12-Bit Serial-Input Latched Drivers UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers UCN-5813B and 5818A-1 32-Bit Serial-Input, Latched Drivers UCN-5815A and 5815A-1 32-Bit Serial-Input, Latched Driver UCN-5815B and 5818A-1 32-Bit Serial-Input, Latched Driver UCN-5815B and 5826B 4-Bit Serial-Input, Latched Driver UCN-5820/C 32-Bit Serial-Input, Latched Driver UCN-5820/C 32-Bit Serial-Input, Latched Drivers UCN-5832A/C 32-Bit Serial-Input, Latched Drivers UCN-5832A/C 32-Bit Serial-Input, Latched Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Drivers UCN-5830A/C 32-Bit Serial-Input, Latched Driver UCN-5830A/C 32-Bit Serial-Input, Latched Driver UCN-5830A/C 32-Bit Serial-Input, Latched Driver UCN-5830A/C 32-Bit Serial-Input, Latched	IICN_4202A and 4203A Stannar_Motor Translator/Drivers		-
UCN-4801A 8-Bit Latched Driver UCN-4805A BiMOS Latched Decoder/Driver UCN-4805A BiMOS Latched Decoder/Driver UCN-4805A and UCN-4808A Addressable Latched Drivers UCN-4810A and 4810A-1 10-Bit, Serial-In, Latched Driver UCN-4815A BiMOS Latch/Source Driver UCN-4815A BiMOS Latch/Source Driver UCN-4815A BiMOS Latch/Source Driver UCN-4815A BiMOS Latch/Source Driver See UCN-5810A UCN-4815A BiMOS Latch/Source Driver See UCN-5810A UCN-4821A through 4823A 8-Bit Serial-In, Latched Drivers See UCN-5821A UCN-5800A and 5801A High-Speed Latched Drivers UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Drivers UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Drivers UCN-5811A 12-Bit Serial-Input Latched Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched Source Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched Source Drivers UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers UCN-5815A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-55 UCN-5815A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-55 UCN-5821A through 5823A 8-Bit Serial-Input, Latched Driver 4-55 UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers 4-61 UCN-5833A/C/CP 32-Bit Serial-Input, Latched Saturated Sink Drivers 4-61 UCN-5833A/C/CP 32-Bit Serial-Input, Latched Darington Sink Drivers 4-75 UCN-5851A/CP and 5852A/CP 32-Bit Serial-Input, TFEL Column Drivers 4-77 UCN-5851A/CP and 5854A/CP 32-Bit Serial-Input, TFEL Column Drivers 4-78 UCN-5803A/B and 5891A/B 8-Bit Serial-Input, TFEL Column Drivers 4-79 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, TFEL Column Drivers 4-79 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, TFEL Column Drivers 4-79 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, TFEL Column Drivers 4-79 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, TFEL Column Drivers 4-79 UCN-5890A/B 8-Bit Latched Driver with Read Back 4-79 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, TFEL Column Drivers 4-80 UCN-5901A 8-Bit Latched Driver with Read Back 4-79 UCN-5901A 8-Bit Latched Driver with Read Back 4-79 UCN-5901A 8-Bit Latched Driver With Read Back 4	IICN-4204R and 4205R 2-Phase 1 25 A Stenner Motor Translator/Drivers		Δ-Δ
UCN-4801A 8-Bit Latched Driver See UCN-5801/ UCN-4805A BiMOS Latched Decoder/Driver			
UCN-4805A BiMOS Latched Decoder/Driver UCN-4807A and UCN-4808A Addressable Latched Drivers UCN-4810A and 4810A-1 10-Bit, Serial-In, Latched Driver UCN-4815A BiMOS Latch/Source Driver. See UCN-5816/ UCN-4821A through 4823A 8-Bit Serial-In, Latched Drivers UCN-5800A and 5810A-1 10-Bit Serial-Input Latched Drivers UCN-5800A and 5810A-1 10-Bit Serial-Input Latched Drivers UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Drivers UCN-5811A 12-Bit Serial-Input Latched Drivers UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched Source Drivers UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers UCN-5816A 16-Bit, Addressable, Latched Sink Driver UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver UCN-581BA and 5818B-1 32-Bit Serial-Input, Latched Driver UCN-5821A through 5823A 8-Bit Serial-Input, Latched Driver UCN-5825B and 5826B 4-Bit Serial-Input, Latched Driver UCN-5832A/C 32-Bit Serial-Input, Latched Source Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched Driver UCN-5833A/C/EP 32-Bit Serial-Input, Latched Drivers UCN-5855A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5853A/C/EP 34-Bit Latched Driver with Read Back UCN-5890A/B and 5891A/B 8-Bit Serial-Input, TFEL Column Drivers UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5900A 4-Bit Latched Driver with Read Back UCN-5900A 4-Bit Latched 150 V Driver 4-85 UCN-5900A 8-Bit Latched 150 V Driver 4-86 UCN-5900A 8-Bit Latched 150 V Driver 4-87 UCN-5900A 8-Bit Latched Source Drivers 4-87 UCN-5900A 8-Bit Latched Source Drivers 4-88 UCN-5900A B-Bit Latched Source Orivers 4-89 UCN-5900A B-Bit Latched Source Orivers 4-89 UCN-5900A 8-Bit Latched Source Orivers 4-89 UCN-5900A 8-Bit Latched Source Orivers 4-89 UCN-5900			
UCN-4807A and UCN-4808A Addressable Latched Driver See UCN-5810/UCN-4810A and 4810A-1 10-Bit, Serial-In, Latched Driver See UCN-5810/UCN-4815A BiMOS Latch/Source Driver UCN-4815A BiMOS Latch/Source Driver See UCN-5815/UCN-5810A and 5801A High-Speed Latched Drivers See UCN-5821/UCN-5800A and 5801A High-Speed Latched Drivers 4-4 UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Driver -4-5 UCN-5811A 12-Bit Serial-Input Latched Driver -4-5 UCN-5813B and 5812A-1 20-Bit Serial-Input Latched Drivers 4-5 UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers 4-5 UCN-5813B and 5815A-1 8-Bit High-Speed Latched Source Drivers 4-5 UCN-5816A 16-Bit, Addressable, Latched Sink Driver 4-5 UCN-5816A 16-Bit, Addressable, Latched Sink Driver 4-5 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-5 UCN-5825B and 5826B 4-Bit Serial-Input, Latched Drivers 4-6 UCN-5832A/C 32-Bit Serial-Input, Latched Drivers 4-6 UCN-5832A/C 32-Bit Serial-Input, Latched Darlington Sink Drivers 4-6 UCN-5833A/CFP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers 4-6 UCN-5834A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Column Drivers 4-7 UCN-583BA Brit Serial-Input, Latched Source Drivers 4-7 UCN-			
UCN-4810A and 4810A-1 10-Bit, Serial-In, Latched Driver See UCN-5810/UCN-4815A BiMOS Latch/Source Driver See UCN-5810/UCN-4815A BiMOS Latch/Source Driver See UCN-5810/UCN-4821A through 4823A 8-Bit Serial-In, Latched Drivers 4-4 UCN-5800A and 5801A High-Speed Latched Drivers 4-4 4-4 UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Driver -4-5 UCN-5811A 12-Bit Serial-Input Latched Driver -7 UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers 4-5 UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers 4-5 UCN-5813B and 5814B 4-Bit High-Speed Latched Source Drivers 4-5 UCN-5816A 16-Bit, Addressable, Latched Sink Driver 4-5 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-5 UCN-5821A through 5823A 8-Bit Serial-Input, Latched Driver 4-5 UCN-5825B and 5826B 4-Bit Serial-Input, Latched Jes Drivers 4-6 UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers 4-6 UCN-5833A/C/EP 32-Bit Serial-Input, Latched Driver with Serial-Input, Latched Drivers 4-6 UCN-5833A/C/EP 32-Bit Serial-Input, Latched High-Voltage Drivers 2-7 UCN-5851A/EP and 5854A/EP 32-Bit Serial-Input, Latched Driver 4-7 UCN-5890A/B and 5891A/B 3-Bit Serial-Input, L	UCN-4807A and UCN-4808A Addressable Latched Drivers		1
UCN-4815A BiMOS Latch/Source Driver See UCN-5815/UCN-4821A through 4823A 8-Bit Serial-In, Latched Drivers See UCN-5811A UCN-5800A and 5801A High-Speed Latched Drivers 4-4 UCN-5800A and 5801A High-Speed Latched Drivers 4-4 UCN-5811A 12-Bit Serial-Input Latched Drivers 4-5 UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers 4-5 UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers 4-5 UCN-5813B and 5815A-1 8-Bit High-Speed Latched Source Drivers 4-5 UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers 4-5 UCN-5815A and 5815A-1 8-Bit High-Speed Latched Sink Driver 4-5 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-5 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-5 UCN-5825B and 5826B 4-Bit Serial-Input, Latched High-Voltage Drivers -7 UCN-5825B and 5826B 4-Bit Serial-Input, Latched Salurated Sink Drivers 4-6 UCN-5832A/C 32-Bit Serial-Input, Latched High-Voltage Drivers -7 UCN-5840A through 5843A 8-Bit Serial-Input, Latched High-Voltage Drivers -7 UCN-5851A/CP and 5852A/CP 32-Bit Serial-Input, Latched Driver -7 UCN-5853A/P and 5852A/P 32-Bit Serial-Input, Latched Driver -7 UCN-5803A			
UCN-4821A through 4823A 8-Bit Serial-In, Latched Drivers See UCN-5821A UCN-5800A and 5801A High-Speed Latched Drivers 4-45 UCN-5811A 12-Bit Serial-Input Latched Driver -50 UCN-5811A 12-Bit Serial-Input Latched Driver -50 UCN-5811A 12-Bit Serial-Input Latched Drivers -50 UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers -4-50 UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers 4-50 UCN-5816A 16-Bit, Addressable, Latched Sink Driver -4-50 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver -4-50 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver -4-50 UCN-5818A and 5826B 4-Bit Serial-Input, Latched High-Voltage Drivers -7-50 UCN-5825B and 5826B 4-Bit Serial-Input, Latched Privers -7-60 UCN-5825B and 5826B 4-Bit Serial-Input, Latched Drivers -7-60 UCN-5832A/C 32-Bit Serial-Input, Latched Drivers -7-60 UCN-5840A through 5843A 8-Bit Serial-Input, Latched Drivers -7-70 UCN-5840A through 5843A 8-Bit Serial-Input, TFEL Row Drivers -7-70 UCN-5851A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Row Drivers -7-70 UCN-5895A B-Bit Latched Driver with Read Back -7-70 UCN-5890A B-Bit Serial-Input, Latche			
UCN-5800A and 5801A High-Speed Latched Drivers 4-45 UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Drivers 4-50 UCN-5811A 12-Bit Serial-Input Latched Driver -7 UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers 4-50 UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers 4-50 UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers 4-50 UCN-5816A 16-Bit, Addressable, Latched Sink Driver 4-50 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-50 UCN-5821A through 5823A 8-Bit Serial-Input, Latched High-Voltage Drivers -7 UCN-582B and 5826B 4-Bit Serial-Input, Latched High-Voltage Drivers -7 UCN-5832A/C 32-Bit Serial-Input, Latched Darlington Sink Drivers 4-60 UCN-5840A through 5843A 8-Bit Serial-Input, Latched High-Voltage Drivers -7 UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers -7 UCN-5851A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers -7 UCN-5890A B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers -7 UCN-5890A B-Bit Serial-Input, Latched Source Drivers -7 UCN-5891DA B-Bit Latched Driver with Read Back -7 UCN-5900A 4-Bit Latched 150 V Driver -8 UCN-5901			
UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Driver UCN-5811A 12-Bit Serial-Input Latched Driver UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Driver UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched Source Drivers UCN-5816A 16-Bit, Addressable, Latched Sink Driver UCN-5816A 16-Bit, Addressable, Latched Sink Driver UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver UCN-5821A through 5823A 8-Bit Serial-Input, Latched High-Voltage Drivers UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers UCN-5823A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers UCN-5832A/C 32-Bit Serial-Input, Latched Darlington Sink Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched High-Voltage Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5881EP 8-Bit Latched Driver with Read Back UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5900A 4-Bit Latched Driver with Read Back UCN-5900A 4-Bit Latched 150 V Driver UCN-5901A 8-Bit Latched 150 V Driver 4-83 UCN-5901A 8-Bit Serial-Input, 150 V Latched Driver Sprague BiMOS — Muscle for the Microprocessor			
UCN-5811A 12-Bit Serial-Input Latched Driver UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers UCN-5816A 16-Bit, Addressable, Latched Source Drivers UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver UCN-5821A through 5823A 8-Bit Serial-In, Latched High-Voltage Drivers UCN-5825B and 5826B 4-Bit Serial-Input, Latched Jorivers UCN-5825B and 5826B 4-Bit Serial-Input, Latched Saturated Sink Drivers UCN-5832A/C 32-Bit Serial-Input, Latched Darlington Sink Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched High-Voltage Drivers UCN-5840A through 5843A 8-Bit Serial-Input, Latched High-Voltage Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5990A 4-Bit Latched 150 V Driver UCN-5990A 8-Bit Latched 150 V Driver 4-83 UCN-5901A 8-Bit Latched 150 V Driver 4-84 UCN-5901A 8-Bit Latched 150 V Driver 4-85 UCN-5910A 10-Bit Serial-Input, 150 V Latched Drivers 4-86 Application Note: Sprague BiMOS — Muscle for the Microprocessor Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-95 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883	UCN-5810A and 5810A-1 10-Bit Serial-Input Latched Drivers		. 4-50
UCN-5812A and 5812A-1 20-Bit Serial-Input Latched Drivers UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers 4-56 UCN-5816A 16-Bit, Addressable, Latched Sink Driver UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-50 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver 4-50 UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver UCN-5821A through 5823A 8-Bit Serial-Input, Latched High-Voltage Drivers 4-50 UCN-5832B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers 4-61 UCN-5832A/C 32-Bit Serial-Input, Latched Saturated Sink Drivers 4-60 UCN-5833A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers 4-67 UCN-5840A through 5843A 8-Bit Serial-Input, TFEL Row Drivers 4-77 UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers 4-77 UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers 4-77 UCN-5895A 8-Bit Latched Driver with Read Back 4-77 UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-87 UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-87 UCN-5900A 4-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Serial-Input, 150 V Latched Driver 4-88 Application Note: Sprague BiMOS — Muscle for the Microprocessor 7 Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-87 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883			
UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers UCN-5816A 16-Bit, Addressable, Latched Sink Driver UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver UCN-5821A through 5823A 8-Bit Serial-Input, Latched High-Voltage Drivers UCN-5825B and 5826B 4-Bit Serial-Input, Latched High-Voltage Drivers UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers UCN-5832A/C 32-Bit Serial-Input, Latched Saturated Sink Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers UCN-5833A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers UCN-5831A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, Latched Source Drivers UCN-5895A 8-Bit Serial-Input, Latched Source Drivers UCN-5895A 8-Bit Serial-Input, Latched Source Drivers UCN-5900A 4-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5901A 10-Bit Serial-Input, 150 V Latched Driver 4-87 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-88 Application Note: Sprague BiMOS — Muscle for the Microprocessor Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-93 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883			
UCN-5816A 16-Bit, Addressable, Latched Sink Driver	UCN-5813B and 5814B 4-Bit High-Speed Latched 1.5 A Drivers		. 4-54
UCN-5818A and 5818A-1 32-Bit Serial-Input, Latched Driver	UCN-5815A and 5815A-1 8-Bit High-Speed Latched Source Drivers		. 4-56
UCN-5821A through 5823A 8-Bit Serial-In, Latched High-Voltage Drivers UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers 4-60 UCN-5832A/C 32-Bit Serial-Input, Latched Saturated Sink Drivers 4-67 UCN-5833A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers UCN-5840A through 5843A 8-Bit Serial-In, Latched High-Voltage Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers 4-73 UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers UCN-5881EP 8-Bit Latched Driver with Read Back 4-75 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers 4-77 UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-83 UCN-5900A 4-Bit Latched 150 V Driver 4-84 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-86 Application Note: Sprague BiMOS — Muscle for the Microprocessor Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-95 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883	UCN-5816A 16-Bit, Addressable, Latched Sink Driver		. 4-59
UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers			
UCN-5832A/C 32-Bit Serial-Input, Latched Saturated Sink Drivers 4-67 UCN-5833A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers 7 UCN-5840A through 5843A 8-Bit Serial-In, Latched High-Voltage Drivers 7 UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers 4-73 UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers 7 UCN-5881EP 8-Bit Latched Driver with Read Back 4-75 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers 4-73 UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-83 UCN-5900A 4-Bit Latched 150 V Driver 4-83 UCN-5901A 8-Bit Latched 150 V Driver 4-83 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-83 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-83 Application Note: Sprague BiMOS — Muscle for the Microprocessor 7 Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-95 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883	UCN-5821A through 5823A 8-Bit Serial-In, Latched High-Voltage Drivers		,
UCN-5833A/C/EP 32-Bit Serial-Input, Latched Darlington Sink Drivers UCN-5840A through 5843A 8-Bit Serial-In, Latched High-Voltage Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers UCN-5881EP 8-Bit Latched Driver with Read Back UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5895A 8-Bit Serial-Input, Latched Source Drivers UCN-5895A 8-Bit Serial-Input, Latched Source Drivers UCN-5900A 4-Bit Latched 150 V Driver 4-83 UCN-5901A 8-Bit Latched 150 V Driver 4-83 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-83 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-85 Application Note: Sprague BiMOS — Muscle for the Microprocessor Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-95 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883	UCN-5825B and 5826B 4-Bit Serial-Input, Latched 2 A Drivers	,	. 4-61
UCN-5840A through 5843A 8-Bit Serial-In, Latched High-Voltage Drivers UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers UCN-5881EP 8-Bit Latched Driver with Read Back UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5895A 8-Bit Serial-Input, Latched Source Drivers UCN-5895A 8-Bit Serial-Input, Latched Source Drivers UCN-5900A 4-Bit Latched 150 V Driver 4-83 UCN-5901A 8-Bit Latched 150 V Driver 4-84 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-85 Application Note: Sprague BiMOS — Muscle for the Microprocessor Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-95 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883			
UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers 4-73 UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers 2 UCN-5881EP 8-Bit Latched Driver with Read Back 4-75 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers 4-77 UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-83 UCN-5900A 4-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-83 Application Note: Sprague BiMOS — Muscle for the Microprocessor 1 Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-91 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883 1			
UCN-5853A/EP and 5854A/EP 32-Bit Serial-Input, TFEL Column Drivers UCN-5881EP 8-Bit Latched Driver with Read Back UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers UCN-5895A 8-Bit Serial-Input, Latched Source Drivers UCN-5900A 4-Bit Latched 150 V Driver 4-83 UCN-5901A 8-Bit Latched 150 V Driver 4-83 UCN-5901A 8-Bit Latched 150 V Driver 4-83 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-83 Application Note: Sprague BiMOS — Muscle for the Microprocessor Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-93 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883			
UCN-5881EP 8-Bit Latched Driver with Read Back 4-75 UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers 4-77 UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-83 UCN-5900A 4-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-85 Application Note: Sprague BiMOS — Muscle for the Microprocessor 1 Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-91 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883 1	UCN-5851A/EP and 5852A/EP 32-Bit Serial-Input, TFEL Row Drivers		. 4-73
UCN-5890A/B and 5891A/B 8-Bit Serial-Input, Latched Source Drivers 4-77 UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-83 UCN-5900A 4-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-89 Application Note: Sprague BiMOS — Muscle for the Microprocessor 7 Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-91 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883			
UCN-5895A 8-Bit Serial-Input, Latched Source Drivers 4-83 UCN-5900A 4-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-85 Application Note: Sprague BiMOS — Muscle for the Microprocessor 1 Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-91 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883 1			
UCN-5900A 4-Bit Latched 150 V Driver 4-87 UCN-5901A 8-Bit Latched 150 V Driver 4-87 UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver 4-85 Application Note: Sprague BiMOS — Muscle for the Microprocessor 1 Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers 4-91 BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers 4-95 See Also: BiMOS Power Drivers to MIL-STD-883 1			
UCN-5901A 8-Bit Latched 150 V Driver			
Application Note: Sprague BiMOS — Muscle for the Microprocessor Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers See Also: BiMOS Power Drivers to MIL-STD-883			
Application Note: Sprague BiMOS — Muscle for the Microprocessor			
Sprague BiMOS — Muscle for the Microprocessor	UCN-5910A 10-Bit Serial-Input, 150 V Latched Driver		. 4-89
Sprague BiMOS — Muscle for the Microprocessor			
Reliability of Series UCN-4800A and UCN-5800A BiMOS Drivers			
BiMOS II High-Speed Interface ICs for Peripheral and Power Drivers	Sprague BIMUS — Muscle for the Microprocessor		4.01
See Also: BiMOS Power Drivers to MIL-STD-883			
BiMOS Power Drivers to MIL-STD-883	DIMIOS II MIGNI-Speed INTERIACE IUS TOT PETIPNETAI AND POWER DRIVETS		. 4-95
BiMOS Power Drivers to MIL-STD-883	San Also.		
	RIMOS Pawar Drivare to MIL STD 993		4
†Complete information is provided in Data Book WR-503.	DIMINO I OMEI DITAGIS (O IMIT-21D-003		!
	†Complete information is provided in Data Book WR-503.		

^{*}New product. Contact factory for detailed information.

SELECTION GUIDE TO BIMOS ARRAYS AND COMPLEX DEVICES

		Absolute Maximum Ratings		
Device Type	Description	I _{out}	V _{out}	
Serial-Input, Latched Drivers				
UCN-5825B	4-Bit	2.0 A	60 V	
UCN-5826B	4-Bit	2.0 A	80 V	
UCN-5821A and 5841A	8-Bit	500 mA	50 V	
UCN-5822A and 5842A	8-Bit	500 mA	80 V	
UCN-5823A and 5843A	8-Bit	500 mA	100 V	
UCN-5895A	8-Bit Saturated Drivers	— 250 mA	50 V	
JCN-5891A/B	8-Bit	— 500 mA	50 V	
JCN-5890A/B	8-Bit	— 500 mA	80 V	
JCN-5810A	10-Bit	- 40 mA	60 V	
JCN-5810A-1	10-Bit	- 40 mA	80 V	
UCN-5910A	10-Bit	50 mA	150 V	
UCN-5811A	12-Bit	- 40 mA	80 V	
UCN-5812A	20-Bit	— 40 mA	60 V	
JCN-5812A-1	20-Bit	− 40 mA	80 V	
UCN-5851A/EP	32-Bit (No Latches)	80 mA	225 V	
UCN-5852A/EP	32-Bit (No Latches)	80 mA	225 V	
JCN-5853A/EP	32-Bit	± 50 mA	80 V	
UCN-5854A/EP	32-Bit	± 50 mA	80 V	
UCN-5832A/C	32-Bit Saturated Drivers	150 mA	40 V	
JCN-5833A/C/EP	32-Bit	125 mA	30 V	
UCN-5818A	32-Bit	- 40 mA	60 V	
UCN-5818A-1	32-Bit	- 40 mA	80 V	
Parallel-Input, Latched Drivers			00 1	
UCN-5900A	4-Bit	400 mA	150 V	
JCN-4401A and 5800A	4-Bit	500 mA	50 V	
JCN-5813B and 5814B	4-Bit	1.5 A	50 V	
JCN-5813B-1 and 5814B-1	4-Bit	1.5 A	80 V	
UCN-5881EP	8-Bit (with Readback)	50 mA	20 V	
UCN-5901A	8-Bit	400 mA	150 V	
UCN-5801A	8-Bit	500 mA	50 V	
UCN-5815A	8-Bit	- 40 mA	60 V	
JCN-5815A-1	8-Bit	- 40 mA	80 V	
Special-Purpose Functions		40 IIIA	00 v	
JCN-4202A	Stepper-Motor Translator/Driver	600 mA	20 V	
UCN-4203A	Stepper-Motor Translator/Driver	600 mA	50 V	
JCN-4204B	Stepper-Motor Translator/Driver	1.5 A	20 V	
JCN-4204B JCN-4205B	Stepper-Motor Translator/Driver	1.5 A 1.5 A	50 V	
JCN-4203B JCN-4805A	Latched 7-Segment Decoder/Driver	– 40 mA	60 V	
UCN-4807A	Addressable, Latched Octal Drivers	- 40 ma 200 ma	40 V	
UCN-4808A	Addressable, Latched Octal Drivers Addressable, Latched Octal Drivers	600 mA	40 V 40 V	
UCN-5816A	Addressable, Latched Hexadecimal Drivers	500 mA	60 V	

UCN-4204B AND UCN-4205B STEPPER MOTOR TRANSLATOR DRIVERS

FEATURES


- High Output Current Capability
- Direct Control
- Half Step, Full Step Drive Formats
- Internal Clamp Diodes
- Output Enable
- Internal Thermal Shutdown
- Power ON Reset

The UCN-4204B and UCN-4205B devices provide control and drive to unipolar 4-phase stepper motors up to 1.5 A/phase and 15 V (UCN-4204B) or 35 V (UCN-4205B). In addition to direct drive capability these devices feature on-chip I²L logic to provide direction, output enable, step enable, thermal shutdown, power-on reset functions as well as one phase (wave drive), two phase, and half step drive formats.

One phase consists of energizing one motor phase at a time in an A-B-C-D sequence. This excitation mode consumes the least power and assures postional accuracy regardless of any winding imbalance in the motor.

Two phase "ON" drive energizes two adjacent phases in each detent position. The two phase "ON" mode offers an improved torque-speed product, greater detent torque and is less susceptible to motor resonance.

Half step excitation alternates between the one phase "ON" and two phase "ON" modes providing an eight step sequence.



The UCN-4204B and UCN-4205B differ only with respect to their output breakdown capability, the UCN-4204B has a minimum 20 volt breakdown and the UCN-4205B has a 50 volt breakdown.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Supply Voltage, V _{cc}	7.0 V
Output Voltage, V _K , V _{CF} (UCN-4204B)	20 V
(UCN-4205B)	50 V
Input Voltage, V _{IN}	7.0 V
Output Sink Current, Iour	1.5 A
Package Power Dissipation, Pc	2.77 W*
Operating Ambient Temperature Range, T _A .	$-20^{\circ}\text{C to } + 85^{\circ}\text{C}$
Storage Temperature Range, T_{S}	-55°C to $+125^{\circ}\text{C}$
*Derate at rate of 22.2 mW/°C above $T_A = 25$ °C.	

WAVE DRIVE SEQUENCE

	Н	alf Step	= L, On	e Phase	∌H _	Į.
ا	Step	Α	B	C	D	1
H	POR	ON	OFF	OFF	OFF	ľ
Š	-1	ON	OFF	OFF	OFF	3
DIRECTION	2	OFF	ON	OFF	OFF	MOLECTION
	3	OFF	OFF	ON	OFF	100
٠	4	OFF	OFF	OFF	ON	1

TWO-PHASE DRIVE SEQUENCE


Ha	If Step	= L, On	e Phas	e = L
Step	Α	В	С	D
POR	ON	OFF	OFF	ON
1	ON	OFF	OFF	ON
2	ON	ON	OFF	OFF
3	OFF	ON	ON	OFF
4	OFF	OFF	ON	ON

HALF STEP DRIVE SEQUENCE

Ha	f Step	= H, Or	ne Phas	e = L
Step	Α	В	С	D
POR	ON	OFF	OFF	OFF
1	ON	OFF	OFF	OFF
2	ON	ON	OFF	OFF
3	OFF	ON	OFF	OFF
4	OFF	ON	ON	OFF
5	OFF	OFF	ON	OFF
6	OFF	OFF	ON	ON
7	OFF	OFF	OFF	ON
8	ON	OFF	OFF	ON

ELECTRICAL CHARACTERISTICS at T $_{A}=+25^{\circ}$ C, V $_{cc}=5$ V, T $_{TAB}$ ${<}70^{\circ}$ C

		Applicable			Limits	
Characteristics	Symbol	Devices	Test Conditions	Min.	Max.	Units
Supply Current	I _{cc}	All .	2 Drivers ON		85	mA
Input Current	I _{IN(1)}	All	$V_{CC} = 4.5 \text{ V}, V_{IN} = 2.0 \text{ V}, T_A = 25^{\circ}\text{C}$		5.0	μΑ
	I _{IN(0)}	All	$V_{cc} = 4.5 \text{ V}, V_{IN} = 2.0 \text{ V}, T_A = 70^{\circ}\text{C}$		40	μΑ
		All	$V_{cc} = 5.5 V, V_{IN} = 0.8 V$		−,1.6	mA
Input Voltage	V _{IN(1)}	All	$V_{cc} = 4.5 V$	2.0		٧
	V _{IN(0)}	All	$V_{cc} = 5.5 V$		0.8	٧
Input Clamp Voltage	V _{IN}	All	$I_{IN} = -12 \text{ mA}$		-1.5	V
Output Leakage Current	I _{CEX}	UCN-4204A	$V_{cc} = 5.5 \text{ V}, K = \text{Open}, V_{out} = 20 \text{ V}$		500	μΑ
		UCN-4205A	$V_{cc} = 5.5 \text{ V}, K = \text{Open}, V_{out} = 50 \text{ V}$		500	μΑ
Output Saturation	V _{CE(SAT)}	UCN-4204A	$V_{cc} = 4.5 \text{ V}, I_{out} = 700 \text{ mA}$		0.5	٧
Voltage		-	$V_{cc} = 4.5 V, I_{OUT} = 1.0 A$		0.7	٧
			$V_{cc} = 4.5 \text{ V}, I_{out} = 1.25 \text{ A}$		1.0	٧
		UCN-4205A	$V_{cc} = 4.5 \text{ V}, I_{out} = 700 \text{ mA}$		0.8	V
		-	$V_{cc} = 4.5 V$, $I_{OUT} = 1.0 A$		1.0	V
			$V_{cc} = 4.5 V, I_{out} = 1.25 A$		1.3	٧
Output Sustaining	V _{CE(SUS)}	UCN-4204A	$I_{OUT}=1.25$ A, $t_{p} \leqslant 300$ μ s, D-Cycle $\leqslant 2\%$	15	_	V
Voltage		UCN-4205A	$I_{OUT}=1.25$ A, $t_{p} \leqslant 300$ μ s, D-Cycle $\leqslant 2\%$	35	_	V
Clamp Diode	I _R	UCN-4204A	$V_R = 20 V$		50	μΑ
Leakage Current		UCN-4205A	$V_R = 50 \text{ V}$	_	50	μΑ
Clamp Diode Forward Voltage	V _F	All	$I_F = 1.5 \mathrm{A}$		3.0	V
Turn-On Delay	t _{pd0}	All	0.5 E _{IN} (Pin 11) to 0.5 E _{OUT}		10	μs
Turn-Off Delay	t _{pd1}	All	0.5 E _{IN} (Pin 11) to 0.5 E _{OUT}		10	μς



4---44

TIMING CONDITIONS

UCN-5800A AND UCN-5801A BIMOS II LATCHED DRIVERS

FEATURES

- 2 MHz Minimum Data Input Rate
- High-Voltage, High-Current Outputs
- Output Transient Protection
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches


THE UCN-5800A and UCN-5801A latched drivers are high-voltage, high-current integrated circuits comprised of four or eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions.

The bipolar/MOS combination provides an extremely low-power latch with maximum interface flexibility. Type UCN-5800A contains four latched drivers; Type UCN-5801A contains eight latched drivers.


BiMOS II devices have much faster data input rates than the original BiMOS circuits. With a 5 V supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.

Both units have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the off state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a



UCN-5800A




UCN-5801A

reduction in duty cycle. Outputs may be paralleled for higher load current capability.

UCN-5800A, the 4-latch device, is furnished in a standard 14-pin dual in-line plastic package. UCN-5801A, the 8-latch device, is supplied in a 22-pin dual in-line plastic package with lead spacing on 0.400" (10.16 mm) centers. To simplify circuit board layout, all outputs are opposite their respective inputs.

FUNCTIONAL BLOCK DIAGRAM



UWG.NO. H-10,433A


ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature

Output Voltage, V _{CE} 50 V
Supply Voltage, V _{DD}
Input Voltage Range, V_{IN} -0.3 V to V_{DD} + 0.3 V
Continuous Collector Current, Ic 500 mA
Package Power Dissipation, P _D
(UCN-5800A)
(UCN-5801A) 2.0 W**
Operating Temperature Range, $T_A = -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, T_s 55°C to + 125°C

^{*}Derate at the rate of 16.7 mW/°C above $T_A = +25$ °C.

Caution: Sprague CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

TYPICAL INPUT CIRCUIT



Dwg.No. A-12,520


^{**}Derate at the rate of 20 mW/°C above $T_A = +25$ °C.


ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{DD} = 5$ V (unless otherwise noted)


			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{c\epsilon} = 50 \text{ V}, T_A = +25^{\circ}\text{C}$		_	50	μA
		$V_{CE} = 50 \text{ V}, T_{A} = +70^{\circ}\text{C}$	-		100	μA
Collector-Emitter	V _{CE(SAT)}	$I_{c} = 100 \text{ mA}$	· · ·	0.9	1.1	V
Saturation Voltage		$I_c = 200 \text{ mA}$	_	1.1	1.3	٧
		$I_{c} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$	- I	1.3	1.6	٧
Input Voltage	V _{IN(0)}			-	1.0	٧
	V _{IN(1)}	$V_{DD} = 12 V$	10.5	_		٧
		$V_{DD} = 10 \text{ V}$	8.5		-	٧
		V _{DD} = 5.0 V (See Note)	3.5	_	-	٧
Input Resistance	R _{IN}	$V_{DD} = 12 V$	50	200		kΩ
		$V_{DD} = 10 \text{ V}$	50	300		kΩ
		$V_{DD} = 5.0 \text{ V}$	50	600		kΩ
Supply Current	I _{DD(ON)}	V _{DD} = 12 V, Outputs Open		1.0	2.0	mA
	(Each	V _{DD} = 10 V, Outputs Open	-	0.9	1.7	mA
	Stage)	V _{DD} = 5.0 V, Outputs Open	-	0.7	1.0	mA
	I _{DD(OFF)}	$V_{DD}=12$ V, Outputs Open, Inputs $=0$ V	-	_	200	μΑ
	(Total)	$V_{DD} = 5.0 \text{ V}$, Outputs Open, Inputs $= 0 \text{ V}$		50	100	μΑ
Clamp Diode	I _R	$V_R = 50 \text{ V}, T_A = +25^{\circ}\text{C}$		<u> </u>	50	μΑ
Leakage Current		$V_R = 50 \text{ V}, T_A = +70^{\circ}\text{C}$	<u> </u>	-	100	μΑ
Clamp Diode Forward Voltage	V _F	$I_F = 350 \text{ mA}$		1.7	2.0	٧

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "I".

ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE







TIMING CONDITIONS

(Logic Levels are V_{DD} and V_{SS})

A.	Minimum data active time before strobe enabled (data set-up time) 50 ns
В.	Minimum data active time after strobe disabled (data hold time) 50 ns
C.	Minimum strobe pulse width
D.	Typical time between strobe activation and output on to off transition 500 ns
E.	Typical time between strobe activation and output off to on transition 500 ns
F.	Minimum clear pulse width
G.	Minimum data pulse width

TRUTH TABLE

			OUTPUT	Ol	JT _N
IN _N	STROBE	CLEAR	ENABLE	t-1	t
0	1	0	0	Х	0FF
1	1	0	0	Х	ON
Χ	Χ	1	Χ	Х	0FF
Χ	Х	Χ	1	Х	0FF
Χ	0	0	0	ON	ON
Х	0	0	0	OFF	0FF


X = irrelevant.


t-1 = previous output state.

t = present output state.

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

TYPICAL APPLICATION UNIPOLAR STEPPER-MOTOR DRIVE





UCN-5810A, UCN-5812A, AND UCN-5818A BiMOS II SERIAL-INPUT, LATCHED DRIVERS —10, 20, and 32 Bits

FEATURES

- 5 MHz Minimum Data Input Rate
- Low-Power CMOS Logic and Latches
- 60 V or 80 V Source Outputs
- Internal Pull-Down Resistors


DESIGNED for use as segment or digit drivers in high-voltage, vacuum-fluorescent display applications, Type UCN-5810A, UCN-5812A, and UCN-5818A combine a CMOS register (10, 20, or 32 bits, respectively), associated latches, and control circuitry (strobe and blanking) with 60 V bipolar source outputs. The BiMOS

drivers can also be used with non-multiplexed LED displays within their output limitation of 40 mA per driver.

Selected devices (suffix -1) have maximum ratings of 80 V and 40 mA per driver. In all other respects, the basic part and the part with the "-1" suffix are identical.

BiMOS II devices have much faster input data rates than the original BiMOS circuits. With a 5 V supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors to insure a proper input-logic high. A CMOS serial-data output allows cascading these devices in multiple drive-line



FUNCTIONAL BLOCK DIAGRAM

applications required by many dot matrix, alphanumeric, and bar graph displays.

Type UCN-5810A, a 10-bit driver, is furnished in an 18-pin dual in-line plastic package. It is a high-speed, pin-compatible version of the UCN-4810A driver.

Type UCN-5812A, a 20-bit driver, is furnished in a 28-pin dual in-line plastic package with 0.600" (15.24 mm) row spacing. Type UCN-5818A, a 32-bit driver, is supplied in a 40-pin dual in-line plastic package with 0.600" row spacing.

All devices are rated for continuous operation over the temperature range of -20°C to $+85^{\circ}\text{C}$. Because of limitations on package power dissipation, simultaneous operation of all drivers may require a reduction in duty cycle. The devices are also available with an extended operating temperature range (prefix UCQ-) and ceramic/glass cer-DIP hermetic packages (suffix R).


ABSOLUTE MAXIMUM RATINGS at $+25^{\circ}\text{C}$ Free-Air Temperature and $V_{ss}=0\text{ V}$

Output Voltage, V _{out}	60 V
(Suffix -1)	
Logic Supply Voltage Range, V _{DD}	4.5 V to 15 V
Driver Supply Voltage Range, V _{BB}	5.0 V to 60 V
(Suffix -1)	5.0 V to 80 V
Input Voltage Range, V _{IN}	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Continuous Output Current, Iour	
Allowable Package Power Dissipation, Pp	
(UCN-5810A)	1.82 W*
(UCN-5812A)	2.5 W*
(UCN-5818A)	2.8 W*
Operating Temperature Range, T _A	$-20^{\circ}\text{C to } + 85^{\circ}\text{C}$
Storage Temperature Range, $T_{\text{\tiny S}}$	$55^{\circ}\text{C to }+125^{\circ}\text{C}$
*Derate linearly to 0 W at $T_A = +125$ °C.	


	Max. Allowable Duty Cycle With All Outputs ON					
Part		$(I_{\text{out}} = -$	– 25 mA) at $T_A =$		
Number				+ 60°C		
UCN-5810A	100%	97%	85%	73%	62%	
UCN-5812A	100%	85%	75%	65%	55%	
UCN-5818A	72%	61%	54%	43%	39%	

Caution: Sprague Electric CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.


UCN-5812A



UCN-5818A





UCN-5810A



TYPICAL INPUT CIRCUIT

TYPICAL OUTPUT DRIVER






ELECTRICAL CHARACTERISTICS at T $_{A}=+25^{\circ}$ C, V $_{BB}=60$ V, V $_{DD}=5$ V to 12 V, V $_{SS}=0$ V (unless otherwise noted)

		Applicable			Limits	
Characteristic	Symbol	Devices*	Test Conditions	Min.	Max.	Units
Output OFF Voltage	V _{out_}	All			1.0	٧
Output ON Voltage	V _{out}	All	$I_{OUT} = -25 \text{ mA}, V_{BB} = 60 \text{ V}$	57.5		٧
		Suffix -1	$I_{OUT} = -25 \text{ mA}, V_{BB} = 80 \text{ V}$	77.5		V
Output Pull-Down Current	l _{out}	All	$V_{OUT} = 60 V$	400	850	μΑ
		Suffix — 1	$V_{\text{OUT}} = 80 \text{ V}$	550	1150	μΑ
Output Leakage Current	l _{out}	All	$T_A = +70^{\circ}C$		-15	μA
Input Voltage	V _{IN(1)}	All	$V_{DD} = 5.0 \text{ V}$	3.5	5.3	٧
			$V_{DD} = 12 V$	10.5	12.3	٧
	V _{IN(0)}	All	$V_{DD} = 5 \text{ V to } 12 \text{ V}$	-0.3	+ 0.8	٧
Input Current	I _{IN(1)}	UCN-5810A	$V_{DD} = V_{IN} = 5.0 \text{ V}$		100	μA
			$V_{DD} = V_{IN} = 12 V$		240	μΑ
		UCN-5812/18A	$V_{DD} = V_{IN} = 5.0 \text{ V}$		0.5	μΑ
			$V_{DD} = V_{IN} = 12 V$		1.0	μΑ
	I _{IN(0)}	UCN-5812/18A	$V_{DD} = 12 \text{ V}, V_{IN} = 0.8 \text{ V}$		-1.0	μΑ
Input Impedance	Z _{iN}	All	$V_{DD} = 5.0 \text{ V}$	50		kΩ
Serial Data	R _{out}	All	$V_{DD} = 5.0 \text{ V}$	<u> </u>	20	kΩ
Output Resistance			$V_{DD} = 12 V$		6.0	kΩ
Supply Current	I _{BB}	UCN-5810A	All outputs ON, All outputs open		13	mA
		UCN-5812A	All outputs ON, All outputs open		22	mA
		UCN-5818A	All outputs ON, All outputs open	<u> </u>	35	. mA
		UCN-5810A	All outputs OFF, All outputs open		200	μA
		UCN-5812/18A	All outputs OFF, All outputs open		500	μA
	I _{DD}	All	$V_{DD} = 5.0 \text{ V}$, All outputs OFF, Inputs $= 0 \text{ V}$		100	μΑ
			$V_{DD} = 12 \text{ V}$, All outputs OFF, Inputs $= 0 \text{ V}$		200	μΑ
	1	UCN-5810A	$V_{DD} = 5.0 \text{ V}$, One output ON, All inputs $= 0 \text{ V}$		1.0	mA
			$V_{DD}=12$ V, One output ON, All inputs $=0$ V		3.0	mA
		UCN-5812/18A	$V_{DD} = 5.0 \text{ V}$, One output ON, All inputs $= 0 \text{ V}$		0.5	mA
	24.3		$V_{DD} = 12 \text{ V}$, One output ON, All inputs $= 0 \text{ V}$		1.2	mA

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin,

^{*&}quot;Suffix -1" indicates UCN-5810A-1, UCN-5812A-1, and UCN5818A-1 only; "UCN-5810A", etc., indicates basic device and same part number with -1 suffix.



TIMING CONDITIONS

(Logic Levels are V_{DD} and V_{SS})

		$V_{DD} = 5.0 V$
A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and Output Transition	1.0 µs

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will con-

tinue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the BLANKING input low, the outputs are controlled by the state of the latches.

TRUTH TABLE

Serial		Shift Register Contents	Serial		Latch Contents		Output Contents
Data	Clock		Data	Strobe	:	Blanking	
Input	Input	$\begin{vmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 $	Output	Input	$l_1 l_2 l_3 \dots l_{N-1} l_N$	Input	$\begin{vmatrix} 1 & 1_1 & 1_2 & 1_3 & \dots & 1_{N-1} & 1_N \end{vmatrix}$
Н		$H R_1 R_2 \dots R_{N-2} R_{N-1}$	R_{N-1}				
L	」		R_{N-1}				
X		$R_1 R_2 R_3 \dots R_{N-1} R_N$	R _N				
		X X X X X	Х	L	$R_1 \ R_2 \ R_3 \ \dots \ R_{N-1} R_N$		
		$P_1 P_2 P_3 \dots P_{N-1} P_N$	P_N	Н	$P_1 \ P_2 \ P_3 \ \dots P_{N-1} P_N$	L	$P_1 P_2 P_3 \dots P_{N-1} P_N$
					X X XX X	Н	

- L = Low Logic Level
- H = High Logic Level
- X = Irrelevant
- P = Present State
- R = Previous State

UCN-5813B AND UCN-5814B 4-BIT BIMOS LATCH/DRIVERS


FEATURES


- Low-Current CMOS Input Latches
- Clear, Blanking, Chip Enable and Strobe Functions
- Transient-Protected Outputs
- Handles Loads to 480 Watts
- Plastic Dual In-Line Packages with Heat Sink Contact Tabs

The UCN-5813B and UCN-5814B consist of 4 CMOS latches, 4 open-collector NPN bipolar drivers with output transient suppression diodes, plus common STROBE and OUTPUT ENABLE functions. The UCN-5814B provides the two additional features of CHIP ENABLE and CHIP CLEAR functions for easier μP interface.

Both devices feature CMOS inputs which are compatible with CMOS, PMOS and NMOS logic families. TTL and DTL applications may require pull-up resistors to insure a proper logic "1" level. Outputs are rated at 80 V in the OFF state while each device can sustain 50 V, and 1.0 A when driving inductive loads.

These devices are suitable for applications such as driving relays, solenoids, stepping motors, LED or Incandescent displays, and other high-power loads.





The UCN-5813B is furnished in a 16-pin dual inline plastic package with 0.300 inch row centers while the UCN-5814B device is furnished in a 22-pin batwing package with 0.400 inch row centers. Both packages feature a heat-sinkable tab for improved thermal characteristics and a dual in-line format for easy automatic insertion.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$


Output Voltage, V _{CE} 80 V
Output Sustaining Voltage, V _{CE(SUS)}
Output Current, I _{OUT}
Logic Supply Voltage, V _{DD}
Input Voltage Range, V_{IN}
Package Power Dissipation, P _D
Operating Temperature Range, $T_A = -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, T_S -55° C to $+125^{\circ}$ C
*Derate at the rate of 22.2 mW/°C above $T_A = 25$ °C.

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ}\text{C}$, $V_{DD}=5.0~\text{V}$ (unless otherwise specified)

			Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{\text{OUT}} = 80 \text{ V}$		100	μΑ
Output Sustaining Voltage	V _{CE(SUS)}	$I_{OUT} = 1.0 \text{ A}$	50	Agricultural de la companya de la co	٧
Output Saturation Voltage	V _{CE(SAT)}	$I_{\text{OUT}} = 1.0 \text{ A}$	-	1.25	٧
Clamp Diode Leakage Current	I _R	$V_R = 80 \text{ V}$		100	μΑ
Clamp Diode Forward Voltage	V _F	$I_F = 1.0 \text{ A}$		2.0	V
Input Voltage	V _{IN(0)}	$V_{DD} = 5.0 \text{ V}$	0.3	0.8	٧
	V _{IN(1)}	$V_{DD} = 5.0 \text{ V}$	3.5	5.3	٧
		$V_{DD} = 12 \text{ V}$	10.5	12.3	٧
Input Resistance	R _{IN}	$V_{DD} = 5.0 \text{ V}$	100		kΩ
		$V_{DD} = 12 \text{ V}$	50		kΩ
Supply Current	I _{DD(OFF)}	$V_{DD} = 5.0 \text{ V}$, All Outputs OFF, All Inputs $= 0 \text{ V}$	-	100	μΑ
		V _{DD} = 12 V, All Outputs OFF, All Inputs = 0 V		200	μΑ
	I _{DD(ON)}	$V_{DD} = 5.0 \text{ V}$, One Output ON, All Inputs $= 0 \text{ V}$		5.0	mA
		V _{DD} = 12 V, One Output ON, All Inputs = 0 V	-	10	mA

TIMING CONDITIONS

(Logic Levels are V_{DD} and Ground)



A. Minimum data active time before stroke enabled (data set-up time)	50 ns
B. Minimum data active time after strobe disabled (data hold time)	50 ns
C. Minimum strobe pulse width	125 ns
D. Typical time between strobe activation and output on to off transition	500 ns
E. Typical time between strobe activation and output off to on transition	500 ns
F. Minimum clear pulse width (UCN-5814B only)	300 ns
G. Minimum data pulse width	225 ns

TRUTH TABLE

		1 10 10	100			
OUTPUT ENABLE	CLEAR	CHIP ENABLE	STROBE	DATA IN	<u>OUTPUT</u>	NOTES
		UCN 5	813B			
1 0 0 0 0			X X 0 X 1	X X X X 0 1	0 n-1 n-1 0 0	A A A B C
UCN 5814B						
1 0 0 0 0	X 0 0 1 0	X 0 X X 1 1	X X 0 X 1	X X X X 0 1	0 n-1 n-1 0 0	A A A B B

- A—does not affect the latch state.
- **B**—resets latch state to 0.
- **C**—sets latch state to 1.
- ${\bf X}$ —irrelevant.
- **n-1**—is previous output state.

Information present at an input is transferred to its latch when the STROBE (UCN-5813B) and STROBE/ENABLE (UCN-5814B) inputs are high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels (UCN-5814 only). A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

UCN-5815A BIMOS II 8-BIT LATCHED SOURCE DRIVER

FEATURES

- 2 MHz Minimum Data-Input Rate
- High-Voltage Source Outputs
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Latches
- Internal Pull-Down Resistors
- Wide Supply-Voltage Range

DESIGNED primarily for use with high-voltage vacuum-fluorescent displays, the UCN-5815A BIMOSII integrated circuit consists of eight NPN Darlington source drivers with pull-down resistors, a CMOS latch for each driver, and common STROBE, BLANKING, and ENABLE functions.


Selected devices (UCN-5815A-1) have maximum output ratings of 80 V and 40 mA per driver. In all other respects, the UCN-5815A-1 is identical to the 60 V UCN-5815A.

BiMOS II devices have considerably better data input rates than the original BiMOS circuits. With a 5 V supply, they typically operate above 2 MHz. With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS logic commonly found in microprocessor designs. The use of CMOS latches also allows operation over a supply voltage range of 5 V to 12 V. When employed with either standard TTL or low-speed TTL logic, the UCN-5815A may require the use of appropriate pull-up resistors.

The bipolar outputs may be used as segment, dot (matrix), bar, or digit drivers in vacuum-fluorescent displays. All eight outputs can be activated simultaneously at ambient temperatures up to 60° C. To simplify circuit board layout, output pins are opposite input pins.

A minimum component display subsystem, requiring few or no discrete components, can be




assembled using the UCN-5815A with the UCN-5810A, UCN-5812A or UCN-5818A serial-to-parallel latched driver.

ABSOLUTE MAXIMUM RATINGS at $+25^{\circ}\text{C}$ Free-Air Temperature and $V_{ss}=0\text{ V}$

Output Voltage, V _{OUT} (UCN-5815A)
Logic Supply Voltage Range, V _{DD} 4.5 V to 15 V
Driver Supply Voltage Range, V _{BB}
(UCN-5815A) 5.0 V to 60 V
(UCN-5815A-1) 5.0 V to 80 V
Input Voltage Range, V $_{\text{IN}}$ 0.3 V to V $_{\text{DD}}$ + 0.3 V
Continuous Output Current, I_{OUT}
Package Power Dissipation, P _D
Operating Temperature Range, $T_A = -20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range, $\rm T_s$ $\ldots\ldots-55^{\circ}C$ to $+125^{\circ}C$
*Derate at the rate of 20 mW/°C above $T_A = +25$ °C.

TYPICAL INPUT CIRCUIT




Dwg. No. A-12,517

MAXIMUM DUTY CYCLE

+ 50°C	+60°C	+ 70°C
100%	100%	86%
100%	100%	98%
100%	100%	100%
100%	100%	100%
	at Ambi + 50°C 100% 100% 100%	100% 100% 100% 100% 100% 100%

Caution: Sprague CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

TYPICAL OUTPUT DRIVER




Dwg. No. A-12,546

ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{BB} = 60$ V, $V_{DD} = 4.5$ V to 12 V, $V_{SS} = 0$ V (unless otherwise noted)

			187	Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output OFF Voltage	V _{out}			1.0	, V
Output ON Voltage	V _{out}	$I_{OUT} = -25 \text{ mA}, V_{BB} = 60 \text{ V}$	57.5		V
		$I_{OUT}=-25$ mA, $V_{BB}=80$ V, UCN-5815A-1 only	77.5	_	V
Output Pull-Down Current	I _{out}	$V_{OUT} = V_{BB}$	400	850	μΑ
		$V_{BB} = V_{OUT} = 80 \text{ V}, UCN-5815A-1 \text{ only}$	550	1150	μA
Output Leakage Current	I _{out}	$T_A = 70$ °C	_	— 15	μA
Input Voltage	V _{IN(1)}	$V_{DD} = 5.0 \text{ V}$	3.5	5.3	٧
		$V_{DD} = 12 V$	10.5	12.3	V
	V _{IN(0)}		-0.3	+ 0.8	٧
Input Current	I _{IN(1)}	$V_{DD} = V_{IN} = 5.0 \text{ V}$		100	μA
		$V_{DD} = V_{IN} = 12 V$	<u> </u>	240	μΑ
Input Impedance	Z _{IN}	$V_{DD} = 5.0 \text{ V}$	50	-	kΩ
Supply Current	I _{BB}	All outputs ON, All outputs open	<u> </u>	10.5	mA
		All outputs OFF, All outputs open		100	μA
	I _{DD}	$V_{DD} = 5.0 \text{ V}$, All outputs OFF, All inputs $= 0 \text{ V}$		100	μΑ
		$V_{DD} = 12 \text{ V, All outputs OFF, All inputs} = 0 \text{ V}$		200	μA
		$V_{DD} = 5.0 \text{ V}$, One output ON, All inputs $= 0 \text{ V}$	-	1.0	mA
		$V_{DD}=12$ V, One output ON, All inputs $=0$ V		3.0	mA

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.



TIMING CONDITIONS

 $(T_A = +25^{\circ}C, Logic Levels are V_{DD} and V_{SS})$

		$V_{DD} = 5.0 V$
Α.	Minimum Data Active Time Before Strobe Enabled (Data Set-Up Time)	50 ns
В.	Minimum Data Active Time After Strobe Disabled (Data Hold Time)	50 ns
C.	Minimum Strobe Pulse Width	125 ns
D.	Typical Time Between Strobe Activation and Output ON to OFF Transition	500 ns
E.	Typical Time Between Strobe Activation and Output OFF to ON Transition	500 ns
F.	Minimum Data Pulse Width	225 ns

Information present at an input is transferred to its latch when the STROBE and ENABLE are high. The latches will continue to accept new data as long as both STROBE and ENABLE are held high. With either STROBE or ENABLE in the low state, no information can be loaded into the latches.

When the BLANKING input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches. With the BLANKING input low, the outputs are controlled by the state of the latches.

The timing conditions shown above guarantee a 2.2 MHz, minimum data input rate (50% duty cycle) with a 5 V supply. Typically, input rates above

5 MHz are permitted. With a 12 V supply, rates in excess of 10 MHz are possible.

UCN-5815A TRUTH TABLE

	Inp	outs		OUT _N					
IN _N	STROBE	ENABLE	BLANK	T-1 T					
0	1	1	0	X 0					
1	1	1	0	X 1					
X	Χ	X	1	X 0					
X	0	X	0	1 1					
χ	0	Χ	0	0 0					
X	X	0	0	1 1					
^	^	U	. U ,	0 0					

X = irrelevant

T-1 = previous output state

T = present output state

UCN-5816A DECODER/LATCH/SINK DRIVER

FEATURES


- Addressable Data Entry
- 60 V Output Voltage
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Logic and Latches
- Output Transient Protection
- STROBE, CHIP ENABLE, OUTPUT ENABLE* Functions


This sixteen-bit, addressable, latched driver is used in a wide variety of power demultiplexer applications. The UCN-5816A can drive all types of common peripheral power loads, including lamps, relays, solenoids, LED's, printer heads, heaters, and stepper motors. It can also be used as a DMUX driver for higher power loads requiring discrete power semiconductors.

The UCN-5816A is capable of maintaining an output OFF voltage of 60 V and an output ON current of 500 mA.

The logic for this device is all new and is divided into sixteen latches, quadrant select, four 2-line to 4-line decoders, sixteen open-collector output drivers.

FUNCTIONAL BLOCK DIAGRAM





and MOS control circuitry for CHIP ENABLE, OUTPUT ENABLE*, and STROBE functions. Any of the sixteen power loads can be addressed individually and can be turned ON or OFF independent of the other loads.

This device is supplied in a 28-pin dual in-line plastic package for operation over the temperature range of -20°C to $+85^{\circ}\text{C}$. This device is also available in an industrial-grade ceramic package (UCQ-5816R) or in a side-brazed, hermetically sealed package (UCS-5816H).

*Output Enable—Active Low

ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Output Voltage, V _{CE}	60 V
Logic Supply Voltage, V _{DD}	15 V
Input Voltage, V _{IN}	$0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Continuous Output Current, Iour	500 mA
Package Power Dissipation, Pp	2.5 W*
Operating Temperature Range, T _A	$-20^{\circ}\text{C to } +85^{\circ}\text{C}$
	$-55^{\circ}\text{C to } + 125^{\circ}\text{C}$
#D	

ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}$ C, $V_{DD}=5$ V, $V_{SS}=0$ V (unless otherwise specified)

		Applicable		Lir	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{CE} = 60 \text{ V}, T_A = +25^{\circ}\text{C}$			50	μΑ
		$V_{CE} = 60 \text{ V}, T_{A} = +70^{\circ}\text{C}$			100	μΑ
Collector-Emitter	V _{CE(SAT)}	$I_c = 100 \text{ ma}$	_	0.9	1.1	٧
Saturation Voltage		$I_c = 200 \text{ mA}$		1.1	1.3	٧
		$I_{c} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$	_	1.3	1.6	٧
Input Voltage	V _{IN(0)}				1.0	٧
	V _{IN(1)}	$V_{DD} = 12 V$	10.5			٧
		$V_{DD} = 10.0 \text{ V}$	8.5			٧
		$V_{DD} = 5.0 \text{ V (See note)}$	3.5			٧
Input Resistance	R _{IN}	$V_{DD} = 12 V$	50	200		kΩ
		$V_{DD} = 10 \text{ V}$	50	300		kΩ
		$V_{DD} = 5.0 V$	50	600		k Ω
Supply Current	I _{DD(ON)} (Each Stage)	$V_{DD} = 12 V$, Outputs Open		1.5	3.0	mA
	(Each Stage)	$V_{DD} = 10 \text{ V}$, Outputs Open		1.35	2.55	mA
		V _{DD} = 5.0 V, Outputs Open		1.05	1.5	mA
	I _{DD(OFF)}	All Drivers OFF, All Inputs = 0 V, OE = High	_	50	100	μΑ
Clamp Diode	I _R	$V_R = 60 \text{ V}, T_A = +25^{\circ}\text{C}$			50	μΑ
Leakage Current		$V_R = 60 \text{ V}, T_A = +70^{\circ}\text{C}$			100	μΑ
Clamp Diode Forward Voltage	V _F	$I_F = 350 \text{ mA}$		1.7	2.0	V

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure the minimum logic "I".

TRUTH TABLE


								H	NPUT	S									
STR OE CE D C	1 0 1 0 0	1 0 1 0 0	1 0 1 0 0	1 0 1 0 0 1	1 0 1 0 1 0	1 0 1 0 1 0	1 0 1 0 1 1	1 0 1 0 1 1	1 0 1 1 0 0	1 0 1 1 0 0	1 0 1 1 0 1	1 0 1 1 0 1	1 0 1 1 1 0	1 0 1 1 1 0	1 0 1 1 1 1	1 0 1 1 1	0 0 1 X X	X 1 X X X	1 X 0 X X
Α	0	1	0	i	0	1	0	1	0	1	0	1	0	1	0	1	Х	X	Χ
				OUT	PUTS	(all c	outpu	ts OF	F uni	ess o	ther	vise s	peci	fied)					
1 2 3 4 5 6 7 8 9 10 11	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON						$\begin{matrix} \uparrow \\ Q_o \\ \downarrow \end{matrix}$	0	↑ LL FF
11 12 13 14 15 16									-	-	ON	ON	ON	ON	ON	ON			

 $\begin{array}{c} \textbf{NOTE: } Q_0 = \text{The Output Conditions before the 1 to } \overline{0 \text{ transition of the STROBE pin.}} \\ 1 = \text{High Logic Level} \quad 0 = \text{Low Logic Level} \quad X = \text{Irrelevant} \\ \end{array}$

UCN-5825B AND UCN-5826B BIMOS II HIGH-CURRENT, SERIAL-INPUT, LATCHED DRIVERS

FEATURES

- 2 A Open Collector Outputs
- 60 V or 80 V Minimum Output Breakdown
- 35 V or 60 V Sustaining Voltage
- Output-Transient Protection
- Low-Power CMOS Logic and Latches
- Typical Data Input Rate > 5 MHz
- Internal Pull-Down Resistors
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Internal Thermal Shutdown Circuitry



UCN-5825B and UCN-5826B BiMOS II integrated circuits combine a 4-bit CMOS shift register, associated latches, control circuitry, and level shifting, with bipolar Darlington outputs and transient-suppression diodes for inductive load applications.

The high-current, serial-input, latched drivers can be used with relays, solenoids, stepper motors, LED displays, incandescent displays, and other high-power loads. Control circuitry for both devices includes STROBE and OUTPUT ENABLE functions, and an internal latch that disables outputs at power-up and provides thermal shutdown protection.

Except for output-voltage ratings, the UCN-5825B and UCN-5826B drivers are identical. The former is rated for operation to 60 V (35 V sustaining); the latter has a minimum output breakdown rating of 80 V (60 V sustaining).


The CMOS inputs cause minimum loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require

the use of appropriate pull-up resistors to insure a proper input-logic high level. A CMOS serial data output enables cascade connections in applications requiring additional drive lines. With a 5 V supply, BiMOS II devices typically operate at data-input rates above 5 MHz. With a 12 V supply, significantly higher speeds are obtained.

Monolithic construction and a 16-pin dual in-line package with copper heat-sink contact tabs enable cost-effective and reliable systems designs supported by excellent package power dissipation rating, minimum size, and ease of installation. The package configuration is suitable for automatic insertion, allows easy attachment of an inexpensive heat sink, and fits a standard IC socket or printed wiring board layout.

Both devices are rated for continuous operation over the temperature range of -20°C to $+85^{\circ}\text{C}$. Because of limitations on package power dissipation, simultaneous operation of all drivers may require a reduction in duty cycle.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature


Output Voltage, V _{CE}	
(UCN-5825B)	60 V
(UCN-5826B)	80 V
Output Voltage, V _{CE(sus)}	
(UCN-5825B)	35 V*
(UCN-5826B)	60 V*
Logic Supply Voltage Range, V _{DD}	4.5 V to 15 V
V_{DD} with reference to V_{EE}	25 V
Emitter Supply Voltage, V _{EE}	– 20 V
Input Voltage Range, $V_{IN} \ldots -0.3 V$ to	$V_{DD} + 0.3 V$
Continuous Output Current, Iout	2 A
Allowable Package Power Dissipation, Pp	See Graph
Operating Temperature Range, $T_A = -20^{\circ}$	C to +85°C
Storage Temperature Range, T_s	

^{*}For inductive load applications: The sum of the load supply voltage and clamping voltage(s).


Note: Output-current rating may be limited by duty cycle, ambient temperature, heat sinking, and a number of outputs conducting. Under any combination of conditions, do not exceed the specified maximum current rating and a junction temperature of $+125^{\circ}\text{C}$.

Caution: Sprague CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.


ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



TYPICAL INPUT CIRCUIT




TYPICAL OUTPUT DRIVER



Dwg. No. A-12,561

ELECTRICAL CHARACTERISTICS at T $_{A}=+25^{\circ}$ C, V $_{CC}=60$ V, V $_{DD}=5$ V to 12 V, V $_{EE}=0$ V (unless otherwise noted)

		Applicable		Limits				
Characteristic	Symbol	Devices	Test Conditions	Min.	Max.	Units		
Output Leakage Current	I _{CEX}	UCN-5825B	$T_A = +25^{\circ}C$		100	μΑ		
			$T_A = +70^{\circ}C$		500	μΑ		
		UCN-5826B	$V_{cc} = 80 \text{ V}, T_{A} = +25 ^{\circ}\text{C}$		100	μΑ		
			$V_{cc} = 80 \text{ V}, T_{A} = +70^{\circ}\text{C}$		500	μΑ		
Output Saturation Voltage	V _{CE(SAT)}	Both	Ι _{ουτ} = 1.75 A		1.75	٧		
Output Sustaining Voltage	V _{CE(sus)}	UCN-5825B	$I_{out} = 1.75 \text{ A, L} = 2 \text{ mH}$	35		V		
		UCN-5826B	$I_{OUT} = 1.75 \text{ A, L} = 2 \text{ mH}$	60		٧		
Clamp Diode Leakage Current	I _R	UCN-5825B	$V_R = 60 \text{ V}$		100	μΑ		
		UCN-5826B	$V_R = 80 \text{ V}$		100	μΑ		
Clamp Diode Forward Voltage	V _F	Both	$I_F = 1.75 A$		2.0	٧		
Input Voltage	V _{IN(1)}	Both	$V_{DD} = 5.0 \text{ V}$	3.5	5.3	٧		
			$V_{DD} = 12 \text{ V}$	10.5	12.3	V		
	V _{IN(0)}	Both	$V_{DD} = 5 \text{ V to } 12 \text{ V}$	-0.3	+ 0.8	٧		
Input Resistance	R _{IN}	Both	$V_{DD} = 5.0 \text{ V}$	100	7 1	kΩ		
			$V_{DD} = 12 V$	50		kΩ		
Serial Data Output Resistance	R _{out}	Both	$V_{DD} = 5.0 \text{ V}$		20	kΩ		
			$V_{DD} = 12 V$		6.0	kΩ		
Supply Current	I _{DD}	Both	All outputs OFF		3.0	mA		
			All outputs ON		20	mA		
Maximum Clock Frequency	f _c	Both		3.3		MHz		
Turn-ON Delay	t _{PLH}	Both	0.5 E _{in} to 0.5 E _{out}		1.0	μς		
Turn-OFF Delay	t _{PHL}	Both	0.5 E _{in} to 0.5 E _{out}		2.0	μs		
Propagation Delay	t _{PD}	Both	0.5 E _{clock} to 0.5 E _{out}		100	ns		



TIMING CONDITIONS

(Logic Levels are V_{DD} and Ground)

		$V_{DD} = 5.0 \text{ V}$
A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
	Minimum Data Active Time After Clock Pulse (Data Hold Time)	
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
	Minimum Strobe Pulse Width	
G.	Typical Time Between Strobe Activation and Output Transition	1.0 μs

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the

OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of the latches.

Two additional functions serve to protect the system and the device. Either power-up or overheating will set an internal latch that disables the outputs. With the latch set, data can be shifted and latched while the outputs are disabled. To resume normal operation, the latch must be reset by toggling OUT-PUT ENABLE a minimum of 500 ns.


TRUTH TABLE

Serial Data	Clock	Sh	ift Reg	ister C	Contents	Serial Data	Strobe		Latch	Cont	ents	Output		Outpu	t Cont	ents
Input	Input	I_1	l ₂	l ₃	l ₄	Output	Input		I_2	I_3	l ₄	Enable	 	I_2	l ₃	l ₄ .
Н	۲	Н	R_1	R_2	R_3	R ₃										
L	了	L	R_1	R_2	R_3	R_3										
Х	٦	R_1	R_2	R_3	R_4	R ₄							-			
		Χ	χ	Х	χ	X	L	R_1	R_2	R_3	R_4					
		P_1	P_2	P_3	P_4	P ₄	Н	P_1	P_2	P_3	P_4	L	P_1	P_2	P_3	P_4
								Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н

L = Low Logic Level

TYPICAL APPLICATION

MULTIPLEXED INCANDESCENT LAMP DRIVE



*Active Low

H = High Logic Level


X = Irrelevant

P = Present State


R = Previous State

TYPICAL APPLICATION

HAMMER DRIVE



*Active Low



UCN-5832A AND UCN-5832C BiMOS II 32-BIT SERIAL-INPUT, LATCHED DRIVERS


FEATURES

- 5 MHz Minimum Data Input Rate
- Low-Power CMOS Logic and Latches
- 40 V Current-Sink Outputs
- Low Saturation Voltage

INTENDED PRIMARILY to drive thermal printheads, Types UCN-5832A and UCN-5832C have been optimized for low output-saturation voltage, high-speed operation, and pin/pad configurations most convenient for the tight space requirements of high-resolution printheads. The integrated circuits can also be used to drive multiplexed LED displays or incandescent lamps at up to 150 mA peak current. A combination of bipolar and MOS technologies gives BiMOS II arrays an interface flexibility beyond the reach of standard buffers and power driver circuits.

The devices each have 32 bipolar open-collector saturated drivers, a CMOS data latch for each of the drivers, two 16-bit CMOS shift registers, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor/LSI-based systems. Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high.

Type UCN-5832A is supplied in a 40-pin dual inline plastic package with 0.600'' (15.24 mm) row spacing. Under normal operating conditions, all outputs of the packaged device will sustain 100 mA continuously over the operating temperature range without derating. Type UCN-5832C is an unpackaged, passivated, bare-back device in chip form. In this version, the shift register is divided into two 16-bit blocks for maximum flexibility. For either de-




Dwg.No. A-12,377

vice, MOS serial outputs permit cascading for interface applications requiring additional drive lines.

A similar 32-bit serial-input latched source driver is available as UCN-5818A. High-voltage, high-current 8-bit devices are available in Series UCN-4820A.

FUNCTIONAL BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS at $+25^{\circ}\text{C}$ Free-Air Temperature and $V_{ss}=0\,\text{V}$

Output Voltage, V _{out}	٧
Logic Supply Voltage, V _{DD}	۷
Input Voltage Range, V_{IN}	۷
Continuous Output Current, Iout	A
Package Power Dissipation, Pp (UCN-5832A)	*
Operating Temperature Range, $T_A = -20^{\circ}\text{C to} + 85^{\circ}\text{C}$	С
Storage Temperature Range, T $_{\rm S}$	


^{*}Derate at the rate of 28 mW/°C above $T_A = +25$ °C

Caution: Sprague CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

TYPICAL INPUT CIRCUIT




TYPICAL OUTPUT DRIVER



ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{DD} = 5$ V, $V_{SS} = 0$ V (unless otherwise noted)

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{out} = 40 \text{ V}, T_{A} = 70^{\circ}\text{C}$	14 4 <u>—</u> 13 1	10	μΑ
Collector-Emitter	V _{CE(SAT)}	$I_{OUT} = 50 \text{ mA}$	_	275	mV
Saturation Voltage	1	$I_{OUT}=100 \text{ mA}$	250	550	mV
Input Voltage	V _{IN(1)}		3.5	5.3	. V
	V _{IN(0)}		-0.3	+ 0.8	٧
Input Current	 _{IN(1)}	$V_{IN} = 3.5 V$	<u> </u>	1.0	μΑ
	I _{IN(0)}	$V_{IN} = 0.8 V$	<u></u>	-1.0	μΑ
Input Impedance	Z _{IN}	$V_{IN} = 3.5 V$	3.5		$M\Omega$
Serial Data/Output Resistance	R _{out}		- ·	20	kΩ
Supply Current	I _{DD}	One output ON, $I_{OUT} = 100 \text{ mA}$		5.0	mA
		All outputs OFF		50	μΑ
Output Rise Time	t,	$I_{\text{OUT}}=100$ mA, 10% to 90%	_	2.0	μs
Output Fall Time	t _f	$I_{\text{OUT}}=100$ mA, 90% to 10%	-	2.0	μs

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.



TIMING CONDITIONS

(Logic Levels are V_{DD} and V_{SS})

		$V_{DD} = 5.0 \text{ V}$
A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and Output Transition	1.0 µs

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.

When the OUTPUT ENABLE input is low, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input high, the outputs are controlled by the state of the latches.

TRUTH TABLE

Serial		Shift Register Contents	Serial		Latch Contents	Output	Output Contents
Data	Clock		Data	Strobe		Enable	
Input	Input	$l_1 l_2 l_3 \dots l_{N-1} l_N$	Output	Input	$l_1 l_2 l_3 \dots \mid_{N-1} \mid_N$	Input	$l_1 l_2 l_3 \dots \mid_{N-1} \mid_N$
Н		$H R_1 R_2 \dots \\ R_{N-2} R_{N-1}$	R _{N-1}				
L	二二	$L R_1 R_2 \dots \\ R_{N-2} R_{N-1}$	R_{N-1}				
χ		$R_1 \ R_2 \ R_3 \ \dots R_{N-1} R_N$	R _N				
		X X XX X	χ	L	$R_1 \ R_2 \ R_3 \ \dots R_{N-1} R_N$	BASE THE	
		P_1 P_2 P_3 P_{N-1} P_N	P _N	Н	$P_1 \ P_2 \ P_3 \ \dots P_{N-1} P_N$	Н	$P_1 P_2 P_3 \dots P_{N-1} P_N$
					X X XX X	L	нннн н

L = Low Logic Level


H = High Logic Level

X = Irrelevant

P = Present State

R = Previous State

UCN-5832C



UCN-5832 chips are of silicon planar epitaxial construction. They are identical to those used for packaged devices. When assembled correctly, they should lead to a high final test yield. All chips are visually inspected for masking, diffusion, and scribing defects. Conformance to electrical parameters can be guaranteed (at additional charge) by performing measurements on packaged units assembled from a random sample taken from the lot.

The preferred method of sale for unpackaged die is in wafer form. These are identified as UCN-5832CW and are supplied in 4" (100 mm) wafers that have been tested (probed) in wafer form. Electrically defective devices are identified by ink dots during this operation. Wafers do not include visual die inspection. Orders for UCN-5832CW will be accepted only for complete wafers.

Because Sprague Electric Company does not control the customer packaging of UCN-5832C chips or UCN-5832CW wafers, Sprague Electric company assumes no liability for final electrical and reliability parameters.

		PAD D	ESIGNATIONS
PAD		UCN-5832A	UCN-5832C
1		V _{DD}	V _{DD}
2		SERIAL DATA IN	SERIAL DATA IN ₁
3		V_{ss}	V _{ss} *
4		STROBE	STROBE
5		OUT ₁	OUT,
6		OUT ₂	
7		001 ₂ 0UT ₃	001 ₂ 0UT ₃
8		OUI ₃	OUT ₄
		OUT ₄	
9		OUT ₅	OUT ₅
10		OUT ₆	OUT_6
11		OUT,	OUT,
12		OUT ₈	OUT ₈
13		OUT ₉	OUT ₉
14		OUT ₁₀	OUT ₁₀
15		OUT ₁₁	OUT ₁₁
16		OUT ₁₂	OUT ₁₂
17		OUT ₁₃	OUT ₁₃
18		OUT ₁₄	0UT ₁₄
19		0UT ₁₅	0UT ₁₅
A		00115	001 ₁₅
			V _{ss} *
20		OUT_{16}	OUT ₁₆
В			SERIAL DATA OUT ₁
21	INTERNAL	CONNECTION—DO NOT USE	
C			SERIAL DATA IN ₁₇
22		OUT ₁₇	OUT ₁₇
D		· · · · · · · · · · · · · · · · · · ·	V _{SS} *
23		OUT_{18}	OUT ₁₈
24		OUT ₁₉	OUT ₁₉
25		OUT ₂₀	OUT ₂₀
26		OUT ₂₁	OUT ₂₁
27		0UT ₂₂	0UT ₂₂
28		0UT ₂₃	0UT ₂₃
29		OUT ₂₃	OU1 ₂₃
		OUT ₂₄	OUT ₂₄
30		OUT ₂₅	OUT ₂₅
31		OUT ₂₆	OUT ₂₆
32		OUT ₂₇	OUT ₂₇
33		OUT ₂₈	OUT ₂₈
34		OUT ₂₉	OUT_{29}
35		OUT ₃₀	OUT ₃₀
36		OUT ₃₁	OUT ₃₁
37		OUT ₃₂	OUT ₃₂
38		OUTPUT ENABLE	OUTPUT ENABLE
E		OUT OF LINDLE	V _{ss} *
39		SERIAL DATA OUT	
			SERIAL DATA OUT ₃
40		CLOCK	CLOCK

^{*}Bonding pads A or B and B or B must be connected to the substrate. For maximum output current capability, pads B, B, B, and B must all be bonded to the substrate.

UCN-5851A/EP AND UCN-5852A/EP 32-BIT TFEL SHIFT REGISTER DRIVERS


FEATURES


- 32 Sink Outputs
- Output Voltage of 225 V
- Output Current of 80 mA
- Low-Power CMOS Logic
- 5 MHz Data Input Rate
- STROBE, OUTPUT ENABLE Functions
- Direct Replacement for SN75551/52

The UCN-5851A/EP and UCN-5852A/EP are 32-channel TFEL (Thin Film Electroluminescent Display) Row Electrode drivers. These devices are capable of maintaining an output OFF voltage of 225 V and an ON current of 80 mA. The UCN-5851 A/EP and UCN-5852A/EP are identical except for pinning designations. These devices have reverse output pin designations (UCN-5851A/EP pin 1 = OUT₁₆, pin 26 = OUT₁. UCN-5852A/EP pin 1 = OUT₁₇, pin 26 = OUT₃₂).

The input logic structure consists of BiMOS II logic circuitry for low-power consumption, high speed versatility, and interface flexibility. Standard TTL may require the use of a pull-up resistor to ensure a logical high.

FUNCTIONAL BLOCK DIAGRAM





Serial data is entered into the register on the highto-low transition of the CLOCK input. A high input turns ON the corresponding output. When OUT-PUTENABLE is high data present in the register is transferred to the outputs. When OUTPUT EN-ABLE is low all outputs are turned OFF. When the STROBE pin is held high data in the register is transferred to the latches. When the STROBE pin is held low the outputs are turned ON.

The SERIAL DATA output may be used to cascade additional devices. This output is not affected by the OUTPUT ENABLE or STROBE functions.

The UCN-5851A and UCN-5852A are packaged in a 40-pin dual in-line plastic package with 0.600" (15.24 mm) row spacing. The UCN-5851EP and UCN-5852EP are packaged in 44 pin plastic leaded chip carriers with 0.050" (1.27 mm) pin spacings (J lead bend) for surface mount applications.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$


Output Voltage, V _{CE} 225 V
Logic Supply Voltage, V _{DD}
Logic Input Voltage, V_{IN}
Output Current, I _{out}
Package Power Dissipation, P _D (A Package) 2.8 W*
(EP Package) 1.2 W
Operating Temperature Range, $T_A = -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, T $_{\rm S}$ $\ldots\ldots$ $-$ 55°C to $+$ 125°C
*Derate at the rate of 28 mW/°C above $T_A = 25$ °C.

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{DD} = 5$ V (unless otherwise noted)

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{DSK}	$V_{OUT} = 200 \text{ V}$		10	μΑ
Output Clamp Current		$V_{OUT} = -2 V$	80		mA
Output Sink Current	l _{out}		50		mA
		$V_{DD} = 12 V$	80		mA
Low Level	V _{DS(ON)}	$I_{OUT} = 30 \text{ mA}$	10.0		V
Output Voltage		$V_{DD} = 12 \text{ V}, I_{OUT} = 80 \text{ mA}$	5.0	, 174 	ν .
Input Voltage	V _{IN(1)}		3.5	5.3	٧
		$V_{DD} = 12 V$	10.5	12.3	٧
Input Current	I _{IN(1)}			0.5	μΑ
		$V_{DD} = 12 V$	_	1.0	μΑ
	I _{IN(0)}	$V_{DD} = 12 \text{ V}, V_{IN} = 0.8 \text{ V}$		-1.0	μΑ
Supply Current	I _{DD}	All Drivers Off		500	μΑ

TIMING CONDITIONS

(Logic Levels are V_{DD} and Ground)



		$V_{DD} = 5.0 V$
Α.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	150 ns
G.	Typical Time Between Strobe Activation and Output Transition	500 ns

UCN-5881EP BIMOS LATCHED DRIVER WITH READ BACK

FEATURES


- READ/WRITE Inputs
- STROBE, CLEAR, OUTPUT ENABLE Functions
- Low Power CMOS Logic
- 50 mA capabilities
- Transient-Protected Outputs
- Thermal Shutdown Protection
- Low Profile Leadless Chip Carrier


The UCN-5881EP is comprised of 16 CMOS data latches (2 sets of 8), a bipolar non-darlington Driver for each latch, and CMOS control circuitry for 2 sets of Common CLEAR, STROBE, and OUT-PUT ENABLE functions. The Bipolar/MOS combination provides for an extremely low-power latch with maximum interface flexibility. The UCN-5881EP also incorporates thermal shutdown to protect against thermal damage. The UCN-5881EP also has READ back capabilities.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull up resistors. The bipolar outputs are suitable for use with low power relays, solenoids, stepping motors, and LED's.

A high on the READ/WRITE input allows the circuit to accept data in. Information then present at an input is transferred to its latch when the STROBE is

FUNCTIONAL BLOCK DIAGRAM





high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

A low on the READ/WRITE input will allow the latched data to be "read back" on the data input lines. This READ feature is for error checking applications. When "reading back" the data inputs will be capable of sinking 8 mA if its corresponding latch is low or sourcing 400 μA if its corresponding latch is high.

This device features integral diodes for inductive load transient suppression. The output transistors are capable of sinking 50 mA and will maintain at least 20 V in the OFF state. Outputs may be paralleled for higher current capability.

ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$


Output Voltage, V _{out}	20 V
Output Current, Iout	
Input Voltage, V _{IN}	
Logic Supply Voltage, V _{nn}	15 V
Package Power Dissipation, Pp	1.2 W
Operating Temperature Range, T _A	
Storage Temperature, T _s	
Junction Temperature, $T_1 \dots T_n$	+ 125°C

ELECTRICAL CHARACTERISTICS at $T_A = 25$ °C, $V_{DD} = 5$ V

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{OUT} = 20 \text{ V}$	_	50	μΑ
Output Saturation Voltage	V _{CE(SAT)}	$I_{OUT} = 10 \text{ mA}$		0.1	٧
Input Voltage	V _{IN(0)}			0.8	٧
	V _{IN(1)}		2.7		٧
Logic Supply Current	I _{DD(ON)}	One Driver ON	_	1.0	mA
	I _{DD(OFF)}	All Drivers OFF	_	100	μΑ
Input Current	I _{IN(1)}	$V_{IN} = 5 V$		10	μΑ
Clamp Diode Leakage Current	I _R	$V_R = 20 V$		50	μΑ
Clamp Diode Forward Voltage	V _F	$I_{\rm F}=50~{\rm mA}$		0.5	٧
High Level Readback Current	I _{RBH}	$V_{IN} = 2.7 \text{ V}$	_	-400	μΑ
Low Level Readback Current	I _{RBL}	$V_{IN} = 0.8 V$		8.0	mA

TIMING CONDITIONS

(Logic Levels are V_{DD} and Ground)




A.	Minimum data active time before strobe enabled (data set-up time)	50 ns
B.	Minimum data active time after strobe disabled (data hold time)	50 ns
C.	Minimum strobe pulse width	150 ns
D.	Typical time between strobe activation and output on to off transition	500 ns
E.	Typical time between strobe activation and output off to on transition	500 ns
F.	Minimum clear pulse width	225 ns
G.	Minimum data pulse width	125 ns

TRUTH TABLE

IN/READ	STROBE	CLEAR	OUTPUT ENABLE	READ/WRITE	OUTPUT	LATCH CONTENTS
Х	Χ	Х	1	Х	Х	0
0	1	0	0	- 1	0	0
1	1	0	0	1	1	1
X	0	0	0	1	n-1 0	n-1
X	0	1	0	1	0	0
n	X	0	X	0	n	X

NOTES:

- A. If READ/WRITE is low strobe is internally disabled.
- B. CLEAR is not gated.
 - Do not raise STROBE high while CLEAR is high.
 - 2. Do not attempt to CLEAR while Reading latch contents.
- C. OUTPUT 1 refers to Driver "ON" condition not to high voltage at output ie. Sink "1" = Low V.
- n = Present Latch Contents
- n-1 = Previous Latch Contents



UCN-5890A/B AND UCN-5891A/B BiMOS II 8-BIT, SERIAL-INPUT, LATCHED SOURCE DRIVERS

FEATURES


- 50 V or 80 V Source Outputs
- Output Current to − 500 mA
- Output Transient-Suppression Diodes
- 3.3 MHz Minimum Data-Input Rate
- Low-Power CMOS Logic and Latches

PRIMARILY DESIGNED for use with thermal or electromagnetic printers, the UCN-5890A/B and UCN-5891A/B BiMOS II serial-input, latched drivers combine an 8-bit CMOS register, associated latches, and control circuitry (strobe and output enable) with Darlington sourcing outputs. They may also be used with relays or multiplexed LED displays within their output limitation of -500 mA per driver.


Suffix "A" devices are supplied in a standard 16pin dual in-line plastic package. Complementary, 8bit serial-input latched sink drivers are in Series UCN-5820A, described in Engineering Bulletin 26185.12. Suffix "B" devices are furnished in a 22pin dual in-line package with heat-sink contact tabs that allows increased package power dissipation.

Electrical ratings for the four devices are identical except for allowable load voltage ratings. UCN-5890A and UCN-5890B are rated for operation with supply voltages of 20 V to 80 V and a minimum output sustaining voltage of 50 V. For applications using supply voltages of 20 V to 50 V (35 V sustaining), lower-cost UCN-5890A-2 and UCN-5890B-2 are recommended. The UCN-5891A and UCN-5891B are optimized for operation with supply voltages of 5 V to 50 V (35 V sustaining). A similar driver (featuring reduced output-saturation voltage), the UCN-5895A, is described in Engineering Bulletin 26182.14.

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V supply, they will typically operate above 5 MHz. At 12 V, significantly higher speeds are obtained.



UCN-5890A UCN-5891A



UCN-5890B UCN-5891B

The CMOS inputs provide for minimum loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.

All devices are rated for continuous operation over the temperature range of -20° C to $+85^{\circ}$ C. Because of limitations on package power dissipation, the simultaneous operation of all output drivers may require a reduction in duty cycle.

UCN-5890A/B AND UCN-5891A/B BIMOS II 8-BIT, SERIAL-INPUT, LATCHED SOURCE DRIVERS

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$


Output Voltage, V _{OUT} (UCN-5890A/B) 80 V
(UCN-5890A/B-2) 50 V
(UCN-5891A/B) 50 V
Logic Supply Voltage Range, V _{DD} 4.5 V to 15 V
Driver Supply Voltage Range, V _{BB}
(UCN-5890A/B) 20 V to 80 V
(UCN-5890A/B-2) 20 V to 50 V
(UCN-5891A/B) 5.0 to 50 V
Input Voltage Range, $V_{IN} \dots -0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Continuous Output Current, I _{OUT}
Allowable Package Power Dissipation, Pp See Graph
Operating Temperature Range, $T_A = -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, $T_s \dots -55^{\circ}C$ to $+125^{\circ}C$

Caution: Sprague Electric CMOS devices have input static protection, but are susceptible to damage when exposed to extremely high static electrical charges.

Numbered	Ma	x. Allov	wable D	uty Cycle at T _A of				
Number of Outputs ON at	50°C	60°C	70°C	50°C	60°C	70°C		
$I_{OUT} = -200 \text{ mA}$	Pa	ckage '	'A''	Package "B"				
8	40%	34%	28%	53%	46%	39%		
7	45%	39%	33%	60%	52%	44%		
6	53%	46%	39%	70%	61%	51%		
5	63%	55%	46%	84%	73%	62%		
4	79%	68%	58%	100%	91%	77%		
3	100%	91%	77%	100%	100%	100%		
2	100%	100%	100%	100%	100%	100%		
1	100%	100%	100%	100%	100%	100%		


Also see Allowable Output Current graphs

ALLOWABLE AVERAGE POWER DISSIPATION AS A FUNCTION OF TEMPERATURE




Dwg. No. A-12,645

FUNCTIONAL BLOCK DIAGRAM




Dwg.No. A-12,654

TYPICAL INPUT CIRCUIT



TYPICAL OUTPUT DRIVER




Dwg. No.A-12,648

ELECTRICAL CHARACTERISTICS at T $_{\rm A}=+25^{\circ}$ C, V $_{\rm BB}=80$ V (UCN-5890A/B) or 50 V (UCN-5890A/B-2 & UCN-5891A/B), V $_{\rm DD}=5$ V to 12 V (unless otherwise noted)

				Limits		
Characteristic	Symbol	V _{BB}	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	Max.	$T_A = +25^{\circ}C$	-	– 50	μΑ
			$T_A = +70^{\circ}C$		-100	μΑ
Output Saturation Voltage	ge $V_{CE(SAT)}$ 50 V $I_{OUT} = -100 \text{ mA}$		$I_{\text{OUT}} = -100 \text{ mA}$	-	1.8	V
			$I_{OUT} = -225 \text{ mA}$		1.9	٧
			$I_{\text{OUT}} = -350 \text{ mA}$		2.0	٧
Output Sustaining Voltage	V _{CE(sus)}	Max.	$I_{OUT} = -350 \text{ mA, L} = 2 \text{ mH,}$ UCN-5890A/B-2 & UCN-5891A/B	35		٧
			$I_{out} = -350$ mA, L = 2 mH, UCN-5890A & UCN-5890B only	50		٧
Input Voltage	V _{IN(1)}	50 V	$V_{DD} = 5.0 \text{ V}$	3.5	5.3	٧
			$V_{DD} = 12 \text{ V}$	10.5	12.3	٧
	V _{IN(0)}	50 V	$V_{DD} = 5 \text{ V to } 12 \text{ V}$	- 0.3	+ 0.8	٧
Input Current	J _{IN(1)}	50 V	$V_{DD} = V_{IN} = 5.0 \text{ V}$		50	μΑ
			$V_{DD} = V_{IN} = 12 V$		240	μΑ
Input Impedance	Z _{IN}	$V_{DD} = 5.0 \text{ V}$		100		kΩ
			$V_{DD} = 12 V$	50		kΩ
Clock Frequency	f _c	50 V		3.3		MHz
Serial Data Output	R _{out}	50 V	$V_{DD} = 5.0 \text{ V}$		20	kΩ
Resistance			$V_{DD} = 12 V$		6.0	kΩ
Turn-ON Delay	t _{PLH}	50 V	Output Enable to Output, $I_{OUT} = -350$ mA	_	2.0	μς
Turn-OFF Delay	t _{PHL}	50 V	Output Enable to Output, $I_{OUT} = -350$ mA		10	μs
Supply Current	I _{BB}	50 V	All outputs ON, All outputs open		10	mA
	All outputs OFF		All outputs OFF	<u> </u>	200	μΑ
	I _{DD}	50 V	$V_{DD} = 5 \text{ V}$, All outputs OFF, Inputs $= 0 \text{ V}$		100	μΑ
	$V_{DD} = 1$	$V_{DD} = 12 \text{ V}$, All outputs OFF, Inputs $= 0 \text{ V}$	_	200	μΑ	
			$V_{DD} = 5 \text{ V}$, One output ON, All inputs $= 0 \text{ V}$		1.0	mA
			$ m V_{DD} = 12 V$, One output ON, All inputs $= 0 V$		3.0	mA
Diode Leakage Current	I _R	Max.	$T_A = +25^{\circ}C$	_	50	μΑ
			$T_A = +70^{\circ}C$	-	100	μΑ
Diode Forward Voltage	V _F	Open	$I_{\rm F}=350{\rm mA}$		2.0	V

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.



TIMING CONDITIONS

 $(V_{DD} = 5.0 \text{ V}, \text{Logic Levels are } V_{DD} \text{ and Ground})$

A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)
C.	Minimum Data Pulse Width
D.	Minimum Clock Pulse Width
E.	Minimum Time Between Clock Activation and Strobe
F.	Minimum Strobe Pulse Width
G	Typical Time Between Strobe Activation and Output Transition 1.0 us

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will con-

tinue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE

Serial		Shift Register Contents	Serial		Latch Contents		Output Contents
Data	Clock		Data	Strobe		Output	
Input	Input	$l_1 l_2 l_3 \dots l_{N-1} l_N$	Output	Input	$l_1 l_2 l_3 \dots l_{N-1} l_N$	Enable	$\begin{vmatrix} 1_1 & 1_2 & 1_3 & \dots & 1_{N-1} & 1_N \end{vmatrix}$
Н	5	$H R_1 R_2 \dots R_{N-2} R_{N-1}$	R_{N-1}				
L		$L R_1 R_2 \dots R_{N-2} R_{N-1}$	R_{N-1}				
Х	一	$R_1 \ R_2 \ R_3 \ \dots R_{N-1} R_N$	R _N				
		X X XX X	χ	L	$R_1 R_2 R_3 \dots R_{N-1} R_N$		
		$P_1 \ P_2 \ P_3 \ \dots P_{N-1} P_N$	P _N	Н	$P_1 P_2 P_3 \dots P_{N-1} P_N$	L	$P_1 P_2 P_3 \dots P_{N-1} P_N$
					X X XX X	Н	

L = Low Logic Level

H = High Logic Level


X = Irrelevant

P = Present State


R = Previous State

ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE at $+25^{\circ}\text{C}$ Free-Air Temperature

UCN-5°30A AND UCN-5891A




UCN-5890B AND UCN-5891B




TYPICAL APPLICATIONS

SOLENOID OR RELAY DRIVER



MULTIPLEXED INCANDESCENT LAMP DRIVER



Dwg. No. B-1540

UCN-5895A AND UCN-5895A-2 BIMOS II 8-BIT, SERIAL-INPUT, LATCHED SOURCE DRIVERS

FEATURES


- Low Output-Saturation Voltage
- Source Outputs to 50 V
- Output Current to − 250 mA
- 3.3 MHz Minimum Data-Input Rate
- Low-Power CMOS Logic & Latches

UCN-5895A AND UCN-5895A-2 BiMOS II serial-input, latched source drivers are designed for use in applications requiring low output-saturation voltages and currents to -250 mA per driver. Each driver combines an 8-bit CMOS register, associated latches and control circuitry (strobe and output enable), with saturated bipolar emitter-follower outputs. Typical loads are low-voltage LEDs and incandescent displays. They can also be used with multiplexed LED displays, thermal printers, or electromagnetic printers within their output limitations.

The UCN-5895A is rated for operation with supply voltages to 50 V and features a minimum output sustaining voltage of 35 V. The more economical UCN-5895A-2 is for use with supply voltages to 25 V (15 V sustaining). Under normal operation conditions, at +25°C, all outputs will source -120 mA continuously without derating. Similar drivers, featuring Darlington outputs for increased output ratings, are the UCN-5890A/B and UCN-5891A/B, described in Engineering Bulletin 26182.12.

BiMOS II devices can operate at greatly improved data-input rates. With a 5 V supply, they will typically operate at better than 5 MHz. At 12 V, significantly higher speeds are obtained.

The CMOS inputs provide for minimum loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.



Dwg. No.A-12,639

These devices are rated for continuous operation over the temperature range of -20° C to $+85^{\circ}$ C. Because of limitations on package power dissipation, the simultaneous operation of all output drivers may require a reduction in duty cycle. The UCN-5895A and UCN-5895A-2 are supplied in standard 16-pin dual in-line plastic packages with copper lead frames for increased allowable package power dissipation.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Output Voltage, Vout (UCN-5895A)	50 V
(UCN-5895A-2)	
Logic Supply Voltage Range, V _{DD}	4.5 V to 12 V
Driver Supply Voltage Range, V _{BB}	
(UCN-5895A)	5.0 V to 50 V
(UCN-5895A-2)	5.0 V to 25 V
Input Voltage Range, V _{IN}	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Continuous Output Current, Iour	— 250 mA
Allowable Package Power Dissipation, Pp	1.67 W*
Operating Temperature Range, T _A	. -20°C to $+85^{\circ}\text{C}$
Storage Temperature Range, T _s	55°C to $+125^{\circ}\text{C}$
*Derate at the rate of 16.67 mW/°C above $T_A =$	+ 25°C.

Caution: Sprague Electric CMOS devices have input static protection, but are susceptible to damage when exposed to extremely high static electrical charges.

FUNCTIONAL BLOCK DIAGRAM


SERIAL DATA IN STROBE SERIAL PARALLEL SHIFT REGISTER SERIAL DATA OUT DATA OUT DATA OUT ENABLE

(5) (6) (7) (8) (9) (10) (12) OUT₁ OUT₂ OUT₃ OUT₄ OUT₅ OUT₆ OUT₇ OUT₈


Dwg.No. A-12,654

Ϣ V_{BB}

TYPICAL INPUT CIRCUIT




TYPICAL OUTPUT DRIVER



ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{BB} = 25$ V, $V_{DD} = 5$ V to 12 V (unless otherwise noted)

		· 		Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{OUT}	$T_A = +25^{\circ}C$ $T_A = +70^{\circ}C$		 50	μΑ
		$T_A = +70^{\circ}C$	_	-100	μΑ
Output Saturation Voltage	V _{CE(SAT)}	$I_{\text{OUT}} = -60 \text{ mA}$		1.1	٧
<u> </u>		$I_{\text{OUT}} = -120 \text{ mA}$		1.2	V
Output Sustaining Voltage	V _{CE(sus)}	$I_{OUT} = -120 \text{ mA}, L = 2 \text{ mH}, UCN-5895A \text{ only}$	35		V
		$I_{0UT} = -120 \text{ mA}, L = 2 \text{ mH}, UCN-5895A-2 only}$	15		V
Input Voltage	V _{IN(1)}	$V_{DD} = 5.0 \text{ V}$ $V_{DD} = 12 \text{ V}$	3.5	5.3	V
			10.5	12.3	
	V _{IN(0)}	$V_{DD} = 5 \text{ V to } 12 \text{ V}$	- 0.3	+ 0.8	V ·
Input Current	I _{IN(1)}	$V_{DD} = V_{IN} = 5.0 \text{ V}$ $V_{DD} = V_{IN} = 12 \text{ V}$		50	μΑ
	_			240	μA
Input Impedance	Z _{IN}	$V_{DD} = 5.0 \text{ V}$ $V_{DD} = 12 \text{ V}$	100 50	· 	$k\Omega$
Clock Frequency	f _c	v _{DD} − 12 v	3.3		MHz
Serial Data-Output		V FOV	3.3		
Resistance	R _{out}	$V_{DD} = 5.0 \text{ V}$ $V_{DD} = 12 \text{ V}$		6.0	$k\Omega$
Turn-ON Delay	t _{PLH}	Output Enable to Output, $I_{OUT} = -120 \text{ mA}$		2.0	μs
Turn-OFF Delay	t _{PHL}	Output Enable to Output, $I_{OUT} = -120 \text{ mA}$		10	μs
Supply Current	I _{BB}	All outputs ON, All outputs open		10	mA
oupply cultons	.00	All outputs OFF		200	μΑ
	I _{DD}	$V_{DD} = 5 \text{ V}$, All outputs OFF, Inputs $= 0 \text{ V}$		100	μΑ
		$V_{pp} = 12 \text{ V. All outputs OFF. Inputs} = 0 \text{ V}$		200	μΑ
	1.82	V _{DD} = 5 V, One output ON, All inputs = 0 V		1.0	mA
<u></u>		$V_{DD} = 12 \text{ V}$, One output ON, All inputs = 0 V		3.0	mA
Diode Leakage Current	I _R	$V_R = 25 \text{ V, } T_A = +25^{\circ}\text{C}$ $V_R = 25 \text{ V, } T_A = +70^{\circ}\text{C}$		50 100	μΑ
Diada Camand Vallana	\ \v				μA
Diode Forward Voltage	V _F	$I_F = 120 \text{ mA}$		2.0	V

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.



TIMING CONDITIONS

 $(V_{DD} = 5.0 \text{ V}, \text{Logic Levels are } V_{DD} \text{ and Ground})$

A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G	Typical Time Retween Stroke Activation and Output Transition	10 05

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will con-

tinue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE

Serial		Shift Register Contents	Serial		Latch Contents		Output Contents
Data	Clock		Data	Strobe		Blanking	
Input	Input	$\begin{vmatrix} 1_1 & 1_2 & 1_3 & \dots & 1_{N-1} & 1_N \end{vmatrix}$	Output	Input	$\begin{vmatrix} 1 & 1_2 & 1_3 & \dots & 1_{N-1} & 1_N \end{vmatrix}$	Input	$I_1 I_2 I_3 \dots \mid_{N-1} \mid_N$
Н		$H \ R_1 \ R_2 \ \dots R_{N-2} R_{N-1}$	R_{N-1}				
L		$L R_1 R_2 \dots R_{N-2} R_{N-1}$	R_{N-1}				
Χ		$R_1 R_2 R_3 \dots R_{N-1} R_N$	R _N				
		X X XX X	Χ	L	$R_1 \ R_2 \ R_3 \ \dots R_{N-1} R_N$		
		$P_1 P_2 P_3 \dots P_{N-1} P_N$	P _N	Н	$P_1 \ P_2 \ P_3 \ \dots P_{N-1} P_N$	L	$P_1 P_2 P_3 \dots P_{N-1} P_N$
					X X XX X	Н	

L = Low Logic Level


H = High Logic Level

X = Irrelevant

P = Present State

R = Previous State

TYPICAL APPLICATION



UCN-5900A AND UCN-5901A BIMOS LATCH/DRIVERS

FEATURES


- High-Voltage, High-Current Outputs
- Output Transient Protection
- CMOS, PMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Latches
- Output Sustaining Voltage of 90 V min.


These high-voltage, high-current latch/ drivers are comprised of four or eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. The bipolar CMOS combination provides an extremely low-power latch with maximum interface flexibility. The UCN-5900A contains four latch/drivers while the UCN-5901A contains eight latch/drivers.

The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power loads.

Both units feature open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 400 mA and will sustain at least 150 V in the OFF state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

FUNCTIONAL BLOCK DIAGRAM





The UCN-5900A 4-latch device is furnished in a standard 14-pin dual in-line plastic package. The UCN-5901A 8-latch device is furnished in a 22-pin dual in-line plastic package with row centers on 0.400" (10.16 mm) spacing. All outputs are pinned opposite their respective inputs to simplify circuit board layout.

ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Output Voltage, V _{CF}
Supply Voltage, V _{DD}
Input Voltage Range, $V_{IN} \dots -0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$
Continuous Collector Current, I _c 400 mA
Package Power Dissipation, Pp (UCN-5900A) 1.67 W*
(UCN-5901A) 2.0 W**
Operating Ambient Temperature Range, T_A -20° C to $+85^{\circ}$ C
Storage Temperature Range, T_s 55°C to + 125°C

^{*}Derate at the rate of 16.7 mW/ $^{\circ}$ C above $T_{A} = 25 ^{\circ}$ C.


^{**}Derate at the rate of 20 mW/°C above $T_A = 25$ °C.

ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}\text{C}$, $V_{DD}=5~\text{V}$ (unless otherwise specified)

			Applicable		Lin	nits	-
Characteristic		Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Curre	nt	I _{CEX}	$V_{CE} = 150 \text{ V}, T_{A} = +25^{\circ}\text{C}$			50	μΑ
		Language Control	$V_{CE} = 150 \text{ V}, T_{A} = +70^{\circ}\text{C}$			100	μΑ
Collector-Emitter		V _{CE(SAT)}	$I_c = 100 \text{ mA}$		1.2	1.4	٧
Saturation Voltage			$I_c = 200 \text{ mA}$	_	1.4	1.6	٧
			$I_{c} = 350 \text{ mA}, V_{dd} = 7.0 \text{ V}$		1.6	1.8	٧
Input Voltage		V _{IN(0)}				1.0	٧
		V _{IN(1)}	$V_{DD} = 12 V$	10.5	_	_	٧
			$V_{DD} = 5.0 \text{ V}$	3.5		-	٧
Input Resistance		R _{IN}	$V_{DD} = 12 V$	50	200	. —	kΩ
		Water Field	$V_{DD} = 10 \text{ V}$	50	300		kΩ
			$V_{DD} = 5.0 \text{ V}$	50	600		kΩ
Supply Current	1 7 11	I _{DD(ON)}	V _{DD} = 12 V, Outputs Open		1.0	2.0	mA
		(Each Stage)	$V_{DD} = 5.0 \text{ V}$, Outputs Open		0.7	1.0	mA
		I _{DD(OFF)}	All Drivers Off, All Inputs = 0 V	_	50	100	μΑ
Clamp Diode		l _R	$V_R = 150 \text{ V}, T_A = +25^{\circ}\text{C}$	_		50	μΑ
Leakage Current			$V_R = 150 \text{ V}, T_A = +70^{\circ}\text{C}$		-	100	μΑ
Clamp Diode Forward Voltage		V _F	$I_F = 350 \text{ mA}$		1.7	2.0	٧
Output Sustaining Voltage		V _{CE(SUS)}	$I_{OUT} = 25 \text{ mA}$	90	· 		٧

TIMING CONDITIONS

(Logic Levels are V_{DD} and Ground)



A.	Minimum data active time before strobe enabled (data set-up time)	100 ns
В.	Minimum data active time after strobe disabled (data hold time)	100 ns
C.	Minimum strobe pulse width	300 ns
D.	Typical time between strobe activation and output on to off transition	500 ns
Ε.	Typical time between strobe activation and output off to on transition	500 ns
	Minimum clear pulse width	
G.	Minimum data pulse width	500 ns

TRUTH TABLE

			OUTPUT	00	T _N
IN _N	STROBE	CLEAR	ENABLE	t-1	t
0	1	0	0	Х	0FF
1	1	0	0	Х	ON
Х	Χ	1	X	χ	0FF
Х	Χ	X	. 1	Х	OFF
Х	0	0	0	ON	ON
X	0	0	0	OFF	0FF

X = irrelevant

t-1 = previous output state

t = present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

UCN-5910A HIGH-VOLTAGE BIMOS 10-BIT SERIAL-INPUT LATCHED DRIVER


FEATURES


- 150 Volt Output Breakdown
- 50 mA push-pull outputs
- Low Power CMOS Logic
- Blanking and Strobe Functions
- High Data Rates—5 MHz.

The UCN-5910A is a 10-bit shift register latch driver which features 10 high-voltage push-pull outputs consisting of a bipolar sourcing device and a DMOS pull-down. These devices have been specifically designed to directly drive the grids or anodes of high voltage vacuum fluorescent displays (graphic panels and large alphanumeric) which require high voltage switching (80-150 V) to maintain adequate display brightness. The DMOS active pull-down function improves output switching over passive pulldowns which becomes especially important when driving loads of 100 V or more. Because of the output drive capability of this device (150 V, \pm 50 mA) and its relatively fast switching speed, it is also useful as an anode drive for a gas discharge display or as a driver for a piezo electric element in a drop on demand ink jet printer.

High impedance CMOS inputs, as well as fast data rates (5 MHz typically at $V_{\rm DD}=5$ V) make this device compatible with most uPs. When bussing several drive lines together, a pull-up resistor may be required to ensure a proper logic '1' level especially when interfacing with logic that has minimal sourcing capability (TTL, NMOS).

FUNCTIONAL BLOCK DIAGRAM





SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, all of the output buffers are low without affecting the information stored in the latches or shift register. With the BLANKING input low, the outputs are controlled by the state of the latches.


ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Driver Supply Voltage, V _{BB}	150 V
Output Current, Iour	± 50 mA
Logic Supply Voltage, V _{DD}	15 V
Input Voltage, $V_{iN} \dots - 0$	$.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Package Power Dissipation, Pp	
Operating Temperature Range, T _A	$-20^{\circ}\text{C to } +85^{\circ}\text{C}$
Storage Temperature Range, T _s	- 55°C to + 125°C
*Derate at the rate of 18.18 mW/°C above $T_a = 25^\circ$	C.


ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}$ C, $V_{BB}=150$ V, $V_{DD}=5$ V (unless otherwise specified)

			· ·		
				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	Output OFF, Blanking = 5 V, Output = 0 V	· . —	- 10	μΑ
Output Pulldown	l _{out}	Output OFF, Output $= 150$ V, Blanking $= V_{DD} = 5$ V	10	20	mA
Current		Output OFF, Output $= 150 \text{V}$, Blanking $= \text{V}_{\text{DD}} = 12 \text{V}$	25	50	mA
Output ON Voltage	V _{OUT(1)}	Output ON, $I_{OUT} = -40 \text{ mA}$	145	· · <u></u> · · ·	V
Output OFF Voltage	V _{OUT(0)}	Output OFF, $I_{OUT}=40$ mA, $Blanking=V_{DD}=12$ V		5.0	٧
Supply Current	I _{DD(OFF)}	$V_{DD} = 12 V$		10	μΑ
Input Voltage	V _{IN(1)}	$V_{DD} = 5 V$	3.5	5.3	V
		$V_{DD} = 12 \text{ V}$	10.5	12.3	٧
	V _{IN(0)}		- 0.3	+0.8	٧
Input Current	I _{IN(1)}	$V_{DD} = V_{IN} = 5 V$		100	μΑ
		$V_{DD} = V_{IN} = 12 \text{ V}$	_	40	μΑ
Input Impedance	Z _{IN}	$V_{DD} = 5 V$	50	- 	kΩ
Serial Data	R _{out}	$V_{DD} = 5 V$		20	kΩ
Output Resistance	Soft and All Control	$V_{DD} = 12 V$		6.0	kΩ
Supply Current	I _{BB}	Blanking = 0.8 V, All Drivers ON, Outputs OPEN		2.0	mA :
		Blanking = 5.0 V, All Outputs OPEN		100	μA

TYPICAL INPUT CIRCUIT




TYPICAL OUTPUT DRIVER



TIMING CONDITIONS

(Logic Levels are V_{DD} and V_{SS})



A.	Minimum data active time before clock pulse (data set-up time)	75 ns
В.	Minimum data active time after clock pulse (data hold time)	75 ns
C.	Minimum data pulse width	150 ns
D.	Minimum clock pulse width	150 ns
E.	Minimum time between clock activation and strobe	150 ns
F.	Minimum strobe pulse width	100 ns
G.	Typical time between strobe activation and output transition	1.0 μs

RELIABILITY OF SERIES UCN-4800A AND UCN-5800A BIMOS DRIVERS

THIS REPORT SUMMARIZES accelerated-life tests that have been performed on Series UCN-4800A and UCN-5800A BiMOS integrated circuits and provides information that can be used to calculate the failure rate at any junction operating temperature.

INTRODUCTION

Product-reliability improvement is a continuous and evolving process at Sprague Electric Company. Ongoing life tests, environmental tests, and stress tests are performed to establish failure rates and monitor established process-control procedures. Failures are analyzed to determine design changes or process improvements that can be implemented to improve device reliability.

The reliability of integrated circuits can be measured by qualification tests, burn-in, and accelerated-life tests:

- Qualification testing is performed at an ambient temperature of +125°C, reduced so as to limit junction temperature to +150°C, for 1000 hours with an LTPD = 5 in accordance with MIL-STD-883B. This testing is normally conducted in response to a specific customer request or requirement. Qualification testing highlights design problems or gross processing problems, but does not provide sufficient data to generate accurate failure-rate data in a reasonable period of time.
- 2) Burn-in is intended to remove infant-mortality rejects and is conducted at +150°C for 96 hours or at +125°C for 168 hours. An analysis of test results from Sprague Electric's Double-Deuce™ burn-in program found that most failures are due to slight parametric shifts. Catastrophic failures, which would cause user-equipment failure, are typically less than 0.1%.

3) Accelerated-life testing is performed at temperatures above +125°C and is used to generate failure-rate data.

ACCELERATED-LIFE TESTS

Sprague Electric performs accelerated-life tests on integrated circuits at junction temperatures of $+150^{\circ}\text{C}$ or $+175^{\circ}\text{C}$ at the recommended operating voltages. The internal power dissipation on some high-power circuits requires the ambient temperature to be lower than $+150^{\circ}\text{C}$ to keep the junction temperature between $+150^{\circ}\text{C}$ and $+175^{\circ}\text{C}$.

In these tests, failures are produced so that the statistical life distribution can be established. The distribution cannot be established without failures. High-temperature accelerated-life testing is necessary to accumulate data in reasonable time periods. It has been established that the failure mechanisms at all temperatures in these tests are identical. Temperatures above +175°C are not generally used for the following reasons:

- a) Industry-standard molding compounds degrade and release contaminants (halides) at approximately $+200^{\circ}\text{C}$.
- b) Life-test boards constructed with materials capable of withstanding exposure to temperatures greater than +175°C have been deemed to be cost prohibitive.
- c) Increases in junction leakage currents may increase the power dissipation and device temperature to an indeterminate level.

BIMOS AND COMPLEX ARRAYS (Continued)

Table I contains data produced by life tests that were conducted at +150°C. The data include the number of units in each sample, and the time periods during which failures occurred. The total time-ontest varies, with priority changes influencing allocation of oven and board space, as new products are introduced. The time intervals between test readings were chosen for ease of plotting on log-normal paper.

The acceleration factor calculated using the Arrhenius equation, and a 1 eV activation energy, is approximately $5 \times$ for each 25°C temperature rise in junction temperature and is multiplicative. This allows the data to be compared to qualification lifetest data by equating 200 hours at +150°C to 1000 hours at +125°C.

The data at the bottom of Table I are compiled by calculating the probability of success (P_s) , the cu-

mulative probability of success, the probability of failure (P_f) and the percentage of failed units in each time period.

The cumulative percent of failures is plotted on log-normal plotting paper in Figure 1. This paper has a logarithmic time-scale axis and a probability-scale axis. A log-normal distribution plots as a straight line. A line of best fit is drawn through the plotted points and extended to determine the median life-time at the 50% fail-point. The median life at a junction temperature of +150% is, in this case, 31,000 hours.

The log-normal distribution is commonly used because most semiconductor device data fit such a distribution.² When the median life has been found at the elevated temperature, it can be converted to the lower temperature of the actual application. The Arrhenius equation, which relates the reaction rate to temperature, is used to make this conversion.¹

TABLE I
TEST RESULTS AT T, = + 150°C

							HOURS ON TEST						
TEST NUMBER	QTY.	48	90	150	300	600	1200 NUMBER 0	1800 F FAILURE:	2400 S	3000	5000	6000	7000
1 2	35 25	0	0	0 3	0	0	0	0	0	0	0	5	7
3 4	21 30	0	1	4	9	_		_	_				
5 6	17 20	0	0	0	0 10	2	0	0	0	0	1	0	2
7	20 25	0	0	0 1	0	0 2	2	0 2	1	0 0	0 0	$\frac{1}{1}$	
9 10	25 25	0	0	0	1 0	0	0	0	0	0	2	TORONO CONTRACTOR OF THE PARTY	-
11 12	30 30	0	0 0	0	0 0	0	0	0				-	,
13 14 15	30 30	0	0	0	5 0	0	0 1	0	0 2	0	_		
16	26 30	0	0	0	0	_							
17 18	20 25	0	0	0	0	0	0	7 -		· <u> </u>			_
19 20 21	28 45 25	0	0	0 0 0	0	0 0 0	0			· -		_	_
TOTAL ON TEST		562	561	540	503	430	387	228	166	136	111	69	44
TOTAL FAILURE TOTAL GOOD	S	1 561	1 560	11 529	26 477	5 425	9 378	2 226	3 163	0 136	3 108	6 63	9 35
$\overline{P_s}$.998	.998	.980	.948	.988	.977	.991	.982	1.00	.973	.913	.795
Cumulative P_s $P_t = 1 - P_s$.998 .0 <u>.</u> 02	.996 .004	.976 .024	.926 .074	.915 .085	.894 .106	.886 .114	.870 .130	.870 .130	.846 .154	.773 .227	.615 .385
% Failures		0.18	.036	2.39	7.43	8.51	10.6	11.4	13.0	13.0	15.4	22.7	38.5




Figure 1
CUMULATIVE PERCENT FAILURES

The Arrhenius equation is:

 $V_r = V_r^o e^{-\epsilon/kT}$

where $V_r^o = a constant$

 ϵ = activation energy

k = Boltzmann's constant

T = absolute temperature in degrees Kelvin

An activation energy of 1.0 electron-volt was established by testing Series ULN-2000A, Series UDN-5710M, and Series UDN-2980A devices at multiple temperatures. Failure analysis of devices rejected during that testing also supports this activation energy, as failures were mainly due to increased leakages, reduced beta, and surface inversion.³

The median life-point is drawn on Arrhenius graph paper in Figure 2. The Arrhenius plot gives a graphical solution, rather than a mathematical solution, to the problem of equivalent median lifetime at any junction temperature. A line is drawn through this point (or points when multiple temperatures are used) with a slope of $\epsilon=1.0\,\text{eV}$.

Although not as statistically accurate as the median lifetime, the 5% fail-point can be read from Figure 1 and plotted parallel to the median-life line in Figure 2.

The median life at reduced junction temperatures can now be determined using Figure 2. It must be emphasized that this is junction temperature and *not* ambient temperature. The temperature rise at the junction due to internal power dissipation must be taken into account using the formula:

$$T_J = P_D \theta_{JA} + T_A$$
 or $T_J = P_D \theta_{JC} + T_C$

The median lifetime, or 50% fail-point, as graphically determined in Figure 2, is approximately 22 years at +125°C or 190 years at +100°C junction temperature.

The approximate failure rate (FR) may be determined from FR = 1/Median Life, where Median Life is taken from Figure 2 at the intersection of the junction-temperature line and median-life line. The actual instantaneous failure rate can be calculated using a Goldwaite plot.⁴ However, this approximation is very close. At $+100^{\circ}\text{C}$ the failure rate would be:

$$FR = 1/(1.7 \times 10^6 hours)$$

= 0.06%/1000 hours = 600 FIT
where FIT = failures per 10° unit-hours

Other failure-rate values have been calculated and appear in Table II.




Figure 2 MEDIAN LIFE

TABLE II
SERIES UCN-4800A AND UCN-5800A FAILURE RATE

T, (°C)	Median Life (h)	Failure Rate (%/1000h)	Failures In Time (No./109 unit-hours)
125	2×10^{5}	0.5	5000
100	1.7×10^{6}	0.06	600
75	1.7×10^{7}	0.006	60
50	3×10^8	0.0003	·· , · . · 3 , · ·

CONCLUSION

The relationship between temperature and failure rate is well documented and is an important factor in all designs. Load currents, duty cycle, and ambient temperature must be considered by the design engineer to establish a junction-temperature limit that provides a failure rate within design objectives.

Figure 2 shows that a design with a continuous operating junction temperature of $+100^{\circ}$ C (internal power dissipation plus external ambient temperature) would reach the 5% failure point in 3.8 years.

perature to $+75^{\circ}$ C increases the time to the 5% failure point to 42 years.

A complete sequence of environmental tests, including temperature cycle, pressure cooker, and biased humidity tests, are continuously monitored to ensure that assembly and package technology remain within established units.

The environmental tests and accelerated-life tests establish a base line for comparisons of new processes and materials.

REFERENCES

- 1) Manchester, K.E., and Bird, D.W., "Thermal Resistance: A Reliability Consideration," *IEEE Transactions*, Vol. CHMT-3, No. 4, 1980, pp. 580-587 (Sprague Technical Paper TP 80-2).
- 2) Peck, D. S., and Trapp, O. D., Accelerated Testing Handbook, Technology Associates, 1978, pp. 2-1 through 2-6.
- 3) ibid., p. 6-7.
- 4) Goldwaite, L. R., "Failure Rate Study for the Log-Normal Lifetime Model," *Proceedings of the 7th Symposium on Reliability and Quality Control*, 1961, pp. 208-213.

BIMOS II POWER DRIVERS

THE second generation of merged CMOS/bipolar integrated circuits extends the lead in innovative interface forged by Sprague Electric's original BiMOS power drivers.

Higher-density CMOS logic gives BiMOS II integrated circuits improved switching speeds at reduced costs. With a 5 V supply, second generation BiMOS typically operates at data input rates above 5 MHz; at 12 V, significantly higher speeds are obtainable. The BiMOS II series also offers new and improved functions, as shown below:

BiMOS II Type Number	CMOS Input Logic	Bipolar Output Ratings*	Original BiMOS Type Number
UCN-5800A	Quad Latch	350 mA/50 V Sinkt	UCN-4401A
UCN-5801A	8-Bit Latch	350 mA/50 V Sinkt	UCN-4801A
UCN-5810A	10-Bit Serial/Parallel and Latches	- 25 mA/60 V Source	UCN-4810A
UCN-5810A-1	10-Bit Serial/Parallel and Latches	- 25 mA/80 V Source	UCN-4810A-1
UCN-5812A	20-Bit Serial/Parallel and Latches	- 25 mA/60 V Source	None
UCN-5812A-1	20-Bit Serial/Parallel and Latches	- 25 mA/80 V Source	None
UCN-5813/14B	Quad Latch	1.5 A/50 V Sinkt	None
UCN-5813/14B-1	Quad Latch	1.5 A/80 V Sinkt	None
UCN-5815A	8-Bit Latch	- 25 mA/60 V Source	UCN-4815A
UCN-5815A-1	8-Bit Latch	- 25 mA/80 V Source	UCN-4815A-1
UCN-5818A	32-Bit Serial/Parallel and Latches	- 25 mA/60 V Source	None
UCN-5818A-1	32-Bit Serial/Parallel and Latches	– 25 mA/80 V Source	None
UCN-5821A	8-Bit Serial/Parallel and Latches	350 mA/50 V Sink	UCN-4821A
UCN-5822A	8-Bit Serial/Parallel and Latches	350 mA/80 V Sink	UCN-4822A
UCN-5823A	8-Bit Serial/Parallel and Latches	350 mA/100 V Sink	UCN-4823A
UCN-5825A	4-Bit Serial/Parallel and Latches	1.75 A/60 V Sinkt	None
UCN-5826B	4-Bit Serial/Parallel and Latches	1.75 A/80 V Sinkt	None
UCN-5832A	32-Bit Serial/Parallel and Latches	100 mA/40 V Sink	None
UCN-5841A	8-Bit Serial/Parallel and Latches	350 mA/50 V Sinkt	None
UCN-5842A	8-Bit Serial/Parallel and Latches	350 mA/80 V Sinkt	None
UCN-5843A	8-Bit Serial/Parallel and Latches	350 mA/100 V Sinkt	None
UCN-5851/52A	32-Bit Serial/Parallel	±50 mA/200 V Sink/Source	None
UCN-5853/54A	32-Bit Serial/Parallel and Latches	± 15 mA/60 V Sink/Source	None
UCN-5890A/B	8-Bit Serial/Parallel and Latches	- 350 mA/80 V Sourcet	None
UCN-5891A/B	8-Bit Serial/Parallel and Latches	- 350 mA/50 V Sourcet	None
UCN-5895A	8-Bit Serial/Parallel and Latches	- 120 mA/50 V Sourcet	None

^{*}Current ratings are maximum test condition; voltage ratings are absolute maximum allowable. †Internal transient-suppression diodes included for inductive-load protection.

Reliable, single-chip BiMOS II solutions are available for a wide variety of peripheral and power interface problems. Two or more devices are no longer required to interface low-level (TTL, CMOS, NMOS, PMOS) LSI or microprocessor functions with power loads such as LEDs, gas-discharge or vacuum-fluorescent displays, relays, solenoids, thermal printers, motors, impact printer hammers, and incandescent lamps. Since all BiMOS devices include logic and control in addition to power functions, they also free the microprocessor from many housekeeping tasks.


INCANDESCENT LAMP DRIVERS

EACH of the UCN-5800A or UCN-5801A open-collector Darlington outputs will sink up to $500\,\text{mA}$ and will sustain at least $50\,\text{V}$ in the OFF state. The high peak current rating of these devices allows their use with the high inrush $(10\,\times)$ currents normally associated with incandescent lamps. Internal diodes can be used to perform the lamp test function. Package power limitations normally disallow simultaneous and continuous operation of all outputs at the rated maximum current: Either a reduction in output current or a

suitable combination of duty cycle and number of active outputs is usually required.

The UCN-5800A is supplied in a standard 14-lead DIP. The UCN-5801A is furnished in a 22-lead DIP with 0.400" row spacing.


Output Voltage	45 V
Logic Supply Voltage Range	5.0V to $12V$
Continuous Output Current	350 mA



PLANAR GAS-DISCHARGE DISPLAY DRIVERS

COMBINING the high-voltage UCN-5810A-1, UCN-5812A-1, or UCN-5818A-1 serial-input, latched source driver with the UCN-5823A serial-input, latched sink driver provides a simple way to drive multiplexed high-voltage planar gas-discharge displays.


Output Voltage	
UCN-5810A-1, UCN-5812A-1, UCN-5818A-1	75 V
UCN-5823A	95 V
Logic Supply Voltage Range	5.0 V to 12 V
Continuous Output Current	
UCN-5810A-1, UCN-5812A-1, UCN-5818A-1	– 25 mA
UCN-5823A	350 mA



VACUUM-FLUORESCENT DISPLAY DRIVERS

THE UCN-5815A 8-bit, latched, source driver provides a practical means of driving the segments, dots (matrix panel), or bars of multiplexed high-voltage vacuum-fluorescent displays. The UCN-5810A (10-bit), UCN-5812A (20-bit), or UCN-5818A (32-bit) serial-input, latched source drivers are well-suited for use as character or digit drivers. The high-voltage versions (suffix -1) can also be used to drive the anodes of planar gas-discharge displays.

Output Voltage	
UCN-5810A, UCN-5812A, UCN-5818A	55 V
UCN-5810A-1, UCN-5812A-1, UCN-5818A-1	,
Logic Supply Voltage Range	\dots 5.0 V to 12 V
Continuous Output Current	– 25 mA



MULTIPLEXED INCANDESCENT LAMP DRIVERS

N ORDER to obtain brightness equivalent to normal d-c operation, multiplexed incandescent displays must be operated at a voltage:

$$E_{MPX} = E_{DC} \sqrt{N}$$

where E_{MPX} = the recommended operating supply voltage,

E_{DC} = the rated d-c lamp voltage, andN = the number of digits being multiplexed.


Multiplexed lamps also require isolation diodes to prevent sneak series/parallel paths to unaddressed elements.

Serial-input, latched source drivers provide simple, compact, and economical segment drivers for mutiplexed incandescent lamp applications. The UCN-5890A/B and UCN-5891A/B feature high-voltage, high-current (500 mA, peak) Darlington outputs. The UCN-5895A has saturated outputs for minimum voltage drop and will source up to 250 mA per driver. The drivers are supplied in an economical 16-pin "A" package or, for improved package power dissipation, a 22-pin "B" package. In either package style, UCN-5890, UCN-5891 and UCN-5895 are pincompatible except for output ratings.

High-current UCN-5825B or UCN-5826B serial-input, latched sink drivers are used to drive the digits. Their high peak current rating is required to withstand the substantial inrush currents created by cold filaments. These BiMOS II power drivers also include internal thermal shutdown circuitry.

Output Voltage	
UCN-5825B	55 V
UCN-5826B	75 V
UCN-5890A/B	75 V
UCN-5891A/B	45 V
UCN-5895A	45 V
Logic Supply Voltage Range 5.0	V to 12 V

Continuous Output Curr	ent
UCN-5825B	1.75 A
UCN-5826B	1.75 A
UCN-5890A/B	– 350 mA
UCN-5891A/B	– 350 mA
UCN-5895A	120 mA




MULTIPLEXED LED DRIVERS

ATCHED source drivers are simple, compact, and economical segment drivers for multiplexed LED and incandescent lamp applications. The UCN-5895A features saturated outputs for minimum voltage drop. It sources a minimum of 120 mA per driver. The source driver is supplied in an economical 16-pin 'A' package.

A typical common-cathode LED display driver application is shown below. The high-current UCN-5821A, a latched sink driver, is used to drive the digits. Common-anode LED displays would require the use of the UCN-5891A source driver and UCN-5821A sink driver.

In order to obtain sufficient brightness, multiplexed LED displays must typically be operated at greatly increased current. Appropriate current limiting is required.


Output Voltage
UCN-5821A
UCN-5890A/B75 \
UCN-5891A/B45 \
UCN-5895A
Logic Supply Voltage Range 5.0 V to 12 V
Continuous Output Current
UCN-5821A
UCN-5890A/B − 350 m/s
UCN-5891A/B
UCN-5895A



UNIPOLAR MOTOR DRIVERS

PRIVING unipolar motors is but one of the many successful applications for the UCN-5800A, UCN-5801A, UCN-5813B, and UCN-5814B BIMOS II latched sink drivers. The UCN-5801A is an eight-channel driver. The rest are four-channel drivers. The UCN-5814B includes CHIP ENABLE and CLEAR functions. Its larger 22-lead dual in-line package also allows increased package power dissipation without the use of an external heat sink. All devices contain CMOS data latches, CMOS control circuitry, and high-voltage, high-current bipolar Darlington outputs. Internal transient-protection diodes for use with inductive loads are included with all devices.

Output Voltage (Inductive Load)	
UCN-5800A, UCN-5801A,	
UCN-5813B, UCN-5814B	35 V
UCN-5813B-1, UCN-5814B-1	50 V
Logic Supply Voltage Range 5.0	V to 12 V
Continuous Output Current	
UCN-5800A	
· · · · · · · · · · · · · · · · · · ·	
UCN-5800A	. 350 mA




THERMAL PRINTHEAD DRIVER

DESIGNED primarily for use with thermal printheads, the UCN-5832A is optimized for low output-saturation voltage and high-speed operation. Each device has 32 bipolar, open-collector saturated outputs, a CMOS data latch for each driver, a 32-bit CMOS shift register, and CMOS control circuitry. A CMOS serial data output allows these devices to be cascaded in applications requiring more than 32 bits.

The UCN-5832A is supplied in a 40-pin DIP

with 0.600" row spacing. Under normal conditions, all outputs will sustain 100 mA continuously without derating. They can also be supplied in unpackaged chip form or in a leaded chip carrier.

Output Voltage	40 V
Logic Supply Voltage Range	5.0 V to 12 V
Continuous Output Current	100 mA




IMPACT PRINT-HAMMER DRIVERS

THE UCN-5825B and UCN-5826B 4-bit shift register/latched drivers are specifically designed for use with high-current inductive loads such as impact printers, solenoid, relays, and stepper motors. A CMOS serial data output allows cascading drivers where more than 4 bits is required. Except for output-voltage ratings, the two drivers are identical.

A bilevel current driver is shown. This application takes advantage of the split supply capability of the device. A relatively high turn-on current provides for high-speed operation and overcomes the inertia of a heavy solenoid or relay armature. The reduced holding current generates minimum heat and allows for improved power supply efficiency.

Output Voltage (Inductive Load)		
UCN-5825B	,	35 V
UCN-5826B	,	60 V
Logic Supply Voltage Range		5.0 V to 12 V
Continuous Output Current		1.75 A



RELAY AND SOLENOID DRIVERS


 $B^{\,iMOS\,II}$ DRIVERS provide an interface flexibility beyond the reach of standard logic buffers and power-driver arrays. Drivers with internal transient-suppression diodes are ideal for use with relay and solenoid loads.

Series UCN-5840A sink drivers feature isolated logic and power grounds that allow split-supply operation or isolated grounds for reduction of transients and noise currents on common logic/load ground lines. The UCN-5890A and UCN-5890B source drivers require load supply voltages of at least 20 V. For lower-voltage operation, the UCN-5891A or UCN-5891B is recommended.

The serial DATA OUTPUT allows cascading for

interface applications requiring additional drive lines. The OUTPUT ENABLE can also provide a CHIP ENABLE function that uses a minimum number of drive lines to control output from several packages in a simple multiplex scheme.

Output Voltage (Inductive Load)
UCN-5841A
UCN-5842A50 V
UCN-5843A
UCN-5890A/B50 V
UCN-5891A/B35 V
Logic Supply Voltage Range 5.0 V to 12 V
Continuous Output Current




MULTI-CHANNEL INTERFACE TO HIGH-POWER LOADS


SPRAGUE BIMOS II power drivers can also be used as multi-channel pre-drivers for discrete high-current semiconductors, reducing the need for many discrete components. BiMOS II sink drivers provide enough switching current to the bases of discrete PNP power transistors for load currents of up to 20 A. Higher load currents can be obtained by using power Darlington devices. BiMOS II source drivers may require discrete Darlington power drivers for significant load currents, but have the advantage of allowing rather wide load-voltage swings.

Higher voltage requirements can be satisfied with discrete semiconductors or with the BiMOS III devices described below.

For a-c loads, source drivers can be used to provide gate current (with appropriate current limiting) to a power SCR or triac. This scheme can provide an economical approach to many applications such as driving incandescent lamps or a-c motors with current levels of up to 20 A.



Dwg. No. A-11,744A




SERIES UCN-5900 BIMOS III HIGH-VOLTAGE INTERFACE DRIVERS

THE original UCN-4800 BiMOS interface integrated circuit designs evolved into high-speed UCN-5800 BiMOS II designs. Improvements continue with the new 150 V Sprague Series UCN-5900 *BiMOS III* designs.

Original BiMOS Type Number	BiMOS II Type Number	BiMOS III Type Number
UCN-4401A (50 V)	UCN-5800A (50 V)	UCN-5900A (150 V)
UCN-4801A (50 V)	UCN-5801A (50 V)	UCN-5901A (150 V)
UCN-4810A-1 (80 V)	UCN-5810A-1 (80 V)	UCN-5910A (150 V)

Detailed information on the new BiMOS III parts is available directly from the factory in Worcester, Mass., Telephone (617) 853-5000.



	GENERAL INFORMATION	
	HIGH-VOLTAGE INTERFACE DRIVERS	2
	HIGH-CURRENT INTERFACE DRIVERS	3
	BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	4
卜	MILITARY AND AEROSPACE DEVICES	5
7	RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
	VIDEO AND TELEVISION INTEGRATED CIRCUITS	7
	AUDIO POWER AMPLIFIERS	8
	HALL EFFECT DEVICES	9
	TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	10
	CUSTOM DEVICES	
	PACKAGE INFORMATION	19



SECTION 5-MILITARY AND AEROSPACE DEVICES

UDS-0400H/R through UDS-0533H/R Quad Power and Relay Drivers	5-98
UHC/UHD-400 through 433-1 Quad Power and Relay Drivers	
UHC/UHD-500 through 533 Quad Power and Relay Drivers	See UDS-0500H
ULS-2001H through 2015H 7-Channel Darlington Drivers	
ULS-2001R through 2015R 7-Channel Darlington Drivers	+
ULS-2021H through 2025H 7-Channel, 95 V Darlington Drivers	+
ULS-2064H through 2077H Quad 1.5 A Darlington Switches	4
ULS-2801H through 2815H 8-Channel Darlington Drivers	4
ULS-2801R through 2815R 8-Channel Darlington Drivers	
ULS-ZOUIN HINURII ZOUN O-GHAIHIEI DAHIIIRUH DHIVEIS	1
ULS-2821H through 2825H 8-Channel, 95 V Darlington Drivers	
UDS-2953V 2 A Full-Bridge Motor Driver	
UDQ-2956R and 2957R Negative Supply, 5-Channel Source Drivers	
UDS-2981H through 2984H 8-Channel Source Drivers	1
UDS-3611H through 3614H Dual Peripheral and Power Drivers	†
ULS-3751V Power Operational Amplifier	***************************************
ULS-3755V Dual Power Operational Amplifier	
ULS-3859H/R Low-Power, Narrow-Band, F-M I-F System	
UCS-4401H and 4801H BiMOS Latched Drivers	
UCS-4810H Hermetic BiMOS 10-Bit, Serial-Input, Latched Driver	
UCS-4815H Hermetic BiMOS Latch/Source Driver	
UCS-4821H through 4823H Hermetic BiMOS 8-Bit, Serial-Input, Latched Drivers	
UDS-5703H through 5707H Quad Peripheral and Power Drivers	+
UDS-5711H through 5714H Dual Peripheral and Power Drivers	+
UDS-5733H Quad NOR Peripheral and Power Driver	+
UDS-5791H Quad PIN Diode Driver	+
UCS-5800R and 5801R BiMOS II Latched Drivers	5 100
UCS-5810R BIMOS II 10-Bit Serial-In, Latched Driver	3-100
UCS-JOI ON DINION II 10-DIL SCHOL-III, LOLCHEU DIIVEI	
UCS-5815R BiMOS II 8-Channel Latched Source Driver	
UCS-5821R through 5823R BiMOS II 8-Bit Serial-In, Latched Drivers	
See Also:	
ULS-2045H NPN Transistor Array	†
ULS-2083H Independent NPN Transistor Array	
ULS-2140H Quad Current Switch	†
UGS-3019T/U, 3020T/U, and 3030T/U Digital Hall Effect Switches	
UGS-3503U Ratiometric, Linear Hall Effect Sensor	9-65
ULQ/ULS-8126R (SG2526/1526) SMPS Controllers	
ULS-8160R (SE5560) SMPS (PWM) Control	
Quality Assurance Flow Chart	
Double-Deuce Program for High-Reliability Devices	
High-Reliability Corganing to MIL-STD, 883	4
High-Reliability Screening to MIL-STD-883	T
Hermetic Devices and High-Reliability Screening	
Application Man	
Application Note: BiMOS Power Drivers to MIL-STD-883	
BIMOS Power Drivers to MIL-STD-883	†
#Complete information is provided in Data Book WP 503	

^{*}New product. Contact factory for detailed information.

SERIES UDS-0400H/R, UDS-0400H/R-1, UDS-0500H/R POWER & RELAY DRIVERS

—Hermetically Sealed

FEATURES

- 500 mA Output Current-Sink Capability
- Four Logic Types
- Pinning Compatible with 54/74 Logic Series
- High-Voltage Output: 100 V Series UDS-0500H/R 70 V Series UDS-0400H/R-1 40 V Series UDS-0400H/R


THE 48 HERMETIC DEVICES in these three versatile interface series each combine logic gates and high-current switching transistors on the same chip. The integrated circuits drive incandescent lamps, relays, solenoids, and other peripheral power loads.

Four of eight logic/output configurations are shown at right. For others, see following pages. Drivers rated for use with inductive loads have internal transient-suppression diodes. Three minimum output-breakdown voltage ratings are available: 40 V (Series UDS-0400H/R), 70 V (Series UDS-0400H/R-1), and 100 V (Series UDS-0500H/R).

These devices are supplied in either the popular glass/metal side-brazed 14-pin hermetic package (suffix "H") or lower-cost ceramic/glass cer-DIP hermetic packages (suffix "R"). Both package styles conform to the dimensional requirements of MIL-M-38510 and are rated for operation over the full military temperature range of -55° C to $+125^{\circ}$ C.

Reverse-bias burn-in and 100% high-reliability screening are standard for all Series UDS-0400H, UDS-0400H-1, and UDS-0500H devices. The tests are optional for series UDS-0400R, UDS-0400R-1, and UDS-0500R.

Series UDS-0400H, UDS-0400H-1, and Series UDS-0500H were previously manufactured as the Series UHD-400, UHD-400-1, and UHD-500. Power and relay drivers in flat-pack packages, Series UHC-400, UHC-400-1, and UHC-500, will continue to be



available on special order as Series UDS-0400J, UDS-0400J-1, and UDS-0500J.

Device Part Number Designation

Pa	rt Numbe	rs*	Function
0400	0400-1	0500	Quad 2-Input AND
0402	0402-1	0502	Quad 2-Input OR
0403	0403-1	0503	Quad OR for Inductive Loads
0406	0406-1	0506	Quad AND for Inductive Loads
0407	0407-1	0507	Quad NAND for Inductive Loads
0408	0408-1	0508	Quad 2-Input NAND
0432	0432-1	0532	Quad 2-Input NOR
0433	0433-1	0533	Quad NOR for Inductive Loads


*Complete part number includes the prefix "UDS-" and a suffix that identifies package style.

5

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	٧
Output Voltage, V _{IN}	٧
Output Off-State Voltage, V _{OFF}	
Series UDS-0400H/R	٧
Series UDS-0400H/R-1	٧
Series UDS-0500H/R	
Output On-State Sink Current, Ion	
(one driver)	ıA
(total package)	
Suppression Diode Off-State Voltage, V _R	
Series UDS-0400H/R	۷
Series UDS-0400H/R-1	
Series UDS-0500H/R	
Suppression Diode On-State Current, I _F 500 m	Α
Operating Free-Air Temperature Range, $T_A ext{} - 55^{\circ}\text{C}$ to $+ 125^{\circ}$	
Storage Temperature Range, T $_{\rm S}$	С

ALLOWABLE PACKAGE POWER DISSIPATION



Dwg.No. A-10,884A

RECOMMENDED OPERATING CONDITIONS

Min.	Nom.	Max.	Units
Supply Voltage (V _{cc}) 4.5	5.0	5.5	٧
Operating Temperature Range - 55	+ 25	+ 125	°C
Current into Any Output (ON State) —		250	mA

SWITCHING CHARACTERISTICS at $T_A = +25^{\circ}\text{C}$, $V_{cc} = 5.0 \text{ V}$

				Lir	nits	
Characteristic	Series	Test Conditions (Note 3)	Min.	Тур.	Max.	Units
Turn-On Delay Time	UDS-0400H/R	$V_{\rm S} = 40 \text{V}, R_{\rm L} = 265 \Omega (6 \text{W})$		200	500	ns
(t _{pd0})	UDS-0400H/R-1	$V_{s} = 70 \text{ V}, R_{L} = 465\Omega (10 \text{ W})$	<u> </u>	200	500	ns
	UDS-0500H/R	$V_{\rm S} = 100 \text{V}, R_{\rm L} = 670 \Omega (15 \text{W})$		200	500	ns
Turn-Off Delay Time	UDS-0400H/R	$V_{\rm S} = 40 \rm V, R_{\rm L} = 265 \Omega (6 \rm W)$	-	300	750	ns
(t _{pd1})	UDS-0400/R-1	$V_{s} = 70 \text{ V}, R_{L} = 465\Omega (10 \text{ W})$	-	300	750	ns
	UDS-0500/R	$V_{\rm S} = 100 \text{V}, R_{\rm L} = 670 \Omega (15 \text{W})$		300	750	ns


NOTES:

- 1. Each input tested separately.
- 2. Voltage values shown in the test-circuit waveforms are with respect to network ground terminal.
- 3. $C_{\rm t}=15$ pF. Capacitance value specified includes probe and test fixture capacitance.

INPUT PULSE CHARACTERISTICS

$V_{in(0)} = 0 V$	$t_f = 7.0 \text{ns}$	$t_p = 1.0 \mu s$
$V_{in(0)} = 0 V$ $V_{in(1)} = 3.5 V$	$t_r = 14 \text{ ns}$	PRR = 500 kHz


UDS-0400H/R, UDS-0400H/R-1, UDS-0500H/R **Quad 2-Input AND Power Drivers**




ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

					Test Co	nditions			Lim	nits	
Characteristic	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I _{CEX}		UDS-0400H/R	4.5 V	2.0 V	2.0 V	40 V	_		100	μΑ
Current			UDS-0400H/R-1	4.5 V	2.0 V	2.0 V	70 V			100	μΑ
			UDS-0500H/R	4.5 V	2.0 V	2.0 V	100 V	_	_	100	μΑ
Output Voltage	V _{CE(SAT)}	+ 25°C	All	4.5 V	0.8 V	4.5 V	150 mA	_		0.5	٧
				4.5 V	0.8 V	4.5 V	250 mA			0.7	٧
		+ 125°C	All	4.5 V	0.8 V	4.5 V	150 mA	_		0.6	٧
				4.5 V	0.8 V	4.5 V	250 mA		_	0.8	٧
Input Voltage	V _{IN(1)}		All	4.5 V			_	2.0		_	٧
	V _{IN(0)}		All	4.5 V				_		0.8	٧
Input Current	I _{IN(0)}		All	5.5 V	0.4 V	4.5 V		_	- 550	-800	μΑ
(Note 2)	I _{IN(1)}		All	5.5 V	2.4 V	- 0 V				40	μΑ
				5.5 V	5.5 V	0 V				1000	μΑ
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	5.0 V	5.0 V	<u> </u>	_	4.0	7.5	mA
(Each Gate)	I _{CC(0)}	+ 25°C	All	5.5 V	0 V	0 V			17.5	26.5	mA


- 1. All typical values are at $V_{cc}=5.0$ V, $T_{A}=+25^{\circ}$ C. 2. Each input is tested separately.





^{*}Includes probe and test fixture capacitance.


UDS-0402H/R, UDS-0402H/R-1, UDS-0502H/R Quad 2-Input OR Power Drivers




ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

		I			Test Co	nditions			Lin	nits	
Characteristic	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I _{CEX}		UDS-0402H/R	4.5 V	2.0 V	0 V	40 V			100	μΑ
Current			UDS-0402H/R-1	4.5 V	2.0 V	0 V	70 V	_		100	μΑ
			UDS-0502H/R	4.5 V	2.0 V	0 V	100 V		-	100	μΑ
Output Voltage	V _{CE(SAT)}	+ 25°C	All	4.5 V	0.8 V	0.8 V	150 mA	_		0.5	٧
				4.5 V	0.8 V	0.8 V	250 mA	_		0.7	٧
		+ 125°C	All	4.5 V	0.8 V	0.8 V	150 mA			0.6	٧
				4.5 V	0.8 V	0.8 V	250 mA			0.8	٧
Input Voltage	V _{IN(1)}		All	4.5 V	_	_		2.0			٧
	V _{IN(0)}	-	All	4.5 V						0.8	٧
Input Current	I _{IN(O)}	· · <u></u>	All	5.5 V	0.4 V	4.5 V		_	- 550	- 800	μΑ
(Note 2)	I _{IN(1)}	_	All	5.5 V	2.4 V	0 V				40	μΑ
				5.5 V	5.5 V	0 V	-			1000	μΑ
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	5.0 V	5.0 V	_		4.1	7.5	mA
(Each Gate)	I _{CC(0)}	+ 25°C	All	5.5 V	0 V	0 V			18	26.5	mA


- 1. All typical values are at $V_{cc} = 5.0 \text{ V}, T_A = +25 ^{\circ}\text{C}.$
- 2. Each input is tested separately.





^{*}Includes probe and test fixture capacitance.


UDS-0403H/R, UDS-0403H/R-1, UDS-0503H/R **Quad OR Relay Drivers**




ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

	r`				Toot Co	nditions			Lie	nits	
							· · · · · · · · · · · · · · · · · · ·		LIF	IIIS	
Characteristic	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I _{CEX}		UDS-0403H/R	4.5 V	2.0 V	0 V	40 V			100	μΑ
Current			UDS-0403H/R-1	4.5 V	2.0 V	0 V	70 V			100	μΑ
			UDS-0503H/R	4.5 V	2.0 V	0 V	100 V			100	μΑ
Output Voltage	V _{CE(SAT)}	+ 25°C	All	4.5 V	0.8 V	0.8 V	150 mA			0.5	٧
				4.5 V	0.8 V	0.8 V	250 mA	_		0.7	٧
		+ 125°C	All	4.5 V	0.8 V	0.8 V	150 mA			0.6	ν
				4.5 V	0.8 V	0.8 V	250 mA			0.8	٧
Input Voltage	V _{IN(1)}		All	4.5 V				2.0			٧
	V _{IN(0)}	_	All	4.5 V			_	_		0.8	٧
Input Current	I _{IN(0)}	_	All	5.5 V	0.4 V	4.5 V		_	- 550	-800	μΑ
(Note 2)	I _{IN(1)}	_	All	5.5 V	2.4 V	0 V		_		40	μΑ
				5.5 V	5.5 V	0 V			, —	1000	μΑ
Strobe Input	I _{IN(1)}		All	5.5 V	0.4 V	4.5 V		_	-1.1	- 1.6	mA
Current	I _{IN(O)}	_	All	5.5 V	2.4 V	0 V		_	,	100	μΑ
				5.5 V	5.5 V	0 V				1000	μΑ
Diode Leakage Current (Note 3)	I _R		All	5.0 V	0 V	0 V	Open	_		200	μΑ
Diode Forward Voltage	V _F		All	5.0 V	5.0 V	5.0 V	200 mA		1.5	1.75	٧
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	0 V	0 V			6.0	7.5	mA
(Each Gate)	I _{CC(0)}	+ 25°C	All	5.5 V	5.0 V	5.0 V		_	20	26.5	mA


- 1. All typical values are at $V_{cc} = 5.0 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$.
- Excluding strobe input; each input is tested separately.
 Measured at rated minimum output-breakdown voltage.





^{*}Includes probe and test fixture capacitance.


UDS-0406H/R, UDS-0406H/R-1, UDS-0506H/R **Quad AND Relay Drivers**





ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

Characteristic					Test Co	nditions			Lin	nits	
	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse Current	I _{CEX}	_	UDS-0406H/R	4.5 V	2.0 V	2.0 V	40 V			100	μΑ
			UDS-0406H/R-1	4.5 V	2.0 V	2.0 V	70 V	_		100	μΑ
			UDS-0506H/R	4.5 V	2.0 V	2.0 V	100 V	5 - ≟- 5		100	μΑ
Output Voltage V _{CE(SAT)}	V _{CE(SAT)}	+ 25°C	All	4.5 V	0.8 V	4.5 V	150 mA	_		0.5	٧
				4.5 V	0.8 V	4.5 V	250 mA	- X		0.7	٧
		+125°C	All	4.5 V	0.8 V	4.5 V	150 mA			0.6	٧
				4.5 V	0.8 V	4.5 V	250 mA	-		0.8	V
Input Voltage V _{IN(1)} V _{IN(0)}	V _{IN(1)}	-	All	4.5 V	_	_	-	2.0	- ·	_	V
	V _{IN(0)}		All	4.5 V	_		_			0.8	٧
Input Current	I _{IN(0)}		AII	5.5 V	0.4 V	4.5 V		_	- 550	-800	μΑ
(Note 2)	 _{IN(1)}		All	5.5 V	2.4 V	0 V	-			40	μΑ
				5.5 V	5.5 V	0 V	_		7. 4	1000	μΑ
Strobe Input	I _{IN(1)}	_	All	5.5 V	0.4 V	4.5 V			-1.1	-1.6	mA
Current	I _{IN(0)}		All	5.5 V	2.4 V	0 V	_			100	μΑ
				5.5 V	5.5 V	0 V				1000	μΑ
Diode Leakage Current (Note 3)	I _R	_	All	5.0 V	0 V	0 V	Open			200	μΑ
Diode Forward Voltage	V _F		All	5.0 V	5.0 V	5.0 V	200 mA		1.5	1.75	٧
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	5.0 V	5.0 V		_	4.0	7.5	mA
(Each Gate)	I _{cc(0)}	+ 25°C	All	5.5 V	0 V	0 V			17.5	26.5	mA


- 1. All typical values are at $V_{cc}=5.0$ V, $T_{A}=+25^{\circ}$ C. 2. Excluding strobe input; each input is tested separately.
- 3. Measured at rated minimum output-breakdown voltage.








UDS-0407H/R, UDS-0407H/R-1, UDS-0507H/R **Quad NAND Relay Drivers**





ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

	-				Test Co	nditions			Lin	nits	
Characteristic	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I _{CEX}		UDS-0407H/R	4.5 V	0.8 V	4.5 V	40 V	_		100	μΑ
Current			UDS-0407H/R-1	4.5 V	0.8 V	4.5 V	70 V			100	μΑ
			UDS-0507H/R	4.5 V	0.8 V	4.5 V	100 V			100	μΑ
Output Voltage	V _{CE(SAT)}	+ 25°C	All	4.5 V	2.0 V	2.0 V	150 mA			0.5	V
			·	4.5 V	2.0 V	2.0 V	250 mA			0.7	٧
		+ 125°C	All	4.5 V	2.0 V	2.0 V	150 mA	_		0.6	٧
			. `	4.5 V	2.0 V	2.0 V	250 mA	_		0.8	٧
Input Voltage	V _{IN(1)}		All	4.5 V	_			2.0			٧
	V _{IN(0)}		All	4.5 V	-					0.8	٧
Input Current	I _{IN(0)}		All	5.5 V	0.4 V	4.5 V			- 550	- 800	μΑ
(Note 2)	I _{IN(1)}	_	All	5.5 V	2.4 V	0 V	_	_		40	μΑ
				5.5 V	5.5 V	0 V				1000	μΑ
Strobe Input	I _{IN(1)}		All	5.5 V	0.4 V	4.5 V			-1.1	-1.6	mA
Current	I _{IN(0)}		All	5.5 V	2.4 V	0 V				100	μΑ
•				5.5 V	5.5 V	0 V		_		1000	μΑ
Diode Leakage Current (Note 3)	I _R		All	5.0 V	0 V	0 V	Open			200	μΑ
Diode Forward Voltage	V _F	_	All	5.0 V	5.0 V	5.0 V	200 mA	_	1.5	1.75	V
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	0 V	0 V	_		6.0	7.5	- mA
(Each Gate)	I _{CC(0)}	+ 25°C	All	5.5 V	5.0 V	5.0 V		_	20	26.5	mA


- 1. All typical values are at $V_{cc}=5.0$ V, $T_{A}=+25^{\circ}$ C. 2. Excluding strobe input; each input is tested separately.
- 3. Measured at rated minimum output-breakdown voltage.








UDS-0408H/R, UDS-0408H/R-1, UDS-0508H/R **Quad 2-Input NAND Power Drivers**




ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

			-h		90 \	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,			
		1.22			Test Co	nditions			Lin	nits	
Characteristic	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse Current	I _{CEX}		UDS-0408H/R	4.5 V	0.8 V	4.5 V	40 V			100	μΑ
			UDS-0408H/R-1	4.5 V	0.8 V	4.5 V	70 V			100	μΑ
			UDS-0508H/R	4.5 V	0.8 V	4.5 V	100 V			100	μΑ
Output Voltage	V _{CE(SAT)}	+ 25°C	All	4.5 V	2.0 V	2.0 V	150 mA			0.5	٧
				4.5 V	2.0 V	2.0 V	250 mA	-		0.7	٧
		+ 125°C	All	4.5 V	2.0 V	2.0 V	150 mA			0.6	٧
				4.5 V	2.0 V	2.0 V	250 mA		-	0.8	٧
Input Voltage	V _{IN(1)}		All	4.5 V		-		2.0			٧
	V _{IN(0)}		All	4.5 V	-	-	_			0.8	٧
Input Current	I _{IN(0)}		All	5.5 V	0.4 V	4.5 V		,	– 550	- 800	μΑ
(Note 2)	I _{IN(1)}		All	5.5 V	2.4 V	0 V	_		<u>-</u>	40	μΑ
				5.5 V	5.5 V	0 V	_		_	1000	μΑ
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	0 V	0 V			6.0	7.5	mA
(Each Gate)	I _{cc(0)}	+ 25°C	All	5.5 V	5.0 V	5.0 V			20	26.5	mA


- 1. All typical values are at $V_{cc} = 5.0 \text{ V}$, $T_{A} = +25^{\circ}\text{C}$. 2. Each input is tested separately.








UDS-0432H/R, UDS-0432H/R-1, UDS-0532H/R Quad 2-Input NOR Power Drivers




ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

					Test Co	nditions			Lin	nits	
Characteristic	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I _{CEX}	_	UDS-0432H/R	4.5 V	0.8 V	0.8 V	40 V			100	μΑ
Current			UDS-0432H/R-1	4.5 V	0.8 V	0.8 V	70 V	_		100	μΑ
			UDS-0532H/R	4.5 V	0.8 V	0.8 V	100 V	_		100	μΑ
Output Voltage	V _{CE(SAT)}	+ 25°C	All	4.5 V	2.0 V	0 V	150 mA		_	0.5	٧
				4.5 V	2.0 V	0 V	250 mA	_		0.7	٧
		+ 125°C	All	4.5 V	2.0 V	0 V	150 mA	_		0.6	٧
				4.5 V	2.0 V	0 V	250 mA	_		0.8	٧
Input Voltage	V _{IN(1)}	_	All	4.5 V				2.0			٧
	V _{IN(0)}		All	4.5 V						0.8	٧
Input Current	I _{IN(0)}		AII	5.5 V	0.4 V	4.5 V	_		- 550	- 800	μΑ
(Note 2)	I _{IN(1)}		All	5.5 V	2.4 V	0 V	_		· —	40	μΑ
				5.5 V	5.5 V	0 V		_		1000	μA
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	0 V	0 V			6.0	7.5	mA
(Each Gate)	I _{CC(0)}	+ 25°C	All	5.5 V	5.0 V	5.0 V			20	26.5	mA


- 1. All typical values are at $V_{cc} = 5.0 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$.
- 2. Each input is tested separately.





^{*}Includes probe and test fixture capacitance.

UDS-0433H/R, UDS-0433H/R-1, UDS-0533H/R **Quad NOR Relay Drivers**





DWG. NO. A-12,390


ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

					Test Co	nditions		Limits			
Characteristic	Symbol	Temp.	Applicable Devices	V _{cc}	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I _{CEX}		UDS-0433H/R	4.5 V	0.8 V	0.8 V	40 V		====	100	μΑ
Current			UDS-0433H/R-1	4.5 V	0.8 V	0.8 V	70 V		-	100	μΑ
			UDS-0533H/R	4.5 V	0.8 V	0.8 V	100 V			100	μΑ
Output Voltage	V _{CE(SAT)}	+ 25°C	All	4.5 V	2.0 V	0 V	150 mA			0.5	٧
				4.5 V	2.0 V	0 V	250 mA			0.7	٧
		+ 125°C	All	4.5 V	2.0 V	0 V	150 mA	A -		0.6	٧
				4.5 V	2.0 V	0 V	250 mA			0.8	٧
Input Voltage	V _{IN(1)}		All	4.5 V	-			2.0	7		٧
	V _{IN(0)}		Ali	4.5 V		- 4				0.8	٧
Input Current	I _{IN(0)}	-	All	5.5 V	0.4 V	4.5 V		_	- 550	-800	μΑ
(Note 2)	I _{IN(1)}	_	All	5.5 V	2.4 V	0 V				40	μΑ
				5.5 V	5.5 V	0 V				1000	μΑ
Strobe Input	I _{IN(1)}		All	5.5 V	0.4 V	4.5 V			-1.1	-1.6	mA
Current	I _{IN(0)}		Ali	5.5 V	2.4 V	0 V				100	μΑ
				5.5 V	5.5 V	0 V		_		1000	μΑ
Diode Leakage Current (Note 3)	l _R	-	All	5.0 V	0 V	0 V	Open		-	200	μΑ
Diode Forward Voltage	V _F	<u>-</u>	All	5.0 V	5.0 V	5.0 V	200 mA		1.5	1.75	٧
Supply Current	I _{CC(1)}	+ 25°C	All	5.5 V	0 V	0 V			6.0	7.5	mA
(Each Gate)	I _{CC(0)}	+ 25°C	All	5.5 V	5.0 V	5.0 V			20	26.5	mA

- 1. All typical values at are $V_{cc}=5.0\,{\rm V}$, $T_{\rm A}=+25^{\circ}{\rm C}$. 2. Excluding strobe input; each input is tested separately.
- 3. Measured at rated minimum output-breakdown voltage.







UCS-5800R AND UCS-5801R HERMETIC BIMOS II LATCHED DRIVERS


FEATURES

- 4.4 MHz Minimum Data Input Rate
- . CMOS, PMOS, NMOS, TTL Compatible Inputs
- Internal Pull-Down Resistors
- Low-Power CMOS Control & Latches
- High-Voltage, High-Current Outputs
- Transient-Protected Outputs
- Operating Temperature − 55°C to + 125°C
- Cer-DIP Hermetic Packages


SIMPLIFYING interface between LSI and peripheral power loads, the hermetically-sealed UCS-5800R (4-bit) and UCS-5801R (8-bit) latched drivers combine the advantages of CMOS logic/control and high-voltage/high-current bipolar output buffers. Typical applications include microprocessor interface to relays, solenoids, d-c and stepper motors, printers, LED or incandescent displays, etc. requiring hermetic packaging and an operating temperature range of -55°C to +125°C. Both devices are subject to 100% screening to stringent high-reliability requirements (see page 8). Additional high-temperature reverse-bias burn-in is specified by adding the suffix "-MIL" to the part number.

BiMOS II latches have improved input data rates over the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL or DTL circuits may require the use of appropriate pull-up resistors.

The Darlington open-collector outputs will drive power loads rated to 50 V and 350 mA (500 mA max.). Integral diodes for inductive load transient suppression are included. Because of limitations on package power dissipation, the simultaneous operation of all drivers at high current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.




UCS-5800R



UCS-5801R

The 4-bit, UCS-5800R is furnished in a standard 14-pin dual in-line ceramic/glass cer-DIP hermetic package. The 8-bit, UCS-5801R is supplied in a 22-pin dual in-line ceramic/glass cer-DIP hermetic package with row spacing on 0.400" (10.16 mm) centers. To simplify circuit board layout, all outputs are opposite their respective inputs. Both packages conform to the dimensional requirements of MIL-M-38510.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature


Output Voltage, V _{CE} 50 V
Supply Voltage, V _{DD}
Input Voltage Range, V_{IN} 0.3 V to V_{DD} + 0.3 V
Continuous Collector Current, Ic 500 mA
Package Power Dissipation, P _D
(UCS-5800R) 1.4 W*
(UCS-5801R) 1.75 W**
Operating Temperature Range, $T_A \cdot \cdot \cdot \cdot \cdot - 55^{\circ}C$ to $+ 125^{\circ}C$
Storage Temperature Range, $\rm T_S~\dots\dots\dots-65^{o}C~to~+150^{o}C$

^{*}Derate at the rate of 13.3 mW/°C above $T_A = +25$ °C.

NOTE: Output current rating may be limited by duty cycle, ambient temperature, air flow, and number of outputs conducting. Under any set of conditions, do not exceed a maximum junction temperature of $+\,130^{\circ}\text{C}$.

Caution: Sprague CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

TYPICAL INPUT CIRCUIT



Dwg.No. A-12,520

^{**}Derate at the rate of 16.7 mW/°C above $T_A = +25$ °C.

UCS-5800R AND UCS-5801R HERMETIC BIMOS II LATCHED DRIVERS

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}\text{C}$, $V_{DD} = 5~\text{V}$ (unless otherwise specified)

				Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units	
Output Leakage Current	I _{CEX}	$V_{CE} = 50 \text{ V}$		50	μΑ	
Collector-Emitter	V _{CE(SAT)}	$I_c = 100 \text{ mA}$	_	1.1	V	
Saturation Voltage		$I_c = 200 \text{ mA}$	_	1.3	٧	
		$I_{c} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$		1.6	٧	
Input Voltage	V _{IN(0)}			1.0	٧	
	V _{IN(1)}	$V_{DD} = 12 V$	10.5		٧	
		$V_{DD} = 10 \text{ V}$	8.5	<u> </u>	٧	
		$V_{DD} = 5.0 \text{ V (See Note)}$	3.5		٧	
Input Resistance	R _{IN}	$V_{DD} = 12 V$	50	<u> </u>	kΩ	
		$V_{DD} = 10 \text{ V}$	50		kΩ	
		$V_{DD} = 5.0 \text{ V}$	50	<u> </u>	kΩ	
Supply Current	I _{DD(ON)}	V _{DD} = 12 V, Outputs Open		2.0	mA	
	(Each	V _{DD} = 10 V, Outputs Open	<u> </u>	1.7	mA	
	Stage)	V _{DD} = 5.0 V, Outputs Open		1.0	mA	
	I _{DD(OFF)}	$V_{DD} = 12 \text{ V}$, Outputs Open, Inputs $= 0 \text{ V}$		200	μΑ	
	(Total)	$V_{DD} = 5.0 \text{ V}$, Outputs Open, Inputs $= 0 \text{ V}$	_	100	μΑ	
Clamp Diode Leakage Current	I _R	$V_R = 50 \text{ V}$		50	μΑ	
Clamp Diode Forward Voltage	V _F	$I_F = 350 \text{ mA}$	1	2.0	٧	

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1."

ELECTRICAL CHARACTERISTICS at $T_A = -55^{\circ}\text{C}$, $V_{DD} = 5 \text{ V}$ (unless otherwise specified)


			Limits				
Characteristic	Symbol	Test Conditions	Min.	Max.	Units		
Output Leakage Current	I _{CEX}	$V_{ce} = 50 \text{ V}$	_	100	μΑ		
Collector-Emitter	V _{CE(SAT)}	$I_c = 100 \text{ mA}$	_	1.3	٧		
Saturation Voltage		$I_c = 200 \text{ mA}$	I -	1.5	٧		
		$I_c = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$	_	1.8	V		
Input Voltage	V _{IN(0)}			1.0	٧		
	V _{IN(1)}	$V_{DD} = 12 V$	11		٧		
		$V_{DD} = 10 V$	9.0		V		
		$V_{DD} = 5.0 \text{ V (See Note)}$	3.6		٧		
Input Resistance	R _{IN}	$V_{DD} = 12 V$	35		kΩ		
		$V_{DD} = 10 \text{ V}$	35		kΩ		
		$V_{DD} = 5.0 \text{ V}$	35	April 1989	kΩ		
Supply Current	I _{DD(ON)}	V _{DD} = 12 V, Outputs Open		2.5	mA		
	(Each	V _{DD} = 10 V, Outputs Open	_	1.9	mA		
	Stage)	$V_{DD} = 5.0 \text{ V}$, Outputs Open	<u> </u>	1.0	mA		
	I _{DD(OFF)}	V _{DD} = 12 V, Outputs Open, Inputs = 0 V		200	μΑ		
	(Total)	$V_{DD} = 5.0 \text{ V}$, Outputs Open, Inputs $= 0 \text{ V}$		100	μΑ		
Clamp Diode Leakage Current	l _R	$V_R = 50 \text{ V}$		50	μΑ		
Clamp Diode Forward Voltage	V _F	$I_F = 350 \text{ mA}$	_	2.1	٧		

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1."

ELECTRICAL CHARACTERISTICS at $T_A = +125^{\circ}C$, $V_{DD} = 5 \text{ V}$ (unless otherwise specified)

			Limits				
Characteristic	Symbol	Test Conditions	Min.	Max.	Units		
Output Leakage Current	I _{CEX}	$V_{CE} = 50 \text{ V}$		100	μΑ		
Collector-Emitter	V _{CE(SAT)}	$I_c = 100 \text{ mA}$		1.3	٧		
Saturation Voltage		$I_c = 200 \text{ mA}$		1.5	٧		
		$I_{c} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$		1.8	٧		
Input Voltage	V _{IN(O)}			1.0	٧		
	V _{IN(1)}	$V_{DD} = 12 V$	10.5		٧		
		$V_{DD} = 10 \text{ V}$	8.5		٧		
		V _{DD} = 5.0 V (See Note)	3.5	-	٧		
Input Resistance	R _{IN}	$V_{DD} = 12 V$	50		kΩ		
		$V_{DD} = 10 \text{ V}$	50		kΩ		
		$V_{DD} = 5.0 \text{ V}$	50	<u> </u>	μΑ		
Supply Current	I _{DD(ON)}	V _{DD} = 12 V, Outputs Open	_	2.0	mA		
	(Each	V _{DD} = 10 V, Outputs Open		1.7	mA		
	Stage)	V _{DD} = 5.0 V, Outputs Open		1.0	mA		
	I _{DD(OFF)}	V _{DD} = 12 V, Outputs Open, Inputs = 0 V		200	μΑ		
	(Total)	V _{DD} = 5.0 V, Outputs Open, Inputs = 0 V		100	μΑ		
Clamp Diode Leakage Current	I _R	$V_R = 50 \text{ V}$	-	100	μΑ		
Clamp Diode Forward Voltage	V _F	$I_F = 350 \text{ mA}$		2.0	٧		

NOTE: Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure a minimum logic "1."



TIMING CONDITIONS

(Logic Levels are V_{DD} and Ground)

Α.	Minimum data active time before strobe enabled (data set-up time)	50 ns
B.	Minimum data active time after strobe disabled (data hold time)	50 ns
C.	Minimum strobe pulse width	125 ns
D.	Typical time between strobe activation and output on to off transition	500 ns
E.	Typical time between strobe activation and output off to on transition	500 ns
F.	Minimum clear pulse width	300 ns
G.	Minimum data pulse width	225 ns

TDI	IT	ш	T	۱R	1 6
IK	JI	п		٩D	LE

			OUTPUT	OUTN		
IN _N	STROBE	CLEAR	ENABLE	t-1	t	
0	1	0	0	χ	OFF	
1	1	0	0	Х	ON	
Х	Х	1	Χ	Х	OFF	
Χ	Х	Χ	1	Х	0FF	
Х	0	0	0	ON	ON	
Χ	0	0	0	OFF	OFF	


X = irrelevant.

t-1 = previous output state.


t = present output state.


Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

TYPICAL APPLICATION INCANDESCENT LAMP DRIVER



TYPICAL APPLICATION UNIPOLAR STEPPER-MOTOR DRIVE





HERMETIC DEVICES AND HIGH-RELIABILITY SCREENING

Sprague integrated circuits with extended temperature ranges and in hermetic packages are intended for use in military and aerospace programs requiring unique Sprague device performance characteristics and proven reliability. To accomplish this, Sprague Electric Company utilizes extensive quality conformance proceedures, including selected and relevant tests and requirements from MIL-STD-883.

Customer orders classified with any reference to MIL-STD-883 must comply with paragraphs 1.2.1 and 1.2.2 of that standard. These paragraphs require that references to that standard cannot be used unless the device is manufactured in complete compliance with all of the requirements of MIL-STD-883 and MIL-M-38510 without deviations. Therefore, and

notwithstanding anything contained in the customer specification or any imposed document, all references to processing and testing of Sprague hermetically sealed integrated circuits in conformance to the requirements of MIL-M-38510, and all references to the requirements imposed by MIL-STD-883, are hereby deleted and replaced by the following:

- 1. The design, material, performance, control, and documentation for these devices shall be performed as set forth in the latest issue of the Sprague Electric Company Integrated Circuit Quality Assurance and Reliability Manual.
- 2. Electrical test characteristics shall be in accordance with the applicable Sprague Electric Company Engineering Bulletin.
- 3. Screening and preconditioning will be performed in accordance with the following methods:
- 3.1. All hermetic devices are subjected to 100% production screen tests consisting of the following:

Screen	Conditions	MIL-STD-883 Test Method
Internal Visual	· · · · · · · · · · · · · · · · · · ·	2010, Cond. B
Stabilization Bake	150°C, 24 hours	1008, Cond. C
Thermal Shock	0°C to 100°C, 15 cycles	1011, Cond. A
Constant Acceleration	30,000 Gs, Y1 plane	2001, Cond. E
Fine Seal	5×10^{-7} atm•cm ³ /s maximum	1014, Cond. A
Gross Seal		1014, Cond. C
Electrical	Per specification	
Marking	Sprague or customer part number,	교하 <u>는</u> 요리 전 원인 시간
	date code, lot identification, index point	

3.2. All high-reliability devices ('-MIL' suffix) are subjected to additional 100% screening consisting of the following:

Screen	Conditions	MIL-STD-883 Test Method
Interim Electrical	25°C per specification	얼마를 잃어져 있었다.
Burn-In	125°C, 160 hours	1015, Cond. A
Final Electrical	25°C, -55°C, and +125°C per specification	
Fine Seal	5×10^{-7} atm•cm ³ /s maximum	1014, Cond. A
Gross Seal		1014, Cond. C
External Visual	<u> </u>	2009

- 3.3. All screens are in accordance with industry standards with copies available on request.
- 4. Quality conformance inspection and qualification is performed routinely on each production lot, every 90 days, and every 6 months, as required.

	GENERAL INFORMATION	
	HIGH-VOLTAGE INTERFACE DRIVERS	2
	HIGH-CURRENT INTERFACE DRIVERS	3
	BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	4
	MILITARY AND AEROSPACE DEVICES	5
	RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
7	VIDEO AND TELEVISION INTEGRATED CIRCUITS	17
	AUDIO POWER AMPLIFIERS	8
	HALL EFFECT DEVICES	9
	TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	FO
	CUSTOM DEVICES	
	PACKAGE INFORMATION	F



SECTION 6-RADIO/COMMUNICATIONS INTEGRATED CIRCUITS

Selection Guide	6-106
ULN-2111A F-M, I-F Amplifier/Limiter and Detector	†
ULN-2204A A-M/F-M Radio System	
ULN-2240A A-M/F-M Signal Processing System with Tuning Error and Level Muting	†
ULN-2241A A-M/F-M Signal Processing System	
ULN-2242A (TDA1090) A-M/F-M Signal Processing System with Level Muting	Discontinued
ULN-2243A Mixer/I-F for F-M Radios	†
ULN-2249A A-M Radio System	
ULN-3803A Low-Voltage A-M/F-M/Shortwave Signal Processor	*
ULN-3804A A-M/F-M Signal Processor	ee ULN-3803A
ULN-3809A Low-Voltage Phase-Locked Loop Stereo Decoder	†
ULN-3810A Phase-Locked Loop Stereo Decoder	Discontinued
ULN-3812A Phase-Locked Loop Stereo Decoder	
ULN-3820A CQUAM® A-M Stereo Decoder	
ULN-3823A Low-Voltage F-M Stereo Decoder with Blending	
ULN-3838A A-M Radio System	
ULN-3839A A-M Radio System	
ULN-3840A A-M/F-M Signal Processing System	†
ULN-3841A A-M Signal Processor	
ULX-3842A A-M/F-M Signal Processing System	
ULN-3859A Low-Power, Narrow-Band, F-M I-F	
ULN-3862A Low-Power, Narrow-Band, F-M I-F System	
ULN-3883A F-M Communications I-F/Audio System	******
See Also:	
ULN-2290B/Q F-M, I-F Amplifier/Limiter, Detector and 4-Watt Amp	
ULN-2230D/Q r-w, 1-r Ampimer/Limiter, Detector and 4-watt Amp	
Application Notes:	
ULN-2204A Applications and Operation	†
A-M/F-M Radio Design Using the ULN-2240/41/42A	
A Complete A-M/F-M Signal Processing System	
The Development of High-Quality Receivers for A-M Stereo	
†Complete information is provided in Data Book WR-503.	
*New product. Contact factory for detailed information.	

^{*}CQUAM (Compatible QUadrature Amplitude Modulation) is a registered trademark of Motorola, Inc.

RADIO/COMMUNICATIONS INTEGRATED CIRCUITS

SELECTION GUIDE TO RADIO/COMMUNICATIONS INTEGRATED CIRCUITS

Device Type	R-F Mixer	F-M I-F	F-M Det.	Mute/ Squelch	Δf Mute	Stereo Decoder	A-M Radio	Audio Amp.	Supply Voltage Range
ULN-2111A		Χ	Χ						8-14 V
ULN-2204A		χ	Х				χ	Χ	2-12 V
ULN-2240A		χ	X	X	X	<u></u> ,	χ	<u> </u>	8.5-16 V
ULN-2241A		χ	Χ				X		10-16 V
ULN-2243A	χ	Χ		er et <u>-</u>					8-12 V
ULN-2249A	<u></u> -			-	-		Χ		8-16 V
ULN-3803A	1	Χ	X				χ		3-12 V
ULN-3809A						X			9-16 V
ULN-3812A						χ	-		9-16 V
ULN-3820A	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1					χ*			6-12 V
ULN-3823A	<u> </u>					χ		<u> </u>	1.8-9 V
ULN-3839A	<u> </u>		·			<u> </u>	χ	Χ	1.8-9 V
ULN-3840A		χ	Χ	Χ	X		χ		8.5-16 V
ULN-3841A				·		- 1 <u>- 1 </u>	χ	10 <u></u> 10	6.5-16 V
ULX-3842A	χ	χ	Χ	X	Х	·	Х	·	8.5-16 V
ULN-3859A	χ	χ	χ	Χ	-				4-9 V
ULN-3862A	χ	χ	X	X				·	2-8 V
ULN-3883A	χ	χ	Χ	X				Χ	3-9 V


^{*}CQUAM A-M Stereo Decoder.

ULN-3820A CQUAM® AM STEREO DECODER

FEATURES

- Identical to MC13020P
- No Adjustments or Coils
- 25 HZ Pilot Presence Required to Decode Stereo
- PLL Detection for L − R
- True Full Wave Envelope Detection for L + R
- Pilot Acquisition Time 300 ms for Strong Signals
- Pilot Acquisition Time Extended for Noise Conditions to Prevent "Falsing"
- Internal Level Detector can be used as an AGC Source

This integrated circuit is a complete, one chip AM stereo decoding and pilot detection system. Unlike competitive devices, requiring numerous external functions to approach the correct decoding algorithm, this device provides a direct non-compromising one chip solution for the Motorola CQUAM AM stereo system. Full wave envelope detection is provided continuously for the L+R signal with the L-R decoded only in the presence of a valid stereo transmission. The device is packaged in an industry standard 20-pin plastic package.



This device, when combined with the Sprague ULN 3841A AM signal processing system or the Sprague ULN 3842A AM/FM signal processing system results in a very high performance complete AM stereo receiver.

ELECTRICAL CHARACTERISTICS ($V_{cc} = 8.0 \text{ Vdc}$, $T_A = 25^{\circ}\text{C}$)

Characteristic	✓ Min.	Typ.	Max.	Unit
Power Supply Operating Range	6.0	8.0	12.0	Vdc
Supply Line Current Drain, Pin 6		30		mAdc
Input Signal Level, Unmodulated, Pin 3		200	350	mVRMS
Audio Output Level, 50% Modulation, L only or R only		220		mVRMS
Audio Output Level, 50% Modulation, Monaural	4-36	110		mVRMS
Output THD Monaural Stereo		0.5 1.0		%
Channel Separation		30		dB
Pilot Acquisition Time		300		ms
Input Impedance R _{IN} C _{IN}	<u>20</u>	27 6.0		kΩ pF
Output Impedance		100	150	Ω
Level Detector Filter Voltage, Pin 4 0 Signal 200 mVRMS Signal		1.7 2.5		Vdc
Lock Detector Filter Voltage, Pin 10 In Lock Out of Lock		4.3 0.8		Vdc Vdc
Force to Monaural, Pin 9, Pull Down for Monaural Mode		<2.5 150		Vdc nA
Force to Monaural, Pin 9, Pull Up for Automatic Mode		>3.5 <1.0		Vdc nA

'CQUAM: Compatible QUadrature Amplitude Modulation, is a registered trademark of MOTOROLA INC.

V_{CC} 0.0033 0.0033 0.001 0.0033 2.2 μF 10 μF Optional 100 100 € O AGC 20 10 To Tuner 1 + L + R Env L Audio R Outputs Note 1 DET Err Level Matrix 8 Amp $1/\cos\theta$ DET 0.01 V_CC Var 220 Lock Gain DET Input 0° LED' Stereo Indicator Phase Q Switch DET DET 90° Pilot 9 Decode Force To ÷ 8 AGC Monaural 400 \$ 2.0 k 56 16 11 430 **\$** 0.47 1.5 k 30 pf 560 € 0.0033 220 pf

APPLICATION AND BLOCK DIAGRAM

Note: The ULN-3820A is manufactured under cross-license agreements with Motorola Inc.


ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

	А		
Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	14	Vdc
Pilot Lamp Current, Pin 15		50	mAdc
Operating Temperature	TA	-40 to +85	°C
Storage Temperature	T_{stg}	-65 to +150	°C °
Junction Temperature	$T_{J(max)}$	150	°C
Power Dissipation	P _D	1.25	W
Derate above 25°C		10	mW/°C

The purchase of the Sprague CQUAM® AM Stereo Decoder does not carry with such purchase any license by implication, estoppel or otherwise, under any patent rights of Sprague or others covering any combination of this decoder with other elements including use in a radio receiver. Upon application by an interested party, licenses are available from Motorola on its patents applicable to AM Stereo radio receivers.

GENERAL INFORMATION	
HIGH-VOLTAGE INTERFACE DRIVERS	9
HIGH-CURRENT INTERFACE DRIVERS	8
BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	
MILITARY AND AEROSPACE DEVICES	5
RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	
VIDEO AND TELEVISION INTEGRATED CIRCUITS	
AUDIO POWER AMPLIFIERS	
HALL EFFECT DEVICES	9
TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	
CUSTOM DEVICES	

PACKAGE INFORMATION



SECTION 7-VIDEO AND TELEVISION INTEGRATED CIRCUITS

Selection Guide	7-24
ULN-2260A AGC Control, Sync Separator, and Scan Processor ULN-2270B and 2270Q (TDA1170) Vertical Deflection Systems ULN-2290B (TDA3190) and 2290Q (TDA1190Z) 4-Watt TV Sound Channels	†
Application Note: ULN-2260A Signal, Sync, and Scan Processor	†
See Also: ULN-3702Z for use as Vertical Output Driver	†
†Complete information is provided in Data Book WR-503.	

SELECTION GUIDE TO VIDEO AND TELEVISION INTEGRATED CIRCUITS

Device Type	Sound	Sync.	Defl.
ULN-2260A		Χ	
ULN-2270B/Q			Х
ULN-2290B/Q	χ		
ULN-3702Z*	Х		X

NOTE: Additional devices for use as sound channels may be found in Section 6. Audio amplifiers may be found in Section 8.


^{*}See Section 8.

HIGH-CURRENT INTERFACE DRIVERS	5
BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	4
MILITARY AND AEROSPACE DEVICES	5
RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
VIDEO AND TELEVISION INTEGRATED CIRCUITS	
AUDIO POWER AMPLIFIERS	8
HALL EFFECT DEVICES	9
TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	10
CUSTOM DEVICES	
PACKAGE INFORMATION	12

GENERAL INFORMATION

HIGH-VOLTAGE INTERFACE DRIVERS





SECTION 8-AUDIO POWER AMPLIFIERS

Selection Guide	8-42
ULN-2280B 2.5-Watt Audio Power Amplifier	†
ULN-2283B and 2283B-1 Low-Power Audio Amplifier	†
ULN-3701Z (TDA2002) 5 to 10-Watt Audio Power Amplifier	†
ULN-3702Z (TDA2008) 12-Watt Audio Power Amplifier	†
ULN-3703Z (TDA2003) 10-Watt Audio Power Amplifier	
ULN-3705M Low-Voltage Audio Amplifier	
ULN-3750B Dual 1 W Audio Power Amplifier	8-43
ULN-3782M Dual Low-Voltage Audio Power Amplifier	*
ULN-3783M Dual Low-Voltage Audio Power Amplifier	
ULN-3784B 4-Watt Audio Power Amplifier	†
ULN-3793W 20-Watt Audio Power Amplifier	* *

†Complete information is provided in Data Book WR-503. *New product. Contact factory for detailed information.

AUDIO POWER AMPLIFIERS

SELECTION GUIDE TO AUDIO POWER AMPLIFIERS

Device Type	Monophonic	Stereo	P _{out}	@	R_{L}	&	V _{cc}	Supply Range
ULN-2280B	Х		2.5 W 2.5 W		8 16		18 V 24 V	8-26 V
ULN-2283B	X		350 mW 1.2 W		8 16		6 V 12 V	3-18 V
ULN-3701Z	Х		5.2 W 10 W		4 2		14.4 V 16 V	8-18 V
ULN-3702Z	X		8 W 12 W		8 4		24 V 24 V	8-26 V
ULN-3703Z	Χ		7.5 W 12 W		3.2 1.6		14.4 V 14.4 V	8-18 V
ULN-3705M	X		220 mW 240 mW 310 mW		8 16 32		4.5 V 6 V 9 V	1.8-9 V
ULN-3782M		X	220 mW 430 mW		8		3 V 6 V	1.8-9 V
ULN-3783M	· <u> </u>	X	220 mW 240 mW 310 mW		8 16 32		4.5 V 6 V 9 V	.2.4-9 V
ULN-3784B	X	_	5 W 4.8 W		8 16		24 V 28 V	9-28 V
ULN-3793W	Х	· ,	18 W 11 W		4 8		13.2 V 13.2 V	8-16 V

ULN-3750B DUAL LOW-VOLTAGE POWER AMP


FEATURES


- Wide Operating Supply Range, 3 to 14 V
- Internal Gain Set to 40 dB—externally adjustable
- Bootstrap Operation Option
- Bridge Operation Option
- Internal Compensation
- Low Distortion, typ. 0.3%
- Internal Short Circuit Current Limit

The ULN-3750B is a dual channel 1 watt, low voltage audio amplifier that is a cost-effective solution for use in portable stereos, cassette players, table radios as well as portable communications equipment.

The voltage gain of each channel is set internally to 40 dB, with channel balance typically within 1 dB or less. The ULN-3750B is also internally compensated to a typical bandwidth of 70 kHz which acts to significantly eliminate AM interference radiated from the speaker wires while maintaining low distortion at high audio frequencies.

PARTIAL BLOCK DIAGRAM





The built-in output current limiting acts to protect the IC as well as external circuitry from shorted speaker load conditions while allowing high currents to be delivered to the loads without interference. It also has bootstrap capability and can be used in bridge applications.

The type ULN-3750B audio amplifier is supplied in an improved 16-lead dual in-line plastic-package with two webbed tabs. A copper alloy lead frame results in maximum power dissipation without the need for an external heat sink. Lead configuration is compatible with standard IC sockets or printed wiring board hole layouts.

APPLICATIONS

- Portable or Table Radios
- Battery Operated Equipment
- Portable Tape Recorders
- Walkie-Talkies

ABSOLUTE MAXIMUM RATINGS


at $T_A = +25$ °C


Supply Voltage, V _{CC}	14 V
Output Current, I _{OUT}	2.0 A
Operating Ambient Temperature Range, T_A . -20° C to $+$	85°C
Storage Temperature Range, $T_s \dots -65^{\circ}C$ to $+1$	50°C

ELECTRICAL CHARACTERISTICS at T $_{A}=+25^{\circ}$ C, V $_{cc}=6$ V, R $_{L}=4$ Ω , f $_{in}=1$ kHz, P $_{o}=50$ mW (unless otherwise noted)

				Li	mits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage	V _{cc}		3.0	6.0	14	٧
Supply Current	Icc	$V_{cc} = 6 V$		14.0		mA
		$V_{cc} = 12 \text{ V}$	-	20.0		mA
Voltage Gain	A _v		_	40.0		dB
Bandwidth	BW			70.0		kHz
Total Harmonic Distortion	THD			0.3		%
Output Noise		BW = 20 kHz	-	0.5		mVrms
Power Output	Po	$V_{cc}=6V,R_{L}=4\Omega$		0.9		W
(@ 10% THD)		$V_{CC} = 9 \text{ V, R}_{L} = 8 \Omega$		1.3		W
		$V_{cc}=12V,R_{\scriptscriptstyle L}=8\Omega$		2.3		W
Current Limit				1.8		Α
Channel Separation				55.0		dB
Channel Balance				1.0	·	dB

TYPICAL APPLICATION DIAGRAMS





ULN-3783M DUAL LOW-VOLTAGE AUDIO POWER AMPLIFIER


FEATURES


- Wide Operating Voltage Range
- Low Quiescent Current
- A-C Short-Circuit Protection
- Low External Parts Count
- Low Distortion
- 42 dB Voltage Gain
- Low Noise

S PECIFICALLY DESIGNED as a stereo headphone driver for portable radios and tape players, the Type ULN-3783M dual low-voltage audio power amplifier is well suited to use in all types of battery-operated equipment. Its small size and low external component count contribute to portability and low system cost. Its low-noise output and excellent channel separation provide for premium performance.

The dual audio amp operates with supply voltages as low as 2.4 V (at reduced volume) without significant increase in distortion. Weak batteries need no longer be a major concern. Class AB operation results in low quiescent current drain for maximum battery life.

Type ULN-3783B is supplied in a compact 8-pin dual in-line plastic package. A copper alloy lead frame allows maximum power dissipation without the need for an external heat sink.





ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}		12 V
Package Power Dissipation, P _D		See Graph
Operating Temperature Range,	$T_{A}\dots\dots\dots\dots$	$\dots -20^{\circ}\text{C to } +85^{\circ}\text{C}$
Storage Temperature Range, Ts		$\dots -65^{\circ}\text{C to } +150^{\circ}\text{C}$


ELECTRICAL CHARACTERISTICS at T $_{A}=+25^{\circ}$ C, V $_{cc}=+6$ V, R $_{L}=32~\Omega$, f $_{in}=400$ Hz, one channel driven (unless otherwise noted)

				Lir	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage Range	V _{cc}		2.4	6.0	9.0	٧
Quiescent Supply Current	I _{cc}	$V_{cc} = 4.5 V$		13		mA
		$V_{cc} = 6.0 V$.	15	25	mA
		$V_{cc} = 9.0 V$	<u> </u>	20	-	mA
Voltage Gain	A,			42		dB
Channel Balance	ΔA_v			± 1	± 3	dB
Separation			35	55		dB
Audio Power Output	P _{out}	$R_L = 8 \Omega$, $V_{CC} = 4.5 V$, THD = 10%		220	·	mW
		$R_{\scriptscriptstyle L} = 8~\Omega,V_{\scriptscriptstyle CC} = 6.0~V, THD = 10\%$	250	430		mW
		$R_L = 16 \Omega$, $V_{CC} = 4.5 V$, THD = 10%		125		mW
		$R_L = 16 \Omega, V_{CC} = 6.0 V, THD = 10\%$	150	240	_	mW
		$\mathrm{R_L} = 16~\Omega,\mathrm{V_{CC}} = 9.0~\mathrm{V},\mathrm{THD} = 10\%$		600		mW
		$R_{\scriptscriptstyle L} = 32~\Omega,V_{\scriptscriptstyle CC} = 4.5~V, THD = 10\%$		60		mW
		$ m R_L = 32~\Omega, V_{CC} = 6.0~V, THD = 10\%$	85	110		mW
		$R_L=32~\Omega,V_{cc}=9.0~V,THD=10\%$	_	310		mW
Distortion	THD	$P_{OUT}=50$ mW, $R_L=32~\Omega$		0.4	1.0	%
		${\sf P}_{\sf OUT}=50$ mW, ${\sf R}_{\sf L}=16~\Omega$		0.5		%
Output Noise	V _{out}	Input shorted, BW = 80 kHz		225	_	μ۷
Input Resistance	R _{IN}	Pin 2 or Pin 3		250		kΩ
Power Supply Rejection	PSRR	$C_D = 500 \mu F, f = 120 Hz$	_	34		dB

TEST CIRCUIT AND TYPICAL APPLICATION

50K 50K 220µF 330pF 330pF 330pF 220µF 220µF RL RL RL

ALLOWABLE AVERAGE PACKAGE POWER DISSIPATION AS A FUNCTION OF TEMPERATURE




Dwg. No. A-11,727

TYPICAL CHARACTERISTICS


(One Channel Driven)

TYPICAL OUTPUT POWER AS A FUNCTION OF SUPPLY VOLTAGE




Dwg. No. A-11,720A

TYPICAL FREQUENCY RESPONSE




Dwg. No. A-11,717


POWER SUPPLY REJECTION RATIO AS A FUNCTION OF FREQUENCY




TYPICAL CHARACTERISTICS (Continued)



TOTAL HARMONIC DISTORTION WITH 8 Ω LOAD



TOTAL HARMONIC DISTORTION WITH 16 Ω LOAD



TOTAL HARMONIC DISTORTION WITH 32 Ω LOAD


TYPICAL CHARACTERISTICS (Continued)

PACKAGE POWER DISSIPATION WITH 8 Ω LOAD


PACKAGE POWER DISSIPATION, PD, IN MW 250 200 150 100 400 Hz 50 0 100 200 300 OUTPUT POWER, P_{OUT}, IN mW 400

Dwg. No. A-11,721


PACKAGE POWER DISSIPATION WITH 16 Ω LOAD



PACKAGE POWER DISSIPATION WITH 32 Ω LOAD



TYPICAL CHARACTERISTICS (Continued)



QUIESCENT SUPPLY CURRENT
AS A FUNCTION OF SUPPLY VOLTAGE

APPLICATIONS INFORMATION

Selection of power-supply voltage and speaker impedance allows a designer to choose audio power levels within the allowable package power dissipation rating for any maximum operating temperature. No unique precautions are necessary when designing with this device. It is stable and a-c short-circuit immune.

External component selection for this low-power amplifier involves only two capacitors per channel —one for output coupling and one for feedback and ripple decoupling. The coupling capacitor value should be selected to provide the desired low-frequency cutoff with the chosen load impedance. The decoupling capacitor should be chosen for both low-frequency audio rolloff and supply-ripple rejection.

Ripple rejection is not practical to calculate due to the large number of mechanisms involved. A 500 μ F capacitor achieves typically 34 dB rejection at 120 Hz.

The high gain and the high input impedance of the power amplifier recommend use of this device in many diverse applications. However, the input stage does have other characteristics that should be taken into account for best results. The input is referenced to ground for internal biasing and must be provided with a d-c path to ground. A current of typically 1 µA flows from the input through the


volume control, producing an IR drop that is multiplied by the closed loop d-c gain of the amplifier and appears as an error in output centering. This recommends a value of $200 \, \mathrm{k}\Omega$ or less for the volume control; values of less than $100 \, \mathrm{k}\Omega$ are preferred.

The selection of amplifier load impedance involves more than just consideration of the desired power output. A low load impedance will produce the highest power output for any given supply voltage. Higher impedances will furnish significant reduction in harmonic distortion and improvement in overall repeatability of power output capacity.

Special steps toward minimizing tendencies towards instabilities of all types were taken in the design of this device. However, as with all high-gain circuits, care should be given to printed wiring board layout to avoid undesirable effects. Inputs and outputs should be well separated and should avoid common-mode impedances wherever possible. For best performance, grounds should be kept reasonably close to the low level input-signal grounds because their respective inputs represent inverting and noninverting inputs to the amplifiers and exhibit about 40 dB of common-mode rejection. The high-level speaker ground should be connected directly to the power ground. The signal ground and the power ground should be interconnected at only one point.

	GENERAL INFORMATION	
	HIGH-VOLTAGE INTERFACE DRIVERS	2
	HIGH-CURRENT INTERFACE DRIVERS	3
	BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	4
	MILITARY AND AEROSPACE DEVICES	5
	RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
	VIDEO AND TELEVISION INTEGRATED CIRCUITS	17
	AUDIO POWER AMPLIFIERS	8
$\Big\} \Big[$	HALL EFFECT DEVICES	9
	TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	10
	CUSTOM DEVICES	

PACKAGE INFORMATION



SECTION 9-HALL EFFECT DEVICES

Selection Guide	9-60
UGN-3013T and 3013U Low-Cost Digital Switches	†
UGN-3019T and 3019U Low-Cost Digital Switches	†
UGS-3019T and 3019U Extended-Temperature Digital Switches	†
UGN-3020T and 3020U Low-Cost Digital Switches	†
UGS-3020T and 3020U Extended-Temperature Digital Switches	†
UGN-3030T and 3030U Bipolar Digital Switches	†
UGS-3030T and 3030U Extended-Temperature Bipolar Digital Switches	†
UGN-3035U Magnetically-Biased Bipolar Latch	9-61
UGN-3040T and 3040U Ultra-Sensitive Digital Switches	†
UGN-3075T and 3075U Bipolar Latches	†
UGS-3075T and 3075U Extended-Temperature Bipolar Latches	†
UGN-3076T and 3076U Bipolar Latches	
UGS-3076T and 3076U Extended-Temperature Bipolar Latches	
UGN-3201M and 3203M Dual Output Digital Switches	†
UGN-3220S Dual Output Digital Switch	†
UGN-3501M Linear Output Hall Effect Sensor	†
UGN-3501T and 3501U Linear Output Hall Effect Sensors	†
UGN-3503U Ratiometric, Linear Output Sensor	
UGS-3503U Extended-Temperature Ratiometric Sensor	9-65
UGN-3604M and 3605M Hall Effect Sensor Elements	†
Application Note:	
Hall Effect Integrated Circuit Application Guide	†

†Complete information is provided in Data Book WR-503.

Additional information on all Hall Effect devices is available from:

Sprague Electric Company Hall Effect IC Marketing 70 Pembroke Road Concord, New Hampshire 03301 (603) 224-1961

SELECTION GUIDE TO HALL EFFECT DEVICES

Device Type	Switch Poin	ts (Gauss)	Outputs
UGN-3013T/U	225	300	1
UGN/UGS-3019T/U	300	420	1
UGN/UGS-3020T/U	165	220	1
UGN/UGS-3030T/U	110	160	1
UGN-3035U	- 25	+ 25	1
UGN-3040T/U	100	150	1
UGN/UGS-3075T/U	-100	+100	1
UGN/UGS-3076T/U	-100	+100	1
UGN-3201M	300	450	2
UGN-3203M	100	235	2
UGN-3220S	160	220	2
UGN-3501M	Line	ear	Push-Pull
UGN-3501T/U	Line	ear	1
UGN/UGS-3503U	Line	ear	1
UGN-3604M	Line	ear	Push-Pull
UGN-3605M	Line	ear	Push-Pull

Additional information on all Hall Effect devices is available from:

Sprague Electric Company Hall Effect IC Marketing 70 Pembroke Road Concord, New Hampshire 03301 (603) 224-1961

UGN-3035U HALL EFFECT ASSEMBLY —Magnetically Biased Bipolar Digital Latch


FEATURES

- Extreme Sensitivity
- For Use with Multipole Ring Magnets
- High Reliability—No Moving Parts
- Small Size
- Output Compatible with All Digital Logic Families
- Symmetrical Output

DEVELOPED for use with multipole ring magnets in applications requiring extreme sensitivity to magnetic field reversal, the Type UGN-3035U Hall Effect latch assembly provides rugged, reliable interface between electromechanical equipment and bipolar or MOS logic circuits at switching frequencies of up to 100 kHz.

The bipolar output of the magnetically biased device saturates when the Hall cell is exposed to a magnetic flux density greater than the ON threshold (25 G typical, $50 \, \text{G}$ maximum). The output transistor remains in the ON state until magnetic field reversal exposes the Hall cell to a magnetic flux density below the OFF threshold ($-25 \, \text{G}$ typical, $-50 \, \text{G}$ minimum). Because the operating state switches only with magnetic field reversal, and not merely with a change in its strength, the integrated circuit qualifies as a true Hall Effect latch.

Each circuit consists of a voltage regulator, Hall voltage generator, signal amplifier, Schmitt trigger circuit, and an open-collector output driver on a sin-



FUNCTIONAL BLOCK DIAGRAM

gle silicon chip. The on-board regulator permits operation over a wide range of supply voltages. The components of the monolithic circuit are carefully matched to provide accurate operation with wide variations in temperature.

The Type UGN-3035U assembly is a single-output Hall Effect digital latch in a three-pin plastic "U" package with a bias magnet (0.065" or 1.65 mm long) epoxy-glued to its rear surface.

Note that the operational symmetry of this sensitive device will be lost if the latch is exposed to magnetic flux density greater than 500 Gauss. Symmetry can also be affected by ferrous materials near the assembly.

ABSOLUTE MAXIMUM RATINGS

Power Supply, V _{CC}	25 V
Magnetic Flux Density, B	
Output OFF Voltage	
Output ON Current, I _{SINK}	25 mA
Operating Temperature Range, T _A	
Storage Temperature Range, T _s	$\dots -65^{\circ}\text{C to } +150^{\circ}\text{C}$


^{*}Selected devices are available with a maximum T_A rating of + 150°C.

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{cc} = 4.5 \text{ V}$ to 24 V (unless otherwise noted)

	1.12			Lir	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Operate Point*	B _{OP}			+ 25	+ 50	Gauss
Release Point*	B _{RP}		– 50	-25	-	Gauss
Hysteresis*	B _H		20	50		Gauss
Output Saturation Voltage	V_{SAT}	$B \ge +50 \text{ Gauss, I}_{\text{SINK}} = 15 \text{ mA}$	· <u></u>	85	400	mV
Output Leakage Current	l _{off}	$B \le -50$ Gauss, $V_{OUT} = 24 V$	·	0.05	10	μΑ
Supply Current	I _{cc}	$B \le 50$ Gauss, $V_{CC} = 4.5$ V, Output open		2.3	5.0	mA
		$B \leq 50$ Gauss, $V_{CC} = 24$ V, Output open	<u></u>	3.0	5.0	mA
Output Rise Time	t,	$ m V_{cc} = 12 V, R_L = 820 \Omega, C_L = 20 pF$		150		ns
Output Fall Time	t_{\scriptscriptstylef}	$V_{CC}=12V,R_L=820\Omega,C_L=20pF$	<u>-</u>	400		ns


^{*}Magnetic flux density is measured at most sensitive area of device located 0.016" \pm 0.002" (0.41 mm \pm 0.05 mm) below the branded face of the package.

TEST CIRCUIT



*Includes probe and test fixture capacitance.

SENSOR-CENTER LOCATION



9

OPERATION

Under power-up conditions, and in the absence of an externally applied magnetic field, the output transistor of most UGN-3035U assemblies is ON and capable of sinking 25 mA of current. This is, however, a formally ambiguous state and should be treated as such.

In normal operation, the output transistor turns ON as the strength of the magnetic field perpendicular to the surface of the chip reaches the Operate Point. The output transistor switches OFF as magnetic field reversal takes magnetic flux density to the Release Point.

Note that the device latches: That is, a south pole of sufficient strength, presented to the branded face of the assembly, turns the device ON. Removal of the south pole leaves the device ON. The presence of a north magnetic pole of sufficient strength is required to turn the switch OFF.

The UGN-3035U digital latch is primarily intended for operation with a multipole ring magnet, as shown in Figure 1. Other methods of operation are possible.





Figure 1

With the branded surface of the assembly facing you, and with pins pointing down, "U" package pinouts are: $1-V_{\rm CC}$, 2-Ground, 3-V_{OUT}.

The magnetic flux densities indicated in the operating-points graph below are measured at the active area of the device, which is 0.016 in. (0.41 mm) below the branded surface of the "U" package.

TYPICAL TRANSFER CHARACTERISTICS AT $T_A = +25$ °C




MAGNETIC FLUX DENSITY IN GAUSS

Dwg. No. A-12,274

GUIDE TO INSTALLATION

- 1. All Hall Effect integrated circuits are susceptible to mechanical stress effects. Caution should be exercised to minimize the application of stress to the leads or the epoxy package. Use of epoxy glue is recommended. Other types may deform the epoxy package.
- 2. To prevent permanent damage to the Hall cell, heat-sink the leads during hand-soldering. Recommended maximum conditions for wave soldering are shown in the graph at right. Solder flow should be no closer than 0.125" (3.18 mm) to the epoxy package.




'U' PACKAGE/MAGNET ASSEMBLY

DIMENSIONS IN INCHES

0.178±0.005 0.018 0.018 0.005 0.0018

DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm



NOTES:

- Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).
- 2. Tolerances, unless otherwise specified, are $\pm 0.005''$ (0.13 mm) and $\pm \frac{1}{2}$ °.

UGN-3503U AND UGS-3503U RATIOMETRIC, LINEAR HALL EFFECT SENSORS


FEATURES

- Extremely Sensitive
- Flat Response to 23 kHz
- Low-Noise Output
- 4.5 V to 6 V Operation
- Magnetically Optimized Package

TYPE UGN-3503U AND UGS-3503U Hall Effect sensors accurately track extremely small changes in magnetic flux density—changes generally too small to operate Hall Effect switches.

As motion detectors, gear tooth sensors, and proximity detectors, they are magnetically driven mirrors of mechanical events. As sensitive monitors of electromagnets, they can effectively measure a system's performance with negligible system loading while providing isolation from contaminated and electrically noisy environments.

Each Hall Effect integrated circuit includes a Hall sensing element, linear amplifier, and emitter-follower output stage. Problems associated with handling tiny analog signals are minimized by having the Hall cell and amplifier on a single chip.



FUNCTIONAL BLOCK DIAGRAM

The sensors are supplied in a three-pin plastic package only 61 mils (1.54 mm) thick. Type UGN-3503U is rated for continuous operation over the temperature range of -20°C to $+85^{\circ}\text{C}$. Type UGS-3503U operates over an extended temperature range of -40°C to $+125^{\circ}\text{C}$.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	8 V
Magnetic Flux Density, B	Unlimited
Operating Temperature Range, T _A	
UGN-3503U	20°C to +85°C
UGS-3503U	40°C to + 125°C
. Storage Temperature Range, T _s	65°C to + 150°C


ELECTRICAL CHARACTERISTICS at $T_A = +25$ °C, $V_{cc} = 5$ V

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Operating Voltage	V _{cc}		4.5		6.0	٧
Supply Current	I _{cc}			9.0	14	mA
Quiescent Output Voltage	V _{out}	B = 0G	2.25	2.50	2.75	V
Sensitivity	$\Delta V_{ m out}$	$B = 0G \text{ to } \pm 900G$	0.75	1.30	1.72	mV/G
Bandwidth (— 3 dB)	BW		_	23		kHz
Broadband Output Noise	V _{out}	BW = 10 Hz to 10 kHz	_	90		μ۷
Output Resistance	R _{out}		_	50		Ω


All output-voltage measurements are made with a voltmeter having an input impedance of at least $10~\mathrm{k}\Omega$. Magnetic flux density is measured at most sensitive area of device located $0.016'' \pm 0.002''$ ($0.41~\mathrm{mm} \pm 0.05~\mathrm{mm}$) below the branded face of the 'U' package.

UGN-3503U AND UGS-3503U RATIOMETRIC, LINEAR HALL EFFECT SENSORS


OUTPUT VOLTAGE
AS A FUNCTION OF TEMPERATURE




SUPPLY CURRENT
AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT NULL VOLTAGE
AS A FUNCTION OF SUPPLY VOLTAGE




OUTPUT NOISE AS A FUNCTION OF FREQUENCY



DEVICE SENSITIVITY
AS A FUNCTION OF SUPPLY VOLTAGE



LINEARITY AND SYMMETRY
AS A FUNCTION OF SUPPLY VOLTAGE



9

OPERATION

The output null voltage (see preceding graph) is nominally one-half the supply voltage. A south magnetic pole, presented to the branded face of the Hall Effect sensor, will drive the ouput higher than the null voltage level. A north magnetic pole will drive the output below the null level.

In operation, instantaneous and proportional output-voltage levels are dependent on magnetic flux density at the most sensitive area of the device. Greatest sensitivity is obtained with a supply voltage of 6 V, but at the cost of increased supply current and a slight loss of output symmetry. The sensor's output is usually capacitively coupled to an amplifier that boosts the output above the millivolt level.


In two applications shown below, a permanent

bias magnet is attached with epoxy glue to the back of the epoxy package. The presence of ferrous material at the face of the package acts as a flux concentrator.


The south pole of a magnet is attached to the back of the package if the Hall Effect IC is to sense the presence of ferrous material. The north pole of a magnet is attached to the back surface if the integrated circuit is to sense the absence of ferrous material.

Calibrated linear Hall devices, which can be used to determine the actual flux density presented to the Type 3503 sensor in a particular application, are available from Hall Effect Applications Engineering, Sprague Electric Co., Concord, N.H.


NOTCH SENSOR



GEAR TOOTH SENSOR




CURRENT MONITOR




GUIDE TO INSTALLATION

- 1. All Hall Effect integrated circuits are susceptible to mechanical stress effects. Caution should be exercised to minimize the application of stress to the leads or the epoxy package. Use of epoxy glue is recommended. Other types may deform the epoxy package.
- 2. To prevent permanent damage to the Hall cell, heat-sink the leads during hand-soldering. Recommended maximum conditions for wave soldering are shown in the graph at right. Solder flow should be no closer than 0.125" (3.18 mm) to the epoxy package.



Dwg. No. A-12,062B

SENSOR-CENTER LOCATION



Additional information on all Hall Effect devices is available from:

Sprague Electric Company Hall Effect IC Marketing 70 Pembroke Road Concord, New Hampshire 03301 (603) 224-1961

GENERAL INFORMATION	
HIGH-VOLTAGE INTERFACE DRIVERS	2
HIGH-CURRENT INTERFACE DRIVERS	3
BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	4
MILITARY AND AEROSPACE DEVICES	5
RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
VIDEO AND TELEVISION INTEGRATED CIRCUITS	7
AUDIO POWER AMPLIFIERS	8
HALL EFFECT DEVICES	9
TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	10
CUSTOM DEVICES	
PACKAGE INFORMATION	19

SECTION 10A-POWER SUPPLY CONTROL CIRCUITS

ULX-8125A (SG3525AN) Switched-Mode Power Supply Controller	*
ULN-8126A (SG3526N) Switched-Mode Power Supply Controller	t
ULN-8126R (SG3526J) Switched-Mode Power Supply Controller	t
ULQ-8126A (SG2526N) Switched-Mode Power Supply Controller	t
ULQ-8126R (SG2526J) Hermetic Switched-Mode Power Supply Controller	t
ULS-8126R (SG1526J) Hermetic Switched-Mode Power Supply Controller	
ULX-8127A (SG3527AN) Switched-Mode Power Supply Controller	
ULN-8130A Line and Quad Voltage Monitor	
ULN-8160A (NE5560N) Switched-Mode Power Supply Controller	t
ULN-8160R (NE5560F) Hermetic Switched-Mode Power Supply Controller	
ULS-8160R (SE5560F) Hermetic Switched-Mode Power Supply Controller	
ULN-8161M (NE5561N) Switched-Mode Power Supply Controller	
ULN-8163A Switched-Mode Power Supply Controller	
ULN-8163R Switched-Mode Power Supply Controller	
ULS-8163R Switched-Mode Power Supply Controller	
ULN-8168M Switched-Mode Power Supply Control Circuit	4
ULN-8194A (TL594N) Switched-Mode Power Supply Controller	7
ULN-8195A (TL595N) Switched-Mode Power Supply Controller	
†Complete information is provided in Data Book WR-503.	

^{*}New product. Contact factory for detailed information.

SECTION 10B-TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES

ULN-2031A NPN 7-Darlington Array	
ULN-2032A PNP 7-Darlington Array	1
ULN-2033A PNP 7-Darlington Array	. ::1
ULS-2045H Hermetic NPN Transistor Array	1
ULN-2046A NPN Transistor Array	1
ULN-2046A-1 NPN Transistor Array	
ULN-2047A Triple Differential Amplifier Array	†
ULN-2054A Dual Differential Amplifier Array	1
ULN-2081A NPN Common-Emitter 7-Transistor Array	
ULN-2082A NPN Common-Collector 7-Transistor Array	1
ULN-2083A Independent NPN 5-Transistor Array	, , , , 1
ULN-2083A-1 Independent NPN 5-Transistor Array	
ULS-2083H Hermetic Independent NPN Transistor Array	
ULN-2086A NPN 5-Transistor Array	
ULN-2140A Quad Current Switch	
ULS-2140H Hermetic Quad Current Switch	1
ULN-2401A Lamp Monitor	
ULN-2429A Fluid Detector	1
ULN-2430M Timer	
ULN-2435A Automotive Lamp Monitor	†
ULN-2445A Automotive Lamp Monitor	1
ULN-2450A Precision Power Timer/Oscillator	*
ULN-2455A General-Purpose Quad Comparator	1
ULN-3310D and ULN-3310T Precision Light Sensors	†
ULN-3330D, ULN-3330T, and ULN-3330Y Optoelectronic Switches	
ULN-3751B and 3751Z Power Operational Amplifiers	0-81
ULN-3753B, 3753W, 3755B, and 3755W Dual Power Operational Amps	
ULN-8564A (NE564N) High-Frequency Phase-Locked Loop	
ULN-8564R (NE564F) Hermetic High-Frequency Phase-Locked Loop	
ULS-8564R (SE564F) Hermetic High-Frequency Phase-Locked Loop	
TPP Series of Medium-Power Darlington Arrays	
TPQ Series of Quad Transistor Arrays	†
Application Note:	
An Electronic Lamp Monitor	†
A Precision Light-Sensing Integrated Circuit	.0-86
다. 그 - 1 11 1 1년 2일 : 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

†Complete information is provided in Data Book WR-503.

Additional information on the ULN-3310D/T and ULN-3330D/T/Y Optoelectronic Switches is available from:

Sprague Electric Company Sensor Division 70 Pembroke Road Concord, New Hampshire 03301 (603) 224-1961 10

^{*}New product. Contact factory for detailed information.


ULN-8130A LINE AND QUAD VOLTAGE MONITOR


FEATURES

- 10 to 35 Volts Operation
- Low Standby Current
- Precision 2.5 Volt 1% Trimmed Reference
- Monitors Four Separate D.C. Supply Levels
- UV Threshold Fixed at V_{RFF}
- Independently Programmable 0 V Threshold
- Separate UV Comparators for Precision Sensing
- Line or Switch Sense Input for Early Failure Warning
- Unique Pull Up Clamped Outputs Drive LED's or Logic
- Individual Programmable Output Delays
- Input Supply UV Lockout Prevents False Outputs

The ULN-8130A is a power fault monitor capable of monitoring four D.C. voltages for both under and over voltages. Two of the four inputs are dedicated to monitor only positive voltages. The other two inputs can either be both positive or negative or combined to monitor one negative voltage. The only combination that cannot be monitored is three positive and one negative (the 20 pin 8131 is capable of this combination). The circuit of the 8130 allows easy programming of over voltage threshold, which is a percentage above the 2.5 Volt reference. An output delay section can be controlled externally by adding a capacitor from the 0 V delay pin to ground.

FUNCTIONAL BLOCK DIAGRAM





The 0 V delay is initiated by one or more of the four sense input rising above the 0 V trip point. The output of the power OK section will remain high as long as the power input is above the preset level. The programmability of the line fault delay, 0 V delay, and power OK delay are independent of each other. The line monitor will accept a DC voltage proportional to either the high voltage VNR or the AC line. The value of capacitor used for the line fault delay should be selected to provide suitable detection of fault conditions.


The device is packaged in an industry standard 18-pin plastic package.

ABSOLUTE MAXIMUM RATINGS at $T_A = 25$ °C

,	Supply Voltage, V _{cc}	40 V
(Operating Temperature, T _A	\dots -40 to +85°C
	Storage Temperature, T _s	
	lunction Temperature, T _{J(MAX)}	
	Power Dissipation, Po	

Characteristics		Limits		
	Symbol	Min.	Max.	Units
Quiescent Current (V _{in} = 35 V)	QI		15	mA
Usable V _{in}	V _{cc}	10	35	٧
Reference Voltage	V _{REF}	2.47	2.53	V
Load Regulation	LDR		20	mV
Line Regulation	LNR		10	mV
Ripple Rejection	RR	60		dB
Input Bias Current for V1, V2, V3, V4 and Line Monitor	IB1		6.0	μΑ
Input Bias Current for VA, VB	IB2		2.0	μΑ
Line Monitor Trip Threshold ($V_{cc} = 15 \text{ V}$)		2.46	2.54	٧
Under Voltage Lockout Enable		8.5		٧
Under Voltage Lockout Disable			10	٧
Under Voltage Trip Points V1, V2, V3, V4	VU 1 VU 2	2.47 2.441	2.53 2.521	V
U. V. Trip Hysteresis		10	25	mV
Over Voltage Trip Points V1, V2, V3, V4 ($V_{14} = 0 \text{ V}$)	V0 1	3.08	3.17	٧
O. V. Trip Hysteresis		10	25	mV
VOL for Power OK and Power Fail	VOL		0.4	٧
VOL for Over Voltage	VOL		0.4	٧
VOH for Power OK and Power Fail	VOH	4.0	5.25	٧
VCE Maximum for Over Voltage Open Collector Output	VCE _{max}		35	٧
Under Voltage Delay Current Source	IDS	35	75	μΑ
Line Fault Delay Source Sink	IDCS - IDCS	160 3.2	240 4.8	μA mA
Over Voltage Delay Current Source	IDS	160	240	μΑ

TYPICAL APPLICATION DIAGRAM




SERIES 8163 SWITCHED-MODE POWER SUPPLY CONTROL CIRCUITS

FEATURES

- Supply Range of 4.5 to 15 V
- High Frequency Range of Sawtooth Generator
- Improved Feed-forward Control (5:1 Range)
- Accurate Current Sense Thresholds (5%)
- Band-gap Voltage Reference (3 V $\pm 1\%$)
- Improved Stability Over Temperature
- Internal Voltage Regulator
- Current Limiting
- Pulse-width Modulator
- External Synchronization
- Loop-fault Protection
- Demagnetization/High-voltage Protection
- Remote ON/OFF Switching


Featuring the basic architecture of 8160 series, the 8163 series is an improved switched-mode power supply control circuit. The ULN-8163A, ULN-8163R and ULS-8163A each has a temperature-compensated reference control, an internal error amplifier, a high frequency range sawtooth waveform generator, a pulse-width modulator, an output driver, and a variety of protection circuitry.

Type ULN-8163A is supplied in a 16-pin dual inline package with a copper lead frame for enhanced power dissipation ratings for operation over a temperature range of 0° C to $+70^{\circ}$ C.



Types ULN-8163R and ULS-8163R are furnished in 16-pin hermetically sealed glass/ceramic packages for withstanding severe environmental contamination. ULS-8163R can be used in extended temperature ranges of -55° C to $+125^{\circ}$ C for military and aerospace applications.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Supply Voltage, V _s (See Note)
Supply Current, I _{REG}
Output Current, I ₀
Package Power Dissipation, Pp
(ULN-8163A)
(ULN-8163R/ULS-8163R)
Operating Temperature Range, T _A
(ULN-8163A/R) 0°C to +70°C
(ULS-8163R) -55° C to $+125^{\circ}$ C
Storage Temperature Range, T $_{s}$ -65° C to $+150^{\circ}$ C
*Derate linearity to 0 W at T_{\rm A}=+150 ^{\circ}{\rm C}. NOTE: Maximum allowable supply voltage is dependent on value of external current limiting resistor: 18 V @ 0 Ω .

ELECTRICAL CHARACTERISTICS at $T_{\text{A}}=25^{\circ}\text{C},\,V_{\text{S}}=12\,\text{V}$ (unless otherwise specified)

		Applicable		Li	mits	
Characteristic	Test Pin	Test Conditions	Min.	Тур.	Max.	Units
Supply Clamp Voltage	11	$I_{s} = 10 \text{ mA}; V_{5}, V_{12}, V_{16} = 0 \text{ V}$	14		18	٧
		$I_s = 30 \text{ mA}; V_5, V_{12}, V_{16} = 0 \text{ V}$	14		18	٧
Supply Current	11	$V_{s} = 12 \text{ V}; V_{5}, V_{12}, V_{16} = 0 \text{ V}$	T	3.5	5.0	mA
REFERENCE SECTION						
Internal Reference, V _{REF}		$T_A = +25^{\circ}C$	2.97	3.0	3.03	٧
		Over Operating Temp. Range	2.95		3.06	٧
Temperature Coefficient of V _{REF}			_		±100	ppm/°C
OSCILLATOR SECTION			1. 47			
Oscillator Frequency Range	15, 16		50	<u> </u>	300K	Hz
Initial Oscillator Accuracy	15, 16	f = 40 KHz	_		5.0	%
Duty-Cycle Range	15, 16	f = 40 KHz		3 <u> </u>	97	%
HOUSEKEEPING FUNCTIONS						
Duty-Cycle Control	6	$V_6 = 2.0 \text{ V}$	47	50	53	%
PWM Input Current	6	Over Operating Temp. Range	_	- 1	5.0	μΑ
Protection Thresholds	11	Low Supply-Voltage Protection	3.8		7 -	٧
$\widehat{a} T_A = +25^{\circ}C$		Low Supply-Voltage Hysteresis	450	_	550	m۷
	8	Demagnetization/High-Voltage Protection	555	600	650	m۷
Sense-Input Current	3	Over Operating Temp. Range			-0.5	μΑ
Input Current	8	$T_A = +25^{\circ}C, V_8 = 0 V$			2.0	μΑ
		Over Operating Temp. Range			4.0	μΑ
Feed-Forward Control	14	$V_{14} = 2 V$, percent of original duty cycle	30	40	50	%
Input Current	14	$T_A = +25^{\circ}C$		0.2	2.0	μΑ
		Over Operating Temp. Range			4.0	μΑ
CURRENT LIMITING						New York
Input Current	7	$V_7 = 250 \text{ mV}, T_A = +25^{\circ}\text{C}$	1 -		4.0	μΑ
		$V_7 = 250$ mV, over operating temp. range	= .		8.0	μΑ
Inhibit Delay	7	One pulse, 20% overdrive @ $I_0 = 40 \text{ mA}$			800	nS
Trip Levels	7	Shutdown/slow start	570	600	630	m۷
	A STORY	Current limit	455	480	505	m۷
		Shutdown/Current limit ratio		1.25		
OUTPUT STAGE					a falls	
Output Current	13		-	N. L. V	100	mA
Output-Saturation Voltage	13	$V_{CE(sat)} @ I_c = 100 \text{ mA}$			1.5	٧
Output Compliance Voltage	12	$V_{11} = V_{13}$		_	V ₁₁₋₃	

ORDERING INFORMATION


Sprague Part Number	Signetics Corp.* Part Number	Operating Temperature Range	Package
ULN-8163A	NE5563N	0°C to +70°C	Plastic
ULN-8163R	NE5563F	0°C to +70°C	Cer-DIP
ULS-8163R	SE5563F	-55°C to +125°C	Cer-DIP

These devices are manufactured under a cross-license with Signetics Corp. (a subsidiary of U.S. Philips Corp.)

ULN-8168M (NE5568N) SWITCHED-MODE POWER SUPPLY CONTROL CIRCUIT

FEATURES

- Stabilized Power Supply
- Current Limiting
- Temperature-Compensated (±2%)
 Reference Source
- Sawtooth Generator
- Pulse-Width Modulator
- Double-Pulse Protection
- Applications in:
 - -Switched-Mode Power Supplies
 - --- Motor Controller-Inverters
 - -D-C/D-C Converters



FUNCTIONAL BLOCK DIAGRAM

DESIGNED AS A CONTROLLER for low-cost switched-mode power supplies, the Type ULN-8168M integrated circuit includes a $\pm 2\%$ temperature-compensated reference source.

This SMPS controller is ideally suited to applications requiring limited housekeeping functions. It has its own internal Zener reference, sawtooth waveform generator, error amplifier, pulse-width modulator, output driver, current-sensing, and lowvoltage protection.

Type ULN-8168M is supplied in an 8-pin dual inline plastic package with a copper lead frame that gives it enhanced power dissipation ratings. It is rated for continuous operation over the temperature range of 0° C to $+70^{\circ}$ C. Similar devices are available for operation over extended temperature ranges.

Type ULN-8168M is normally marked with the original-source part number, NE5568N; however, the Sprague part number should be used in orders and correspondence.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Supply Voltage, V _s (Voltage-Fed)	V
Supply Current, I _s (Current-Fed)	A
Output Current, I ₀	A
Output Duty Cycle	6
Package Power Dissipation, Pp	*
Operating Temperature Range, $T_A \dots 0^{\circ}C$ to $+70^{\circ}C$	C
Storage Temperature Range, $T_s \dots -65^{\circ}C$ to $+150^{\circ}C$	C

*Derate at the rate of 12.5 mW/°C above $T_A = +25$ °C.

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}\text{C}$, $V_S = 12~\text{V}$ (unless otherwise noted)


	Test			Lin	nits	
Characteristic	Pin	Test Conditions	Min.	Тур.	Max.	Units
Supply Clamp Voltage	1	$I_s=10$ mA, Current-fed	19		24	٧
		I _s = 30 mA, Current-fed	20		30	٧
Internal Reference, V _{REF}	_	Over operating temperature range	3.66		3.87	٧
		$T_A = +25^{\circ}C$	3.69	3.75	3.84	V
Temperature Coefficient of V _{REF}	_		_	±100		ppm/°C
Zener Reference, V _z	2	$I_2 = -7.0 \text{ mA}$	7.8	8.4	9.0	٧
Temperature Coefficient of V _z	2		_	± 150		ppm/°C
Oscillator Frequency Range	5	Over operating temperature range	50		100k	Hz
Initial Oscillator Accuracy	5		_	2.0		%
Duty-Cycle Range	5	$f_0 = 20 \text{ kHz}$	0	-	98	%
Input Current	6	$V_6 = 250$ mV, Over operating temperature range			– 20	μΑ
	6	$V_6 = 250 \text{ mV}, T_A = +25^{\circ}\text{C}$	_	-2.0	-10	μΑ
Inhibit Delay	6	Single pulse, 20% overdrive at $I_0 = 20 \text{ mA}$		700	800	ns
Trip Level	6	Current limit	400	520	600	mV
Error-Amplifier Gain	3-4	Open loop	_	60	_	dB
Error-Amplifier Feedback Resistance	4		10			k()
Small-Signal Bandwidth	3-4		_	3.0		MHz
Output-Voltage Swing	4	Positive limit	6.2			٧
	4	Negative limit			0.6	٧
Output Current	7	Over operating temperature range	20			mA
Output-Saturation Voltage	7	$I_c = 20 \text{ mA}$	<u> </u>		0.5	٧
Supply Current	1	$I_Z = 0$, Over operating temp. range, Voltage-fed			15	mA
	1	$I_z = 0$, $T_A = +25$ °C, Voltage-fed		-	9.0	mA

ORDERING INFORMATION


Original Source * Part Number	Sprague Part Number	Operating Temperature Range	Package
NE5568N	ULN-8168M	0°C to +70°C	Plastic

^{*} These devices are manufactured in accordance with a cross-license with Signetics Corp. (a subsidiary of U.S. Philips Corp.).

TEST CIRCUIT




TYPICAL OSCILLATOR FREQUENCY AS A FUNCTION OF TIMING CAPACITANCE



ULN-8194A SWITCHED-MODE POWER SUPPLY CONTROL CIRCUIT

FEATURES

- Complete PWM Control Circuitry
- Under-Voltage Lockout with Hysteresis
- 200 mA Output Current Sink or Source
- Output Control Selects
 Single-Ended or Push-Pull Operation
- Double-Pulse Suppression
- Variable Deadtime Control
- 5 V Reference Trimmed to 1%
- Easy Multiple Device Slaving
- Equivalent to TL594CN



Dwg. No. A-12,362A

A LL functions required of a high-performance switched-mode power supply control circuit or pulse-width modulation controller are provided by the Type ULN-8194A integrated circuit.

This single, monolithic device contains an on-chip 5 V precision reference (trimmed to $\pm 1\%$), two error amplifiers, a deadtime control comparator, output-control circuitry, low-voltage lockout, and an adjustable oscillator designed primarily for power supply control.

Type ULN-8194A has uncommitted output transistors that can be used in either a common-emitter or an emitter-follower configuration. Push-pull or single-ended output can be selected by externally available output-control logic.

Internal structure of the device protects outputs from double pulses during push-pull operation. Low-voltage lockout circuitry prevents activation of outputs until on-board voltages reach operational levels. The error amplifiers operate over a common-mode voltage range of $-0.3\,V$ to $(V_{\rm CC}-2.0\,V)$. Un-


less externally altered, the deadtime control comparator has a fixed offset that provides a delay of approximately 5 percent.

Type ULN-8194A is furnished in a 16-pin dual inline plastic package with a copper lead frame that gives it enhanced power dissipation ratings. It is rated for operation over a temperature range of 0°C to +70°C. The controller can also be supplied, on request, in a ceramic/glass hermetic (cer-DIP) package.

ABSOLUTE MAXIMUM RATINGS Over Operating Free-Air Temperature Range

Supply Voltage, V _{cc}	41 V
Output Voltage, V _c	41 V
Output Current, I ₀	250 mA
Amplifier Input Voltage, V _{IN}	\dots V_{cc} + 0.3 V
Package Power Dissipation, Pp	
Operating Temperature Range, T _A	0°C to +70°C
Storage Temperature Range, T _s	
*Derate linearly to 0 W at $T_A = +150$ °C.	

FUNCTIONAL BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range, V_{cc}	
Amplifier Input Voltage Range, $V_1 \dots -0$.	3 V to V_{cc} $-$ 2.0 V
Output Voltage, V_{c}	40 V
Output Current, I ₀ (each transistor)	200 mA
Feedback Current, I _F	300 μΑ
Timing Capacitance Range, C _T	470 pF to 10 μF
Timing Resistor Range, R _T	\dots 1.8 to 500 k Ω
Oscillator Frequency Range	1.0 to 300 kHz

FUNCTION TABLE

	Output Control, V ₁₃	Output Function
- 4	<400 mV	Single-ended or Parallel Output
	>2.4 V	Normal Push-Pull Operation

ELECTRICAL CHARACTERISTICS over operating free-air temperature range, $V_{cc}=15\,V$, $f_{\circ}=10\,kHz$ (unless otherwise noted)

		Limits		nits	
Characteristic	Test Conditions	Min.	Тур.	Max.	Units
OUTPUT SECTION		· ·			
Collector Off-State Current	$V_{ce} = 40 \text{ V}, V_{cc} = 40 \text{ V}$		2.0	100	μΑ
Emitter Off-State Current	$V_{cc} = V_c = 40 \text{ V}, V_{\epsilon} = 0 \text{ V}$			- 100	μΑ
Common-Emitter V _{CE}	$V_E = 0 \text{ V, } I_C = 200 \text{ mA}$	_	1.1	1.3	٧
Emitter-Follower V _{CE(SAT)}	$V_{\rm C}=15{ m V},{ m I}_{\rm E}=-200{ m mA}$		1.5	2.5	٧
Output-Control Input Current	$V_{13} = V_{REF}$	_		3.5	mA
Output-Current Voltage-Lockout Condition	$ m V_{cc}=1.0$ to 3.0 V, $\rm V_{c}=15$ V, $\rm V_{CTRL}=0$ V	· -	4.0	200	μΑ
REFERENCE SECTION					
Output Voltage (V _{REF})	$I_0 = 1.0 \text{ mA}, T_A = +25^{\circ}\text{C}$	4.95	5.0	5.05	٧
Input Regulation	$V_{CC} = 7.0 \text{ V to } 40 \text{ V}, T_A = +25^{\circ}\text{C}$		2.0	25	m۷
Output Regulation	$I_0 = 1.0$ mA to 10 mA, $T_A = +25$ °C		14	35	mV
Output-Voltage Change with Temperature	$\Delta T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$	 -	0.2	1.0	%
Short-Circuit Output Current	$V_{REF} = 0 V$	10	35	50	mA
OSCILLATOR SECTION			-		
Operating Frequency	$C_{\scriptscriptstyle T} = 0.01~\mu\text{F},R_{\scriptscriptstyle T} = 12~\text{k}\Omega$		10		kHz
Standard Deviation of Frequency	External Conditions and Components Constant		10		%
Frequency Change with Voltage	$V_{cc}=7.0~V$ to 40 V, $T_{A}=+25^{\circ}C$		0.1		%
Frequency Change with Temperature	$\begin{array}{l} C_{\scriptscriptstyle T} = 0.01 \ \mu\text{F}, R_{\scriptscriptstyle T} = 12 \ \text{k}\Omega, \\ \Delta T_{\scriptscriptstyle A} = 0^{\circ}\text{C to} + 70^{\circ}\text{C} \end{array}$		1.0	5.0	%

Continued next page


ULN-8194A SWITCHED-MODE POWER SUPPLY CONTROL CIRCUIT

ELECTRICAL CHARACTERISTICS (Continued)


			Li	imits	
Characteristic	Test Conditions	Min.	Тур.	Max.	Units
SWITCHING CHARACTERISTICS at TA	= +25°C				
Output-Voltage Rise Time, t _r	Common-Emitter Output		100	200	ns
	Emitter-Follower Output		200	400	ns
Output-Voltage Fall Time t _f	Common-Emitter Output		30	100	ns
	Emitter-Follower Output		45	100	ns
DEADTIME CONTROL					
Input Bias Current	$V_4 = 0 \text{ V to } 5.25 \text{ V}$		- 2.0	-10	μΑ
Maximum Duty Cycle	Each Output, $V_4 = 0 V$	45			%
Input Threshold Voltage	Duty Cycle = 0%		3.0	3.3	Į V
	Duty Cycle = Maximum	0			٧
ERROR AMPLIFIERS					100
Input Offset Voltage	$V_0 = 2.5 \text{ V (Pin 3)}$	_	2.0	10	m۷
Input Offset Current	$V_0 = 2.5 \text{ V (Pin 3)}$		25	250	nA
Input Bias Current	V ₀ = 2.5 V (Pin 3)		200	1000	nA
Common-Mode Input Voltage	$V_{cc} = 7.0 \text{ V to } 40 \text{ V}$	- 0.3		V _{cc} - 2.0	٧
Open-Loop Voltage Gain	$\Delta V_0 = 3.0 \text{ V}, V_0 = 0.5 \text{ V to } 3.5 \text{ V}$	70	95		dB
Unity-Gain Bandwidth			800	_	kHz
Common-Mode Rejection Ratio	$V_{cc} = 40 \text{ V}, T_{A} = +25^{\circ}\text{C}$	65	80	_	dB
Output Sink Current	$V_{IN} = -0.015 \text{ V to } -5.0 \text{ V}, V_0 = 0.5 \text{ V}$	300	700		μΑ
Output Source Current	$V_{IN} = 0.015 \text{ V to } 5.0 \text{ V}, V_0 = 3.5 \text{ V}$	- 2.0			mA
UNDER-VOLTAGE SECTION					
Under-Voltage Lockout	At $T_A = +25^{\circ}C$			6.0	٧
	Over Operating Temperature Range	3.5		6.9	٧
Hysteresis		100	· · · · · · · · · · · · · · · · · · ·		mV
PWM COMPARATOR SECTION					
Input Threshold Voltage	Zero Duty Cycle		4.0	4.5	٧
Input Sink Current	$V_3 = 0.5 \text{ V}$	300	700		μΑ
TOTAL DEVICE					
Quiescent Supply Current	$V_{CC} = 15 \text{ V}, \text{ Pin } 6 = V_{REF}, \\ \text{Inputs and Outputs Open}$		9.0	15	mA
	$V_{CC} = 40 \text{ V}, \text{ Pin } 6 = V_{REF},$ Inputs and Outputs Open		11	18	mA
Average Supply Current	$V_4 = 2.0 \text{ V}$		12.4		mA

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin. All typical values, except for parameter changes with temperature, are at $T_A=\pm25^{\circ}C$.


TEST CIRCUIT





TYPICAL WAVEFORMS



ERROR-AMPLIFIER TEST CIRCUITS









Dwg.No. B-1535

TYPICAL FREQUENCY RESPONSE OF ERROR AMPLIFIER



TYPICAL OSCILLATOR FREQUENCY AS A FUNCTION OF TIMING RESISTANCE




Dwg. No. A-12,482

ULN-8195A SWITCHED-MODE POWER SUPPLY CONTROL CIRCUIT

FEATURES

- Complete PWM Control Circuitry
- Under-Voltage Lockout with Hysteresis
- 200 mA Output Current Sink or Source Output Control Selects
- Single-Ended or Push-Pull Operation
- Double-Pulse Suppression
- Variable Deadtime Control Over Total Range
- 5 V Reference Trimmed to 1%
- Easy Multiple Device Slaving
- On-Chip 39 V Zener
- External Control of Output Steering
- Equivalent to TL595CN



SINGLE monolithic Type ULN-8195A provides all of the functions required of a high-performance switched-mode power supply controller or pulse-width modulation control circuit. In addition, the integrated circuit has a 39 V Zener diode for high-voltage applications in which V_{CC} exceeds 40 V, and an output-steering control that overrides the internal pulse-steering flip-flop.

The Type ULN-8195A controller contains an onchip 5 V precision reference (trimmed to $\pm 1\%$), two error amplifiers, a deadtime control comparator, output-control circuitry, low-voltage lockout, and an adjustable oscillator designed primarily for power supply control.

Type ULN-8195A has uncommitted output transistors that can be used in either a common-emitter or an emitter-follower configuration. Push-pull or single-ended output can be selected by externally available output-control logic.

Internal structure of the device protects outputs from double pulses during push-pull operation. Low-voltage lockout circuitry prevents activation of outputs until on-board voltages reach operational


levels. The error amplifiers operate over a commonmode voltage range of -0.3 V to $(V_{CC}-2.0 \text{ V})$. Unless externally altered, the deadtime control comparator has a fixed offset that provides a delay of approximately 5 percent.

Type ULN-8195A is supplied in an 18-pin dual inline plastic package with a copper lead frame that gives it enhanced power dissipation ratings. It is rated for operation over a temperature range of 0° C to $+70^{\circ}$ C. The controller can also be supplied, on request, in a ceramic/glass hermetic (cer-DIP) package.

ABSOLUTE MAXIMUM RATINGS **Over Operating Free-Air Temperature Range**

Supply Voltage, V _{cc}	41 V
Output Voltage, V _c	
Output Current, I ₀	250 mA
Amplifier Input Voltage, V _{IN}	
Package Power Dissipation, Pp	1.0 W*
Operating Temperature Range, T _A	0° C to $+70^{\circ}$ C
Storage Temperature Range, T_s	$-65^{\circ}\text{C} \text{ to } +150^{\circ}\text{C}$

FUNCTIONAL BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range, V _{cc}	7.0 to 40 V
Amplifier Input Voltage Range, V ₁	
Output Voltage, V _c	
Output Current, I _o (Each Transistor)	
Feedback Current, I _F	
Timing Capacitance Range, C _T	
Timing Resistor Range, R ₁	
Oscillator Frequency Range	

FUNCTION TABLE

Output Control,	Steering Input,	
V ₁₄	V ₁₃	Output Function
<400 mV	Open	Single-Ended or Parallel Output
>2.4 V	Open	Normal Push-Pull Operation
>2.4 V	<400 mV	PWM Output at C_1E_1
>2.4 V	> 2.4 V	PWM Output at C_2E_2

ELECTRICAL CHARACTERISTICS over operating free-air temperature range, $V_{cc}=15\,V$, $f_o=10\,kHz$ (unless otherwise noted)


		Limits			
Characteristic	Test Conditions	Min.	Тур.	Max.	Units
OUTPUT SECTION					
Collector Off-State Current	$V_{CE} = 40 \text{ V}, V_{CC} = 40 \text{ V}$		2.0	100	μΑ
Emitter Off-State Current	$V_{cc} = V_c = 40 \text{ V}, V_{\epsilon} = 0 \text{ V}$			- 100	μΑ
Common-Emitter V _{CE}	$V_E = 0 \text{ V}, I_C = 200 \text{ mA}$	-	1.1	1.3	٧
Emitter-Follower V _{CE(SAT)}	$V_{c}=15V$, $I_{E}=-200mA$		1.5	2.5	
Output-Control Input Current	$V_{14} = V_{REF}$			3.5	mA
Output-Current Voltage-Lockout Condition	$ m V_{cc} = 1.0$ to 3.0 V, $ m V_{c} = 15$ V, $ m V_{CTRL} = 0$ V		4.0	200	μΑ
REFERENCE SECTION					
Output Voltage (V _{REF})	$I_0 = 1.0 \text{ mA}, T_A = +25^{\circ}\text{C}$	4.95	5.0	5.05	٧
Input Regulation	$V_{cc} = 7.0 \text{ V to } 40 \text{ V}, T_{A} = +25 ^{\circ}\text{C}$		2.0	25	mV
Output Regulation	$I_0 = 1.0$ mA to 10 mA, $T_A = +25$ °C		14	35	m۷
Output-Voltage Change with Temperature	$\Delta T_A = 0$ °C to $+70$ °C		0.2	1.0	%
Short-Circuit Output Current	$V_{REF} = 0 V$	10	35	50	mA
OSCILLATOR SECTION					
Operating Frequency	$C_T = 0.01 \mu\text{F}, R_T = 12 \text{k}\Omega$		10		kHz
Standard Deviation of Frequency	External Conditions and Components Constant		10		%
Frequency Change with Voltage	$V_{cc} = 7.0 \text{ V to } 40 \text{ V}, T_{A} = +25 ^{\circ}\text{C}$	-	0.1		%
Frequency Change with Temperature	$C_T=0.01~\mu F, R_T=12~k\Omega, \ \Delta T_A=0^{\circ}C~to~+70^{\circ}C$	-	1.0	5.0	%
SWITCHING CHARACTERISTICS at $T_A = +2$	25°C				
Output-Voltage Rise Time, t _r	Common-Emitter Output		100	200	ns
	Emitter-Follower Output		200	400	ns
Output-Voltage Fall Time, t _f	Common-Emitter Output		30	100	ns
	Emitter-Follower Output		45	100	ns

ELECTRICAL CHARACTERISTICS (Continued)


			Limits				
Characteristic	Test Conditions	Min.	Тур.	Max.	Units		
DEADTIME CONTROL							
Input Bias Current	V ₄ = 0 V to 5.25 V		- 2.0	- 10	μΑ		
Maximum Duty Cycle	Each Output, $V_4 = 0 V$	45	-	_	%		
Input Threshold Voltage	Duty Cycle = 0%		3.0	3.3	٧		
	Duty Cycle = Maximum	0			٧		
ZENER CIRCUIT							
Breakdown Voltage	$V_{cc} = 41 \text{ V, } I_z = 2.0 \text{ mA}$		39	_	· V		
Sink Current	$V_{15} = 1.0 \text{ V}$		300		μΑ		
ERROR AMPLIFIERS							
Input Offset Voltage	V ₀ = 2.5 V (Pin 3)		2.0	10	m۷		
Input Offset Current	V ₀ = 2.5 V (Pin 3)	-	25	250	nA		
Input Bias Current	$V_0 = 2.5 \text{ V (Pin 3)}$		200	1000	nA		
Common-Mode Input Voltage	$V_{cc} = 7.0 \text{ V} \text{ to } 40 \text{ V}$	-0.3		$V_{cc}-2.0$	V		
Open-Loop Voltage Gain	$\Delta V_0 = 3.0 \text{ V}, V_0 = 0.5 \text{ V to } 3.5 \text{ V}$	70	95		dB		
Unity-Gain Bandwidth			800		kHz		
Common-Mode Rejection Ratio	$V_{cc} = 40 \text{ V}, T_A = +25^{\circ}\text{C}$	65	80		dB		
Output Sink Current	$V_{IN} = -0.015 \text{ V to } -5.0 \text{ V}, V_0 = 0.5 \text{ V}$	300	700		μΑ		
Output Source Current	$V_{IN} = 0.015 \text{ V to } 5.0 \text{ V}, V_0 = 3.5 \text{ V}$	-2.0			mA		
UNDER-VOLTAGE SECTION							
Under-Voltage Lockout	At $T_A = +25^{\circ}C$			6.0	V		
	Over Operating Temperature Range	3.5		6.9	V		
Hysteresis		100			mV		
PWM COMPARATOR SECTION							
Input Threshold Voltage	Zero Duty Cycle		4.0	4.5	V		
Input Sink Current	$V_3 = 0.5 V$	300	700		μΑ		
TOTAL DEVICE							
Quiescent Supply Current	$ m V_{cc}=15$ V, Pin $ m 6=V_{REF}$, Inputs and Outputs Open		9.0	15	mA		
	V _{CC} = 40 V, Pin 6 = V _{REF} , Inputs and Outputs Open	_	11	18	mA		
Average Supply Current	$V_4 = 2.0 \text{ V}$		12.4		mA		

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin. All typical values, except for parameter changes with temperature, are at $T_A=+25^{\circ}C$.


TEST CIRCUIT





TYPICAL WAVEFORMS



ERROR-AMPLIFIER TEST CIRCUITS









Dwg.No. B-1535

TYPICAL FREQUENCY RESPONSE OF ERROR AMPLIFIER



Dwg.No. A-12;483

TYPICAL OSCILLATOR FREQUENCY AS A FUNCTION OF TIMING RESISTANCE



Dwg.No. A-12,482

ULN-3751B AND ULN-3751Z POWER OPERATIONAL AMPLIFIERS

FEATURES


- $\pm 3 \text{ V to } \pm 15 \text{ V Operation}$
- High Output Swing
- Peak Output Current to ± 3.5 A
- 2 mV Typical Input Offset
- 90 dB Typical Open-Loop Gain
- Internal Thermal Shutdown
- High Common-Mode Input Range
- Unity Gain Stable
- Pin Compatible with L165, L465, SG1173

A S COMBINATION general-purpose operational amplifiers and power boosters, Type ULN-3751B and ULN-3751Z integrated circuits simplify circuit design, reduce component count, and enhance system reliability.


The power op amps feature high-impedance differential inputs, a unity-gain stable amplifier that needs no external compensation, and a high-current power output. Typical applications include use as voice-coil motor drivers, linear servo amplifiers, power oscillators, bipolar voltage regulators, and audio power drivers.

The economical Type ULN-3751B is for applications requiring up to ± 2 A of peak output current. It is supplied in an improved 8-lead dual in-line plastic package with two webbed tabs. A copper alloy lead frame allows maximum power dissipation without a heat sink. The lead configuration is compatible with standard IC sockets and printed wiring board lavouts.

The more powerful Type ULN-3751Z is for applications demanding up to ± 3.5 A of peak output current. It is furnished in a modified 5-lead JEDEC-style TO-220 plastic package. Lead forming for vertical or horizontal mounting is available (ULN-3751ZV or ULN-3751ZH). The heat sink tab is at substrate potential and must be insulated from ground when the device is used with a split supply.



ULN-3751B




ULN-3751Z


The power op amps operate over a recommended supply-voltage range of $\pm 3.0 \, \text{V}$ to $\pm 13 \, \text{V}$. Selected devices that operate with supplies of $\pm 15 \, \text{V}$ ($\pm 17 \, \text{V}$, maximum), are available as ULN-3751B-1 and ULN-3751Z-1. Except for the supply-voltage specification, parts with the "-1" suffix are identical to the basic parts.

ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Supply Voltage Differential $(+V_s to -V_s)$
(ULN-3751B, ULN-3751Z)
(ULN-3751B-1, ULN-3751Z-1)
Peak Output Current, I _{out}
(ULN-3751B, ULN-3751B-1)
(ULN-3751Z, ULN-3751Z-1)
Input Voltage Range, V_{IN}
Differential Input Voltage ΔV_s
Junction Temperature, $T_1 \dots + 150^{\circ}C$
Operating Temperature Range, T _A
Storage Temperature Range, T _s

ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE






ELECTRICAL CHARACTERISTICS at T $_A=+25^{\circ}$ C, T $_{TAB}$ $\leq+70^{\circ}$ C, + V $_s=+6.0$ V, - V $_s=-6.0$ V (unless otherwise noted)


				Lin	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Operating Voltage Range	Vs	ULN-3751B and ULN-3751Z	± 3.0	± 6.0	± 13	٧
		ULN-3751B-1 and ULN-3751Z-1	± 3.0	±12	± 15	٧
Quiescent Supply Current	+ I _s			52	70	mA
	$-I_s$			- 52	- 70	mA
Input Offset Voltage	V _{os}	$V_{out} = 0 V$		± 2.0	±10	m۷
Input Bias Current	I _{IN}	$V_{out} = 0 V$	_	40	1000	nA
Input Offset Current	los			10	100	nA
Open-Loop Gain	A _v	f = 0 Hz	80	90		dB
Slew Rate	SR	$V_{in}=200$ mV, $R_{L}=\infty$	1.0	2.3		V/µs
Output Swing	V _{out}	$I_{out} = 1.0 A$	9.0	9.5		V _{pp}
Power Supply Rejection Ratio	PSRR	Positive or Negative Supply	60	80		dB
Common-Mode Rejection Ratio	CMRR	Positive or Negative Supply	60	85		dB
Thermal Shutdown	T _j		4 - 1	160	_	°C
Thermal Resistance	θ _{JT}	ULN-3751B and ULN-3751B-1			15	°C/W
		ULN-3751Z and ULN-3751Z-1		-	3.0	°C/W

TYPICAL APPLICATIONS

WIEN BRIDGE OSCILLATOR/MOTOR DRIVER



VIDEO MONITOR VERTICAL DEFLECTION AMP




Dwg.No. A-12,375

10


TYPICAL APPLICATIONS

UNITY GAIN VOLTAGE FOLLOWER



Dwg. No. A-12,551


NON-INVERTING POWER AMPLIFIER



CAPACITANCE VALUES IN µF.


Dwg.No. A-12,552

LINEAR VOLTAGE REGULATOR




HIGH-POWER LINEAR REGULATOR

(Short-Circuit Protected)



TYPICAL APPLICATIONS

PROGRAMMABLE HIGH-CURRENT LINEAR REGULATOR




R1 AND R2 ARE SELECTED TO PROVIDE THE DESIRED OUTPUT. IT IS RECOMMENDED THAT 1.2 ${<{R1}\over{R2}}$ ${<3.0}_{\circ}$

PINS 14 AND 15 OF DIA CONVERTER CAN BE CONNECTED TO PROVIDE EITHER 2.56 V OR 10V FULL SCALE.


CAPACITANCE VALUES IN µF.

wn No 4-12 555

SINGLE-ENDED POSITION SERVO



FULL-BRIDGE POSITION SERVO



10

A PRECISION LIGHT-SENSING INTEGRATED CIRCUIT

The Precision Light Sensor (PLS)^I is a low-cost innovative approach to the accurate sensing of light levels in electronic circuits. It is a two-terminal monolithic integrated circuit that linearly converts light impinging upon it to a proportional output current. It is a light dependent current source. It requires no separate d-c bias current, so its supply current (output current) is a linear function of light level.

Introduction

The Precision Light Sensor, encased in a clear plastic TO-92 package, may be used as a direct replacement for photocells and phototransistors. The PLS, in many ways, is a superior device. The PLS output current (6 μ A/lm/ft² of tungsten light at 2850°K) is comparable in magnitude to that of a phototransistor, but unlike a phototransistor, the PLS is within $\pm 5\%$ of the nominal value. The PLS is linear within 5% over the range of 1 to 200 lm/ft² of incident illumination. It operates over a supply voltage range of 2.7 to 24 V, having a typical power supply rejection ratio $(\Delta Io/Io)/\Delta V$ of 0.3%/V.

Need For A Precise Light Sensor

Many situations exist in which there is a need for the precise, linear conversion of light energy into an electrical signal. This conversion is usually accomplished through the use of devices such as photocells, phototransistors, and photodiodes. Limitations associated with these devices make them difficult and costly to use in precise, linear applications:

Photocells exhibit a change in resistance proportional to changes in light intensity. They are, however, highly inaccurate and exhibit a property of light memory; that is, a photocell's response to a light level is dependent on the

previous ambient light level. For any reasonably accurate light sensing using a photocell, the ambient light level must be controlled. Due to unit-to-unit variation in sensitivity, photocells require an external calibration component, such as a trimmer potentiometer, in all but the simplest applications.

Phototransistors produce an output current proportional to the incident light intensity. They generally react much faster than photocells and do not exhibit the memory phenomenon. They do, however, exhibit an extremely wide variation of output current per unit of light due to process and beta variations. These variations in sensitivity can be $\pm 50\%$ or more within a group of devices of the same type.

Photodiodes have the inherent property of linearity of output current as a function of illumination, but the value of output current is very small, in the range of tens of nA per lm/ft². The photodiode's variation in sensitivity may be as much as $\pm 25\%$ from unit to unit.

In order to provide a precise, linear output current per unit of light at a usable current level, the best alternative to the devices mentioned previously is a device that combines the linearity of a photodiode with the output level of a calibrated current amplifier. The alternative is a two-terminal device that replaces all three previously mentioned light-sensing devices in most applications. This is the concept behind the design of the PLS.

⁽¹⁾ Sprague Electric Type ULN-3310Y.

Basic Circuit Concept

A simplified block diagram of the PLS is shown in Figure 1. In this configuration the PLS consists of a photodiode whose photocurrent, I_D , is amplified by a current amplifier having a constant gain, A_I . For the sensor's total current to be a linear function of light level, the amplifier's supply current must be a constant multiple, B, of the photocurrent, or else must be negligible in comparison to the output current.

One method of implementing this concept in circuit form is shown in Figure 2. In this case, a photodiode feeds a series of simple current mirrors, each having a fixed gain of 5 due to ratioed emitter areas. It can be shown that the output current of the entire circuit is a multiple of the photodiode current. In this manner, the requirement that the amplifier's supply current be either negligible or a constant multiple of the photocurrent is satisfied.

This simple circuit fails to meet precision requirements for several reasons: First, the relatively low output resistance of the simple current mirrors results in great variations in output current with respect to changes in supply voltage (($\Delta Io/Io$)/ ΔV). Second, since the photodiode's reverse-bias voltage is unregulated, it exhibits a significant variation in photocurrent due to changes in supply voltage. In both of these cases, the error current is multiplied through gain stages of the current




Figure 1
SIMPLIFIED PLS BLOCK DIAGRAM

amplifier, so the total output-current error can be large.

There are other problems associated with the basic circuit of Figure 2. The simple current mirrors exhibit large base-current errors and therefore are highly beta-dependent in terms of gain-accuracy. In addition, there is no means available to calibrate this circuit to the precision required, taking into account mismatches in the current-mirror transistors and processing variations among individual photodiodes.




Figure 2
SIMPLIFIED PLS SCHEMATIC

Even though the basic circuit described above has some significant drawbacks, it can be a useful starting point in design of a functional PLS. Using the basic concept as presented, and applying certain circuit techniques and configurations, a practical PLS integrated circuit with the desired operating characteristics is feasible.

Functional Circuit Description

A block diagram of the functional PLS circuit is shown in Figure 3. It is similar to the simplified block diagram of Figure 1, but it contains circuit modifications that dramatically improve its performance.

A series-pass voltage regulator circuit (Figure 4) has been added in order to regulate the reverse-bias voltage on the primary photodiode. The voltage regulator, in turn, is driven by an auxiliary photodiode that is approximately one-half the area of the primary photodiode. Through the use of an auxiliary photodiode, the regulator bias current becomes a linear function of light level. Under dark conditions, there is no d-c bias current.





Figure 4
PHOTODIODE-DRIVEN SERIES-PASS
VOLTAGE REGULATOR/MODIFIED WILSON
CURRENT-MIRROR INPUT STAGE



DHG. 110. A

Figure 3
DETAILED PLS BLOCK DIAGRAM

10

An equivalent resistor pull-up would require a prohibitively large resistive value. In addition, a d-c bias current would flow, independent of light level but dependent on supply voltage. This condition is unacceptable for a two-terminal device such as the PLS.

Under dark conditions the auxiliary photodiode shuts down the regulator, shutting down the primary photodiode, thus minimizing the PLS dark current.

The regulated voltage applied to the cathode of the primary photodiode is approximately 1.7 V $(3 \times V_{BE})$. The anode of the primary photodiode is fed into a modified Wilson current mirror² input stage (Figure 4). Since the input of this mirror is approximately 1.3 V $(2 \times V_{BE})$ above ground, the regulated voltage across the primary photodiode is held to approximately 400 mV.

The modified Wilson input stage, in addition to providing 12 dB of current gain (4:1 emitterarea ratio), greatly improves PLS linearity at low light levels. The modified Wilson current mirror is basically a compromise between a Wilson current mirror and a buffered current mirror. The Wilson mirror has excellent linearity and accuracy, but has unity gain. The buffered current mirror can have a fixed gain greater than unity, but has poor linearity at low currents due to beta rolloff of the buffer transistor. The modified Wilson current mirror improves low-current operation by biasing up the buffer transistor, O7, with the collector current of O8. In this manner, the beta of Q7 does not roll off before the beta of Q6 or Q9 as it would in a buffered current mirror. This low-current operation is extended at the expense of a higher base-current error in the input stage. This compromise is essential if PLS output-current linearity down to 0.5 lm/ft² is to be achieved.

The remaining current-mirror stages provide a total of approximately 48 dB of current gain. The PNP mirrors are Wilson current mirrors having a unity gain. These mirrors have high output resistance and a low value of beta error $(\backsim \beta^{-2})$. As mentioned previously, the Wilson current mirror's accuracy loses its independence with respect to beta variation if a gain greater

than unity is required, so all of the gain must take place in the NPN mirror stages. Since the NPN betas are approximately four times as large as the PNP betas, buffered current mirrors with ratioed emitters are used to attain low values of beta error.

Although the gain and accuracy of the NPN buffered current mirrors are sufficient for the PLS, their output resistance is too low. In order to increase output resistance without adding a source of current error, the outputs of the NPN mirrors are buffered by a cascode output using a Darlington pair as the common-base stage. These buffers are, in turn, biased by a string of three diodes (Q19, Q20, Q21) driven by an auxiliary PNP buffered current mirror (Figure 5). In this manner, the outputs of the NPN current mirrors are buffered to increase output resistance by an arrangement that has a negligible effect on the total output current. This condition exists because the bias current driving the three-diode string is only two times the photodiode current. Any error caused by the buffer-stage base currents is isolated from the remaining gain stages.




Figure 5
CASCODE-BUFFERED
NPN CURRENT-MIRROR OUTPUTS

⁽²⁾ P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, Wiley, 1977, p. 208.

In order to provide the means for calibration of the output current at a standard light level, the emitters of the output transistors in the final NPN gain stage are connected to ground through fusible links. This fusing feature enables the initial accuracy of the PLS to be set at wafer probe to a value of $\pm 5\%$.

An automatic current-limit feature has also been designed into the PLS circuit. By placing a $75\,\mathrm{k}\Omega$ resistor in series with the primary photodiode, the photocurrent — and therefore the output current — is limited to 8 mA, maximum (400 lm/ft²). This limit protects the PLS, and any circuitry to which it is connected, from high output currents caused by abnormally high incident light levels. This current-limit feature can be easily masked out during manufacture if external current limiting is to be provided. The

PLS schematic, incorporating all of the features discussed previously, is shown in Figure 6.

To summarize, the PLS is basically a photodiode with its photocurrent multiplied by a series of current mirrors having a gain fixed by ratioed emitter areas. In addition, to counteract variations in output current due to supply voltage changes, the primary photodiode is biased by a series-pass voltage regulator that, in turn, is driven by an auxiliary photodiode current. The current mirror stages are designed to have high output resistance. The final gain stage of the PLS has fusible links to facilitate the calibration of the output current to an initial accuracy of $\pm 5\%$. An optional internal currentlimit feature protects the PLS from exceeding its package power dissipation specifications due to abnormally high incident light levels.




Figure 6
PLS SCHEMATIC




Figure 7
PLS METALLIZATION MASK

Layout and Processing

The PLS integrated circuit metallization mask is shown in Figure 7. The primary photodiode has an active area of 399 square mils; the auxiliary photodiode has an active area of 217 square mils. Both photodiodes use a base-collector structure as the active junction. The photodiode structure is shown in Figure 8. The major disadvantage of this structure is high capacitance per unit area that limits the maximum speed of the entire device. Since high speed was not an original requirement of the

PLS, this structure was chosen for its floating (not grounded) anode. The large $(14 \times)$ output transistor and its associated calibration fuse pads can be seen at the upper right-hand corner of the mask.

The PLS is processed using a 2 ohm•cm [100] epitaxial layer. This provides for high beta at low collector current (<10 nA), which is a particular requirement for the input stage and voltage-regulator stage. This process will also provide circuit operation at a supply voltage of up to 24 V.




Figure 8
PLS PHOTODIODE STRUCTURE

10




Figure 9
PLS OUTPUT CURRENT
AS A FUNCTION OF ILLUMINANCE

Circuit Performance

The PLS is calibrated and functionally tested at wafer probe using a computer-controlled light reference. It is operationally tested at 20 lm/ft² and then tested at 1 lm/ft² and 200 lm/ft² for linearity. The calibrated chips are then encased in clear TO-92 packages and subjected to final tests for correct operation.


A graph of typical output current as a function of illuminance is shown in Figure 9. The linearity drops off at less than 0.5 lm/ft². The

internal current limit takes effect in the range between 200 and 400 lm/ft².

A graph of normalized output current as a function of supply voltage is shown in Figure 10. The power supply rejection ratio (($\Delta Io/Io$)/ ΔV) is approximately 0.3%/V. This corresponds to an effective output conductance of 60 nc5/1m/ft² for the PLS.³

(3) The International Electrotechnical Commission recommends the use of siemens (S) as the standard international unit of conductance.

Figure 10
PLS NORMALIZED OUTPUT CURRENT
AS A FUNCTION OF SUPPLY VOLTAGE








Figure 11
PLS PHOTODIODE SPECTRAL RESPONSE

The spectral response of the PLS photodiode, along with the photopic response curve, is shown in Figure 11. The wavelength of light incident on the PLS must be taken into account in all output-current calculations.

PLS Applications

Precise Light-Level Sensing

A basic circuit application normally calling for a photocell or phototransistor is a light-level detection circuit (Figure 12A). In this configuration, at a certain predetermined incident light level, the voltage at the input of the Schmitt trigger reaches the threshold value and some event is triggered accordingly. In this case, in order to achieve the required precision, a poten-

tiometer must be used to provide a means for system calibration.

The same circuit, using a PLS in place of the photocell or phototransistor, is shown in Figure 12B. Since the PLS is already calibrated to $\pm 5\%$ internally, a fixed-value resistor may be used, thus eliminating the need for manual calibration of the system.

Display-Brightness Control

A PLS may be used in conjunction with a current-amplifier circuit, such as the one in Figure 13, in order to control the brightness of an LED display in stereo receivers and clock radios. As the ambient light level decreases, the display is automatically and proportionately dimmed. The $15k\Omega$ resistor sets the minimum LED brightness level.




Figure 12A
LIGHT-LEVEL DETECTOR
REQUIRING EXTERNAL CALIBRATION




Figure 12B
LIGHT-LEVEL DETECTOR USING PLS

Camera Applications

The PLS can be used as a simple through-thelens light meter in conjunction with a D'Arsonval movement (Figure 14). As the shutter speed switch is rotated, different shunt resistors are introduced into the circuit, relating the shutter speed setting to the meter reading.

Another camera application of the PLS is in automatic shutter timing (Figure 15). In this case, when the shutter is opened, the PLS begins to charge a capacitor, integrating the light level, until a predetermined trip voltage is reached. The shutter is then closed by the threshold detection circuitry.

Conclusion

The PLS is designed as a low-cost, twoterminal replacement for photocells and phototransistors in the majority of light-sensing applications. In addition, the PLS is internally calibrated for an output current accurate to within $\pm 5\%$ at a nominal value of incident illumination. The PLS has a distinct advantage over photocells and phototransistors whenever precise light sensing is required, since no external calibration is required.

In the applications described previously and in many other instances, the PLS is a cost-effective solution to the problem of precise electronic light sensing.

Specifications

Initial Accuracy at 20 Im/ft ²	±5%
Sensitivity	6 μA/Im/ft ²
Operating Voltage Range	2.7 to 30 V
Output Linearity (1 to 200 lm/ft ²)	5%
Output Conductance	ft² ∂nz/lm/ft2
Output Current Limit	8 mA
Power Supply Rejection Ratio	0.3%/V

Acknowledgements

The author thanks Walter Gontowski for his assistance with PLS development, from original design concept to final layout, and Paul Bergquist and Dorothy Westling for their help in the preparation of this paper.




Figure 13
AUTOMATIC LED DISPLAY-BRIGHTNESS CONTROL




Figure 14
IN-CAMERA LIGHT METER





Figure 15
AUTOMATIC SHUTTER CONTROL

GENERAL INFORMATION	
HIGH-VOLTAGE INTERFACE DRIVERS	2
HIGH-CURRENT INTERFACE DRIVERS	3
BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	4
MILITARY AND AEROSPACE DEVICES	5
RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
VIDEO AND TELEVISION INTEGRATED CIRCUITS	7
AUDIO POWER AMPLIFIERS	8
HALL EFFECT DEVICES	9
TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	10
CUSTOM DEVICES	



PACKAGE INFORMATION



SECTION 11—CUSTOM DEVICES

ULN-2350C and 2351C Tuff Chip® Semi-Custom Integrated	Circuits	******	Discontinued
High-Voltage, Semi-Custom Component Arrays			†
Custom Bipolar ICs for Automotive Applications			†
Custom Circuit Design Capability			†
Optional Package Capabilities			†

†Complete information is provided in Data Book WR-503.





	GENERAL INFORMATION	
	HIGH-VOLTAGE INTERFACE DRIVERS	9
	HIGH-CURRENT INTERFACE DRIVERS	3
	BIMOS AND COMPLEX ARRAY INTERFACE DRIVERS	
	MILITARY AND AEROSPACE DEVICES	5
	RADIO/COMMUNICATIONS INTEGRATED CIRCUITS	6
	VIDEO AND TELEVISION INTEGRATED CIRCUITS	7/
	AUDIO POWER AMPLIFIERS	8
	HALL EFFECT DEVICES	9
	TRANSISTOR ARRAYS AND MISCELLANEOUS DEVICES	10
	CUSTOM DEVICES	
, [PACKAGE INFORMATION	Ţ





SECTION 12—PACKAGE INFORMATION

Package Thermal Characteristics	12-38
Thermal Design for Plastic Integrated Circuits	†
Computing Integrated Circuit Temperature Rise	†
Thermal Resistance—A Reliability Consideration	†
Operating and Handling Practices for MOS Integrated Circuits	12-39
Mounting of Power Tab Devices	12-40
Package Drawings:	
Suffix 'A' Plastic Dual In-Line	12-41
Suffix 'B' Plastic Dual In-Line with Heat Sink Semi-Tabs	
Suffix 'C' Unpackaged Chip or Wafer	
Suffix 'D' Metal 3-Pin TO-52/TO-206AC	†
Suffix 'EP' 40-Pin Plastic Leaded Chip Carrier (PLCC)	12-46
Suffix 'H' Glass/Metal Hermetic Side-Brazed Dual In-Line	12-46
Suffix 'J' Glass/Metal Hermetic 14-Lead Flat-Pack	†
Suffix 'L' 16-Lead Small Outline (SOIC)	12-48
Suffix 'M' Plastic Mini 8-Pin Dual In-Line	12-48
Suffix 'Q' Plastic Quad In-Line with Heat Sink Tabs	†
Suffix 'R' Glass/Ceramic Hermetic Dual In-Line	12-49
Suffix 'S' Plastic Mini Single In-Line	†
Suffix 'T' Plastic 3-Pin Single In-Line	
Suffix 'U' Plastic 3-Pin Thin Single In-Line	
Suffix 'W' Plastic 12-Pin Single In-Line Power Tab	
Suffix 'Y' Plastic 3-Lead TO-92 Transistor	
Suffix 'Z' Plastic 5-Lead TO-220 Single In-Line Power Tab	12-52
(2018년) 그는 1917년 - 1917년 - 1918년	

Package Thermal Characteristics

Package Designator	Package Type	Frame Material	R⊖ _{JA} † (°C/W)	R⊖ _{JC} † (°C/W)
A	14-Pin Plastic DIP	Copper	60	38
A	16-Pin Plastic DIP	Copper	60	38
A	18-Pin Plastic DIP	Copper	55	25
Α	20-Pin Plastic DIP	Copper	55	25
Α	22-Pin Plastic DIP	Copper	50	21
Α	28-Pin Plastic DIP	Copper	40	16
Α	40-Pin Plastic DIP	Copper	36	- <u> </u>
В	8-Pin Semi-Tab Plastic DIP	Copper	75	13*
В	14-Pin Semi-Tab Plastic DIP	Copper	45	13*
В	16-Pin Semi-Tab Plastic DIP	Copper	45	13*
В	22-Pin Semi-Tab Plastic DIP	Copper	40	13*
D	3-Lead Metal Can		300	150
EC	20-Lead Hermetic LCC	Kovar	110	
EC	28-Lead Hermetic LCC	Kovar	100	
EP	20-Lead Plastic LCC	Copper	95	
EP	44-Lead Plastic LCC	Copper	68	20
Н	8-Pin Hermetic DIP	Kovar	120	40
Н	14-Pin Hermetic DIP	Kovar	90	20
H	16-Pin Hermetic DIP	Kovar	90	20
Н	18-Pin Hermetic DIP	Kovar	75	20
Н	22-Pin Hermetic DIP	Kovar	65	20
J	14-Lead Flat Pack	Kovar	140	80
L	8-Lead SOIC	Copper	175	
L	14-Lead SOIC	Copper	125	
L ,	16-Lead SOIC	Copper	120	a in a single
M	8-Pin Mini DIP	Copper	80	55
Q , , , ,	16-Pin Quad In-Line	Copper	45	13*
R R	14-Pin CerDIP	Kovar	75	
R	16-Pin CerDIP	Kovar	75	en en en en en en en en en en en en en e
R i	18-Pin CerDIP	Kovar	65	e vijeka e e e
W	12-Lead Power Tab SIP	Copper	24	3.0*
Υ	3-Lead Plastic Transistor	Copper	310	170
Z	5-Lead Power Tab SIP	Copper	40	4.5*

The data given is intended as a general reference only and is based on certain simplifications such as constant chip size and standard bonding methods. Where differences exist, the detail specification takes precedence. ${}^{\dagger}G\Theta_{\mu}=1/R\Theta_{\mu} \text{ and } G\Theta_{\nu}=1/R\Theta_{\nu}$ ${}^{\dagger}R\Theta_{\mu}=1/R\Theta_{\mu} \text{ and } G\Theta_{\nu}=1/R\Theta_{\nu}$

Operating and Handling Practices for MOS Integrated Circuits

Handling Practices — Packaged Devices

Sprague Electric incorporates input protection diodes in all of its MOS/CMOS devices. Because of the very high input resistance in MOS devices, the following practices should be observed for protection against high static electrical charges:

- Device leads should be in contact with a conductive material except when being tested or in actual operation.
- Conductive parts of tools, fixtures, soldering irons and handling equipment should be grounded.
- 3. Devices should not be inserted into or removed from test stations unless the power is off.
- Neither should signals be applied to the inputs while the device power supply is in an off condition.
- 5. Unused input leads should be committed to either VSS or VDD.

Handling Practices — Die

A conductive carrier should be used in order to avoid differences in voltage potential.

Automatic Handling Equipment

Grounding alone may not be sufficient and feed mechanisms should be insulated from the devices under test at the point where the devices are connected to the test equipment. Ionized air blowers can be of aide here and are available commercially. This method is very effective in eliminating static electricity problems.

Ambient Conditions

Dry weather with accompanying low humidity tends to intensify the accumulation of static charges on any surface. In this atmosphere, proper handling procedures take on added importance. If necessary, steam injectors can be procured commercially.

Alert Failure Modes

The common failure modes that appear when static energy exists and when proper handling practices are not used are:

- 1. Shorted input protection diodes.
- 2. Shorted or 'blown' open gates.
- 3. Open metal runs.

Simple diagnostic checks with curve tracers or similar equipment readily identifies the above failure modes.

MOUNTING OF POWER TAB DEVICES

Power-tab packages are efficient thermal dissipators when properly utilized. In application, the following precautions should be taken:


- Always fasten the tab to the heat sink before the leads are soldered to fixed terminals.
- 2. Strain relief must be provided if there is any probability of axial stress to the leads.
- 3. Thermal grease (Dow Corning 340 or equivalent) should always be used. Thermal compounds are better heat conductors than air but not a good substitute for flat mating surfaces.
- 4. The mounting surface should be flat to within 0.002 inch/inch (0.05 mm/mm).

- 5. "Brute Force" mounting to poorly finished heat sinks can cause internal stresses which damage silicon chips and insulation parts.

 Mounting torque should be between 4 and 8 inch pounds (0.45 to 0.90 Nm.)
- 6. The mounting holes should be as clean as possible with no burrs or ridges.
- 7. Use appropriate hardware including a lock washer or torque washer.
- 8. If insulating bushings are used, they should be of dialylphthalate, fiberglass/filled polycarbonate, or fiberglass-filled nylon. Unfilled nylon should be avoided.


'A' PACKAGE: 14-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES




DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm




'A' PACKAGE: 16-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm




- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.

'A' PACKAGE: 18-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES

DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm



'A' PACKAGE: 20-Pin Plastic Dual In-Line


DIMENSIONS IN INCHES

20 19 18 17 16 15 14 13 12 11 11 11 11 11 11 11 11 11 11 0.260 0.310 0.060 REE -0.100 ± 0.010 NOTE 1 0.200 MAX SEATING PLANE No. A-10.430 in



DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm



- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.


'A' PACKAGE: 22-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES

0.014 0.008 0.390 0.005


DIMENSIONS IN MILLIMETRES

Based on $1^{\prime\prime}=25.4~\text{mm}$




'A' PACKAGE: 28-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm




- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.

'A' PACKAGE: 40-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES

0.014 0.008 0.060 0.460

DIMENSIONS IN MILLIMETRES




'B' PACKAGE: 8-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES

0.014 0.008 0.260 0.240 0.065 0.035 0.035 0.035 0.035 0.030 0.005

DIMENSIONS IN MILLIMETRES


(Based on 1 in. = 25.4 mm)




- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max, below seating plane.

'B' PACKAGE: 16-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES




DIMENSIONS IN MILLIMETRES




'B' PACKAGE: 22-Pin Plastic Dual In-Line

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES

(Based on 1 in. = 25.4 mm)




- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.


'EP' PACKAGE: 44-Lead Plastic Leaded Chip Carrier (PLCC)


DIMENSIONS IN INCHES


DIMENSIONS IN MILLIMETRES

(Based on 1 in. = 25.4 mm)











'H' PACKAGE: 14-Pin Hermetic Dual In-Line

DIMENSIONS IN INCHES

DIMENSIONS IN MILLIMETRES

(Based on 1 in. = 25.4 mm)






- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.


'H' PACKAGE: 16-Pin Hermetic Dual In-Line

DIMENSIONS IN INCHES




DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm




'H' PACKAGE: 18-Pin Hermetic Dual In-Line

DIMENSIONS IN INCHES




DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm




- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.

'L' PACKAGE: 16-Lead Small Outline (SOIC)




'M' PACKAGE: 8-Pin Plastic Dual In-Line



DIMENSIONS IN MILLIMETRES


(Based on 1 in. = 25.4 mm)



- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.


'R' PACKAGE: 14-Pin Ceramic Dual In-Line

DIMENSIONS IN INCHES




DIMENSIONS IN MILLIMETRES

(Based on 1 in. = 25.4 mm)




'R' PACKAGE: 16-Pin Ceramic Dual In-Line

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES


(Based on 1 in. = 25.4 mm)



- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.


'R' PACKAGE: 18-Pin Ceramic Dual In-Line

DIMENSIONS IN INCHES




DIMENSIONS IN MILLIMETRES

(Based on 1 in. = 25.4 mm)




'R' PACKAGE: 22-Pin Ceramic Dual In-Line

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES




Dwg. No. A-11,620 MM

- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.


'U' PACKAGE: 3-Pin Plastic Single In-Line

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES


Based on 1'' = 25.4 mm



NOTE: Lead diameter is controlled in the zone between 0.050" (0.13 mm) and 0.250" (6.35 mm) from the seating plane. Between 0.250" (6.35 mm) and 0.500" (12.7 mm) from the seating plane, a maximum lead diameter of 0.021" (0.53 mm) is specified. Outside of these zones the lead diameter is not controlled.


'W' PACKAGE: 12-Pin Plastic Single In-Line

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES


Based on $1^{\prime\prime}=25.4~\text{mm}$



- 1. Lead spacing tolerance is non-cumulative.
- $2. \ \ \textbf{Exact body and lead configuration at vendor's option within limits shown}.$
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.


'Z' PACKAGE: 5-Lead TO-220

DIMENSIONS IN INCHES



DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm



'ZH' PACKAGE: 5-Lead TO-220 (Horizontal Mount)

DIMENSIONS IN INCHES

0.420

0.161

0.134

0.380 0.055 0.135 0.230 0.650

0.020


-0.268-0.33 Dwg. No. A-10,462B IN

NOTES:

- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.

DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm





'ZV' PACKAGE: 5-Lead TO-220 (Vertical Mount)

DIMENSIONS IN INCHES

DIMENSIONS IN MILLIMETRES

Based on 1'' = 25.4 mm





- 1. Lead spacing tolerance is non-cumulative.
- 2. Exact body and lead configuration at vendor's option within limits shown.
- 3. Lead gauge plane is 0.030" (0.76 mm) max. below seating plane.

In the construction of the components described, the full intent of the specification will be met. The Sprague Electric Company, however, reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, the Sprague Electric Company assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



Sprague Electric Company

A unit of the Penn Central Corporation

115 NORTHEAST CUTOFF, WORCESTER, MA 01606 TEL.: (617) 853-5000

70 PEMBROKE ROAD, CONCORD, NH 03301 TEL.: (603) 224-1961

WR-503-1 E/EBBI PRBI Printed in U.S. Amer.