


NEC Electronics Inc.

NEC

LINEAR PRODUCTS

1986

DATA BOOK



DISTRIBUTED BY

Marshall

San Francisco Division

336 Los Coches Street
Milpitas, CA 95035

Electronics Group
Claude Michael Group

(408) 943-4600
(408) 943-4700

NEC Electronics Inc.

NEC

**1986
LINEAR
DATA BOOK**

February 1986

NECEL-000413

Stock No. 200100

©1986 NEC Electronics Inc./Printed in U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

NEC

GENERAL INFORMATION**1****QUALITY AND RELIABILITY****2****OPERATIONAL AMPLIFIERS****3****COMPARATORS****4****VOLTAGE REGULATORS****5****D/A AND A/D CONVERTERS****6****FUNCTIONAL BLOCKS****7****CHARGE COUPLED DEVICES****8****PACKAGING INFORMATION****9**

TABLE OF CONTENTS

	Page
Section 1 — General Information	
Introduction	1-1
Ordering Information	1-1
Temperature Range	1-1
Selection Guide	1-2
Operational Amplifiers	1-2
Comparators	1-5
Voltage Regulators	1-6
Digital to Analog Converters	1-7
Analog to Digital Converters	1-7
Functional Blocks	1-7
Charge Coupled Device (CCD Sensors)	1-7
Part Number Index	1-8
Industry Cross Reference	1-10
Full Product Line Guide	1-12
Discontinued Products	1-14
Section 2 — Quality and Reliability	
Introduction	2-1
Electrical Testing and Screening	2-2
Quality Control Flowchart	2-3
Periodical Reliability Test	2-4
Section 3 — Operational Amplifiers	
Single	
μ PC301A General Purpose Operational Amplifier	3-1
μ PC318 High-Speed Operational Amplifier	3-7
μ PC356 J-FET Input Operational Amplifier	3-11
μ PC357 J-FET Input Decompensated Operational Amplifier	3-15
μ PC741 General Purpose Operational Amplifier	3-21
μ PC811 J-FET Input Low-Offset Operational Amplifier	3-25
μ PC813 J-FET Input Low-Offset Operational Amplifier	3-27
μ PC4061 J-FET Input Low-Power Operational Amplifier	3-29
μ PC4071 J-FET Input Low-Noise Operational Amplifier	3-31
μ PC4081 J-FET Input Operational Amplifier	3-35
μ PC4250 Programmable Operational Amplifier	3-39
Dual	
μ PC358 Dual Low-Power Operational Amplifier	3-45
μ PC812 Dual J-FET Input Low-Offset Operational Amplifier	3-49
μ PC814 Dual J-FET Input Low-Offset Operational Amplifier	3-53
μ PC1458 Dual General Purpose Operational Amplifier	3-55
μ PC4062 Dual J-FET Input Low-Power Operational Amplifier	3-59
μ PC4072 Dual J-FET Input Low-Noise Operational Amplifier	3-61
μ PC4082 Dual J-FET Input Operational Amplifier	3-67
μ PC4359 Dual High-Speed Programmable Current Mode Operational Amplifier	3-71
μ PC4556 Dual Decompensated High-Performance Operational Amplifier	3-79
μ PC4557 Dual High-Performance Operational Amplifier	3-83
μ PC4558 Dual High-Performance Operational Amplifier	3-87
μ PC4559 Dual High-Performance Operational Amplifier	3-93
μ PC4560 Dual High-Performance Operational Amplifier	3-97
μ PC4570 Dual Ultra Low-Noise, Wideband, Operational Amplifier	3-103

	Page
Section 3 — Operational Amplifiers (cont)	
Quad	
μ PC324 Quad Low-Power Operational Amplifier	3-107
μ PC3403 Quad High-Performance Operational Amplifier	3-111
μ PC4064 Quad J-FET Input Low-Power Operational Amplifier	3-115
μ PC4074 Quad J-FET Input Low-Noise Operational Amplifier	3-117
μ PC4084 Quad J-FET Input Operational Amplifier	3-121
μ PC4574 Quad Ultra Low-Noise, Wideband, Operational Amplifier	3-125
μ PC4741 Quad High-Performance Operational Amplifier	3-127
Definition of Terms	3-131
Section 4 — Comparators	
μ PC311 Single Precision Voltage Comparator	4-1
μ PC319 Dual High-Speed Voltage Comparator	4-7
μ PC339 Quad Low-Power Voltage Comparator	4-13
μ PC393 Dual Low-Power Voltage Comparator	4-17
Definition of Terms	4-21
Section 5 — Voltage Regulators	
μ PC305 Precision Positive Voltage Regulator	5-1
μ PC317 Three-Terminal Adjustable Positive Voltage Regulator	5-5
μ PC337 Three-Terminal Adjustable Negative Voltage Regulator	5-9
μ PC2600 Series Three-Terminal Positive Voltage Regulator	5-13
μ PC78L00H Series Three-Terminal 0.1 A Positive Voltage Regulators	5-17
μ PC78L00J Series Three-Terminal 0.1 A Positive Voltage Regulators	5-23
μ PC78M00 Series Three-Terminal 0.5 A Positive Voltage Regulators	5-29
μ PC7800 Series Three-Terminal 1.0 A Positive Voltage Regulators	5-35
μ PC79L00 Series Three-Terminal 0.1 A Negative Voltage Regulators	5-41
μ PC79M00 Series Three-Terminal 0.5 A Negative Voltage Regulators	5-45
μ PC7900 Series Three-Terminal 1.0A Negative Voltage Regulators	5-51
Section 6 — D/A and A/D Converters	
Digital-to-Analog	
μ PC603 6-Bit High-Performance D/A Converter	6-1
μ PC610 10-Bit Polarized D/A Converter	6-9
μ PC624 8-Bit High-Speed Multiplying D/A Converter	6-17
μ PC6012 12-Bit High-Speed Multiplying D/A Converter	6-27
μ PD6900 8-Bit CMOS Video D/A Converter	6-35
μ PD7011 8-Bit NMOS D/A Converter	6-39
Analog-to-Digital	
μ PD6950 8-Bit CMOS Video A/D Converter	6-45
μ PD7001 8-Bit CMOS Serial Output A/D Converter	6-51
μ PD7002 10-Bit CMOS Integrating A/D Converter	6-59
μ PD7003 8-Bit CMOS High-Speed A/D Converter	6-69
μ PD7004 10-Bit CMOS Successive Approximation A/D Converter	6-75

TABLE OF CONTENTS (cont)

	Page
Section 7 — Functional Blocks	
μ PC398 Monolithic Sample-and-Hold Circuit	7-1
μ PC494 Switching Regulator Control Circuit	7-3
μ PC751/752 Quad Addressable Read/Write Amplifier	7-13
μ PC754 Magnetic Servo Head Preamplifier	7-19
μ PC1042 Switching Regulator Control Circuit	7-21
μ PC1060 Precision 2.5 Volt Reference Regulator	7-27
μ PC1555 Precision Timer Circuit	7-29
μ PC1571 Compander	7-35
μ PC1663/1664 Ultra-Wideband Differential Amplifier	7-41
μ PC3423 Overvoltage "Crowbar" Sensing Circuit	7-45
μ PD5555/5556 CMOS Timers	7-51
Section 8 — Charge Coupled Devices	
μ PD791 4096-Bit CCD Image Sensor	8-1
μ PD795 1024-Bit CCD Image Sensor	8-9
μ PD799 2048-Bit CCD Image Sensor	8-17
Section 9 — Packaging Information	
Packaging Information	9-1
Thermal Information	9-13
Taping Specifications	9-15
Surface Mounting Specifications	9-23

NEC

GENERAL INFORMATION

1

Section 1 — General Information

Introduction	1-1
Ordering Information	1-1
Temperature Range	1-1
Selection Guide	1-2
Operational Amplifiers	1-2
Comparators	1-5
Voltage Regulators	1-6
Digital to Analog Converters	1-7
Analog to Digital Converters	1-7
Functional Blocks	1-7
Charge Coupled Device (CCD Sensors)	1-7
Part Number Index	1-8
Industry Cross Reference	1-10
Full Product Line Guide	1-12
Discontinued Products	1-14

Introduction

NEC's Linear Catalog illustrates the extensive line of components available to designers and manufacturers. The variety of devices allows greater design alternatives and the ability to choose parts that truly fit your product needs. NEC's components are designed to satisfy industrial, communication, instrumentation, and consumer applications.

Designed for easy reference, NEC's Linear Catalog is divided into the following sections.

General Information – This section includes product selection guides, cross reference, ordering information, and handling precautions.

Quality and Reliability – An explanation and detailed specifications of NEC's stringent Q&R product testing.

Operational Amplifiers – Popular second-source operational amplifiers, and state-of-the-art J-FET input originals, complement a complete line of op-amps. Most are available in surface mount packaging.

Voltage Comparators – Some of the most popular comparators are available in either DIP or surface mount packaging.

A/D-D/A Converters – A full line of D/A converters are available with 6-, 8-, 10-, and 12-bits; also, 8- and 10-bit CMOS A/D converters with full microprocessing capabilities.


Voltage Regulators – All standard 3-terminal regulators are available in the 7800 and 7900 series, as well as the μ PC305 DIP.

Functional Blocks – A wide variety of special products are offered including, SMPS controllers, timers, precision voltage references, and Charge Coupled Devices (CCD Sensors).

Ordering Information

NEC integrated circuits may be ordered by contacting either the local NEC sales office, representative, or authorized distributor.

Numbering System



1

Temperature Range

Operating Temperature	High Reliability Industrial	Commercial
Ceramic Flatpack		0°C to 70°C
Plastic DIP	-40°C to +85°C*	-20°C to +70°C
Ceramic DIP	-40°C to +85°C*	-20°C to +70°C
Plastic Miniflat	-40°C to +85°C*	0°C to +70°C
TO-220	-40°C to +85°C*	-20°C to +85°C
Plastic SIP	-40°C to +85°C*	-20°C to +80°C
TO-92	-40°C to +85°C*	-20°C to +85°C

Storage Temperature	High Reliability Industrial	Commercial
Ceramic Flatpack		-65°C to +150°C
Plastic DIP	-55°C to +125°C	-55°C to +125°C
Ceramic DIP	-55°C to +150°C	
Plastic Miniflat	-55°C to +125°C	-55°C to +125°C
TO-220		-55°C to +150°C
Plastic SIP		-55°C to +125°C
TO-92		-65°C to +150°C

*Available For Most Linear Devices.

GENERAL INFORMATION

NEC

Selection Guide

Operational Amplifiers

Temperature Range: C Package (plastic molded DIP) 0°C to +70°C
 G2 Package (plastic molded SO) 0°C to +70°C
 D Package (ceramic cavity DIP) -20°C to +80°C

* Unless otherwise specified, $V_{\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$

NEC No.	Package	Generic Rec.	V_{CC} ¹ (+/-V)	I_{CC} (mA) Max.	V_{io} (mV) Max.	I_{io} (nA) Max.	I_b (nA) Max.	A_{VOL} (dB) Min.	e_n^2 (nV/ $\sqrt{\text{Hz}}$) Typ.	f_{UNITY} (MHz) Typ.	Slew Rate (V/ μs) Typ.
Single Operational Amplifiers											
μPC301A	C/8	LM301A	5-16	3	7.5	50	250	88	25	prog	prog
μPC318	C/8	LM318	5-16	10	10	200	500	88	15	10	70
μPC356	C/8	LF356	5-16	10	5	0.05	0.2	88	20	5	12
μPC357	C/8	LF357	5-16	10	5	0.05	0.2	88	20	20 ($A_V \geq 5$) (GBW at 10 kHz)	50 ($A_V \geq 5$)
μPC741	C/8 G2/8	μA741	7-16	2.8	6	200	500	88	25	0.6	0.5
μPC811^3	C/8 G2/8	LF411	5-16	3.5	2.5	0.05	0.2	88	20	4	15
μPC813^3	C/8 G2/8	LF412	5-16	3.5	2.5	0.05	0.2	88	20	8	25
μPC4061^3	C/8 G2/8	TL061	2-16	0.25	10	0.05	0.1	69	30	1	3
μPC4071	C/8 G2/8	TL071	5-16	2.7	10	0.05	0.2	88	18	3	13
μPC4081	C/8 G2/8	TL081	5-16	2.8	15	0.1	0.4	88	25	3	13
μPC4250	C/8 G2/8	LM4250	1-16	prog	6	prog	prog	96	25	prog	prog

Notes: 1. Recommended supply voltage range.

2. Input equivalent noise density at 1 kHz ($R_S = 100 \Omega$).

3. New product (Preliminary data).

Operational Amplifiers (cont)

Temperature Range: C Package (plastic molded DIP) 0°C to +70°C
 G2 Package (plastic molded SO) 0°C to +70°C
 D Package (ceramic cavity DIP) -20°C to +80°C

* Unless otherwise specified, $V_{\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$

NEC No.	Package	Generic	V_{CC}^1 (+/-V) Rec.	I_{CC} (mA) Max.	V_{IO} (mV) Max.	I_{IO} (nA) Max.	I_b (nA) Max.	A_{VOL} (dB) Min.	e_n^2 (nV/ $\sqrt{\text{Hz}}$) Typ.	f_{UNITY} (MHz) Typ.	Slew Rate (V/ μs) Typ.
Dual Operational Amplifiers											
$\mu\text{PC}358$	C/8 G2/8	LM358	3-30 (Single Supply)	1.2	7.0	50	250	88	32	0.5	0.2
* Specified at $V_{\pm} = +5$ V.											
$\mu\text{PC}812^3$	C/8, G2/8	ORIG	5-16	6.8	3.0	0.05	0.2	88	20	4	15
$\mu\text{PC}814^3$	C/8	ORIG	5-16	6.8	3.0	0.05	0.2	88	20	8	25
$\mu\text{PC}1458$	C/8 G2/8	MC1458	7-16	5.6	6	200	500	88	25	0.6	0.5
$\mu\text{PC}4062^3$	C/8 G2/8	TL062	2-16	0.50	10	0.05	0.1	69	30	1	3
$\mu\text{PC}4072$	C/8 G2/8	TL072	5-16	5.0	10	0.05	0.2	88	18	3	13
$\mu\text{PC}4082$	C/8 G2/8	TL082	5-16	5.6	15	0.1	0.4	88	25	3	13
$\mu\text{PC}4359$	C/14	LM339	5-22	22	—	—	1500	70	—	15	60
$\mu\text{PC}4556$	C/8 G2/8	ORIG	4-16	5.6	6.0	200	500	86	12	20 ($A_V \geq 10$) (GBW at 10 kHz)	5.0 ($A_V \geq 10$)
$\mu\text{PC}4557$	C/8	ORIG	4-16	5.6	6.0	200	500	86	12	2	1
$\mu\text{PC}4558$	C/8 G2/8	RC4558	4-16	5.6	6.0	200	500	86	12	2	1
$\mu\text{PC}4559$	C/8	RC4559	4-16	5.6	6.0	200	500	86	12	3	2
$\mu\text{PC}4560$	C/8 G2/8	ORIG	4-16	5.6	6.0	200	500	86	7	10 (GBW at 10 kHz)	2.8
$\mu\text{PC}4570^3$	C/8 G2/8	ORIG	4-16	8.0	5.0	200	1000	90	4.5	15 (GBW at 10 kHz)	7

Notes: 1. Recommended supply voltage range.

2. Input equivalent noise density at 1 kHz ($R_S = 100 \Omega$).

3. New product (Preliminary data).

GENERAL INFORMATION

NEC

Operational Amplifiers (cont)

Temperature Range: C Package (plastic molded DIP) 0°C to +70°C
 G2 Package (plastic molded SO) 0°C to +70°C
 D Package (ceramic cavity DIP) -20°C to +80°C

* Unless otherwise specified, $V_{\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$

NEC No.	Package	Generic	V_{CC}^1 (+/-V) Rec.	I_{CC} (mA) Max.	V_{io} (mV) Max.	I_{io} (nA) Max.	I_b (nA) Max.	A_{VOL} (dB) Min.	e_n^2 (nV/ $\sqrt{\text{Hz}}$) Typ.	f_{UNITY} (MHz) Typ.	Slew Rate (V/ μs) Typ.
Quad Operational Amplifiers											
$\mu\text{PC}324$	C/14 G2/14	LM324	3-30 (Single Supply)	2.0	7.0	50	250	88	32	0.5	0.25
* Specified at $V_{\pm} = \pm 5$ V.											
$\mu\text{PC}3403$	C/14 G2/14	MC3403	3-32 (Single Supply)	7.0	7.0	50	250	88	32	1	0.6
* Specified at $V_{\pm} = \pm 5$ V.											
$\mu\text{PC}4064$	C/14 G2/14	TL064	2-16	1.0	10	0.05	0.1	69	30	1	3
$\mu\text{PC}4074$	C/14 G2/14	TL074	5-16	10.0	10	0.05	0.2	88	18	3	13
$\mu\text{PC}4084$	C/14	TL084	5-16	10.0	15	0.2	0.4	88	25	3	13
$\mu\text{PC}4574$	C/14 G2/14	ORIG	± 15	12	5	200	1000	90	5	7	6
$\mu\text{PC}4741$	C/14 G2/14	HA4741	2-16	7.0	5.0	50	300	88	10	3	1.6

- Notes:**
1. Recommended supply voltage range.
 2. Input equivalent noise density at 1 kHz ($R_S = 100 \Omega$).
 3. New product (preliminary data).

Comparators

Temperature Range: C Package 0°C to +70°C
 G2 Package (plastic molded SO) 0°C to +70°C
 * Unless otherwise specified, $V^{\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$

NEC No.	Package	Generic	V_{CC}^1 (+/-V)	I_{CC} Max. (mA)	V_{IO} Max. (mV)	I_{IO} Max. (nA)	I_B Max. (nA)	A_{VOL} Typ. (dB)	I_{SINK}^2 Typ. (mA)	Response Time ³ (ns)
$\mu\text{PC}311$ (Single)	C/8 G2/8	LM311	4-18 5-36 (Single Supply)	7.5	7.5	50	250	106	8.0	200
$\mu\text{PC}319$ (Dual)	C/14 G2/14	LM319	5-18 5-18 (Single Supply)	12.5	8.0	200	1000	92	3.2	80
$\mu\text{PC}339$ (Quad)	C/14 G2/14	LM339	2-32 (Single Supply)	2.0	5.0	50	250	106	4.0	1300
$\mu\text{PC}393$ (Dual)	C/8 G2/8	LM393	2-32 (Single Supply)	1.0	5.0	50	250	106	4.0	1300

* Specified at $V^+ = +5$ V.

* Specified at $V^+ = +5$ V.

Notes: 1. Recommended supply voltage range.
 2. $V^+ = +5$ V, $V_{OL} = 0.4$ V.
 3. 100 mV input step with 5 mV overdrive.

GENERAL INFORMATION

NEC

Voltage Regulators

Device	Original	Operating Temperature Range (°C)	V _{OUT} (V)	V _{IN} (V)		I _O Max. (A)	P _T Max. (W)	Package
				Min.	Max.			
μPC305C	305	0~+70	4.5~30	8.0	40	0.05	0.35	8 pin DIP
μPC317	LM317	-20~+80	+1.3~+30	4.3	40	1.5	20	TO-220
μPC337	LM337	-20~+80	-1.3~-30	4.3	40	1.5	20	TO-220
μPC2600	—	-30~+85	5, 10	12	28	0.5	20	TO-220
μPC78L05J	78L05	-20~-+150 ¹	5 ²	7	30	0.1	0.8	TO-92
μPC78L08J	78L08	-20~-+150 ¹	8 ²	10.5	30	0.1	0.8	TO-92
μPC78L12J	78L12	-20~-+150 ¹	12 ²	14.5	35	0.1	0.8	TO-92
μPC78L15J	78L15	-20~-+150 ¹	15 ²	17.5	35	0.1	0.8	TO-92
μPC78M05	78M05	-20~-+80	5 ³	7	35	0.5	20	TO-220
μPC78M08	78M05	-20~-+80	8 ³	10.5	35	0.5	20	TO-220
μPC78M10	—	-20~-+80	10 ³	12.5	35	0.5	20	TO-220
μPC78M12	78M12	-20~-+80	12 ³	14.5	35	0.5	20	TO-220
μPC78M15	78M15	-20~-+80	15 ³	17.5	35	0.5	20	TO-220
μPC78M18	78M18	-20~-+80	18 ³	21	35	0.5	20	TO-220
μPC78M24	78M24	-20~-+80	24 ³	27	40	0.5	20	TO-220
μPC7805	7805	-20~-+80	5 ³	7	35	1.0	20	TO-220
μPC7808	7808	-20~-+80	8 ³	10.5	35	1.0	20	TO-220
μPC7812	7812	-20~-+80	12 ³	14.5	35	1.0	20	TO-220
μPC7815	7815	-20~-+80	15 ³	17.5	35	1.0	20	TO-220
μPC7818	7818	-20~-+80	18 ³	21	35	1.0	20	TO-220
μPC7824	7824	-20~-+80	24 ³	27	40	1.0	20	TO-220
μPC79L05	7905	-20~-+125 ¹	-5 ³	-7	-20	0.07	0.7	TO-92
μPC79L08	7908	-20~-+125 ¹	-8 ³	-10.5	-23	0.07	0.7	TO-92
μPC79L12	7912	-20~-+125 ¹	-12 ³	-14.5	-27	0.07	0.7	TO-92
μPC79L15	7915	-20~-+125 ¹	-15 ³	-17.5	-30	0.07	0.7	TO-92
μPC79M05	7905	-20~-+150 ¹	-5 ³	-7	-25	0.35	20	TO-220
μPC79M08	7908	-20~-+150 ¹	-8 ³	-10.5	-25	0.35	20	TO-220
μPC79M12	7912	-20~-+150 ¹	-12 ³	-14.5	-30	0.35	20	TO-220
μPC79M18	7918	-20~-+150 ¹	-18 ³	-17.5	-30	0.35	20	TO-220
μPC79M24	7924	-20~-+150 ¹	-24 ³	-27	-38	0.35	20	TO-220
μPC7905	7905	-20~-+80	-5 ³	-7	-35	1.0	20	TO-220
μPC7908	7908	-20~-+80	-8 ³	-10.5	-35	1.0	20	TO-220
μPC7912	7912	-20~-+80	-12 ³	-14.5	-35	1.0	20	TO-220
μPC7915	7915	-20~-+80	-15 ³	-17.5	-35	1.0	20	TO-220
μPC7918	7918	-20~-+80	-18 ³	-21	-35	1.0	20	TO-220
μPC7924	7924	-20~-+80	-24 ³	-27	-40	1.0	20	TO-220

- Notes:**
1. Junction temperature.
 2. Output voltage accuracy ±10%.
 3. Output voltage accuracy ±5%.

Digital to Analog Converters

Part No.	Resolution	Non-Linearity	Conversion Speed	Supply Voltage	Features
μ PC603	6 Bit	0.4%	3 μ s	\pm 15	Onboard V _{REF} — Output Buffer
μ PC610	10 Bit	0.2%	6 μ s	\pm 15	Onboard V _{REF} — Output Buffer
μ PC624	8 Bit	0.19%	150 ns	\pm 5 \pm 15	Current Output
μ PC6012	12 Bit	0.05%	400 ns	+5 +15 -12 -15	Current Output
μ PC6900	8 Bit	1/2 LSB	20 x 10 ⁶ samples/sec	+5	Current Output
μ PD7011	8 Bit	0.4% 0.2%	3 μ s	+5	Current Output
μ PD7011C-1					

Analog to Digital Converters

Part No.	Resolution	Non-Linearity	Conversion Speed	Supply Voltage	Output
μ PC650	12 Bit	0.05%	45 μ s	+5 -15	Parallel Output
μ PC6950	8 Bit	\pm 1/2 LSB	20 x 10 ⁶ samples/sec	+5	Parallel Output
μ PD7001	8 Bit	0.8%	140 μ s	+5	Serial Output
μ PD7002	10 Bit	0.2% 0.1%	15 ms	+5	Three State Output
μ PD7002C-1					
μ PD7003	8 Bit	0.49%	4 μ s	+5	Three State Output
μ PD7004	10 Bit	0.15%	104 μ s	+5	Serial/Parallel

Functional Blocks*

Device No.	Description
μ PC398	Monolithic Sample and hold circuit
μ PC494	Switching regulator (SMPS) controller
μ PC751	Quad read/write amp for hard disk media
μ PC752	Quad addressable read/write amplifier
μ PC754	Magnetic servo head preamp
μ PC1042	Switching regulator (SMPS) controller
μ PC1060	2.5 V precision voltage reference, for use with D/A and A/D converters
μ PC1555	Precision Timer (NE 555 direct replacement)
μ PC3423	Overshoot "Crowbar" sensing circuit
μ PD5555/5556	CMOS 555 Timers

*Contact manufacturer for specifications.

Charge Coupled Devices (CCD Sensors)

Device No.	Description
μ PD7910	4096 Bit Array
μ PD7950	1024 Bit Array
μ PD7990	2048 Bit Array

GENERAL INFORMATION

NEC

Part Number Index

	Page
μ PC301A General Purpose Operational Amplifier	3-1
μ PC305 Precision Positive Voltage Regulator	5-1
μ PC311 Single Precision Voltage Comparator	4-1
μ PC317 Three-Terminal Adjustable Positive Voltage Regulator	5-5
μ PC318 High-Speed Operational Amplifier	3-7
μ PC319 Dual High-Speed Voltage Comparator	4-7
μ PC324 Quad Low-Power Operational Amplifier	3-107
μ PC337 Three-Terminal Adjustable Negative Voltage Regulator	5-9
μ PC339 Quad Low-Power Voltage Comparator	4-13
μ PC356 J-FET Input Operational Amplifier	3-11
μ PC357 J-FET Input Decompensated Operational Amplifier	3-15
μ PC358 Dual Low-Power Operational Amplifier	3-45
μ PC393 Dual Low-Power Voltage Comparator	4-17
μ PC398 Monolithic Sample-and-Hold Circuit	7-1
μ PC494 Switching Regulator Control Circuit	7-3
μ PC603 6-Bit High-Performance D/A Converter	6-1
μ PC610 10-Bit Polarized D/A Converter	6-9
μ PC624 8-Bit High-Speed Multiplying D/A Converter	6-17
μ PC741 General Purpose Operational Amplifier	3-21
μ PC751/752 Quad Addressable Read/Write Amplifier	7-13
μ PC754 Magnetic Servo Head Preamplifier	7-19
μ PD791 4096-Bit CCD Image Sensor	8-1
μ PD795 1024-Bit CCD Image Sensor	8-9
μ PD799 2048-Bit CCD Image Sensor	8-17
μ PC811 J-FET Input Low-Offset Operational Amplifier	3-25
μ PC812 Dual J-FET Input Low-Offset Operational Amplifier	3-49
μ PC813 J-FET Input Low-Offset Operational Amplifier	3-27
μ PC814 Dual J-FET Input Low-Offset Operational Amplifier	3-53
μ PC1042 Switching Regulator Control Circuit	7-21
μ PC1060 Precision 2.5 Volt Reference Regulator	7-27
μ PC1458 Dual General Purpose Operational Amplifier	3-55
μ PC1555 Precision Timer Circuit	7-29
μ PC1571 Comander	7-35
μ PC1663/1664 Ultra-Wideband Differential Amplifier	7-41
μ PC2600 Series Three-Terminal Positive Voltage Regulator	5-13
μ PC3403 Quad High-Performance Operational Amplifier	3-111
μ PC3423 Overvoltage "Crowbar" Sensing Circuit	7-45
μ PC4061 J-FET Input Low-Power Operational Amplifier	3-29
μ PC4062 Dual J-FET Input Low-Power Operational Amplifier	3-59
μ PC4064 Quad J-FET Input Low-Power Operational Amplifier	3-115

Part Number Index (cont)**Page**

μ PC4071 J-FET Input Low-Noise Operational Amplifier	3-31
μ PC4072 Dual J-FET Input Low-Noise Operational Amplifier	3-61
μ PC4074 Quad J-FET Input Low-Noise Operational Amplifier	3-117
μ PC4081 J-FET Input Operational Amplifier	3-35
μ PC4082 Dual J-FET Input Operational Amplifier	3-67
μ PC4084 Quad J-FET Input Operational Amplifier	3-121
μ PC4250 Programmable Operational Amplifier	3-39
μ PC4359 Dual High-Speed Programmable Current Mode Operational Amplifier	3-71
μ PC4556 Dual Decompensated High-Performance Operational Amplifier	3-79
μ PC4557 Dual High-Performance Operational Amplifier	3-83
μ PC4558 Dual High-Performance Operational Amplifier	3-87
μ PC4559 Dual High-Performance Operational Amplifier	3-93
μ PC4560 Dual High-Performance Operational Amplifier	3-97
μ PC4570 Dual Ultra Low-Noise, Wideband, Operational Amplifier	3-103
μ PC4574 Quad Ultra Low-Noise, Wideband, Operational Amplifier	3-125
μ PC4741 Quad High-Performance Operational Amplifier	3-127
μ PD5555/5556 CMOS Timers	7-51
μ PC6012 12-Bit High-Speed Multiplying D/A Converter	6-27
μ PD6900 8-Bit CMOS Video D/A Converter	6-35
μ PD6950 8-Bit CMOS Video A/D Converter	6-45
μ PD7001 8-Bit CMOS Serial Output A/D Converter	6-51
μ PD7002 10-Bit CMOS Integrating A/D Converter	6-59
μ PD7003 8-Bit CMOS High-Speed A/D Converter	6-69
μ PD7004 10-Bit CMOS Successive Approximation A/D Converter	6-75
μ PC7011 8-Bit NMOS D/A Converter	6-39
μ PC78L00H Series Three-Terminal 0.1 A Positive Voltage Regulators	5-17
μ PC78L00J Series Three-Terminal 0.1 A Positive Voltage Regulators	5-23
μ PC78M00 Series Three-Terminal 0.5 A Positive Voltage Regulators	5-29
μ PC7800 Series Three-Terminal 1.0 A Positive Voltage Regulators	5-35
μ PC79L00 Series Three-Terminal 0.1 A Negative Voltage Regulators	5-41
μ PC79M00 Series Three-Terminal 0.5 A Negative Voltage Regulators	5-45
μ PC7900 Series Three-Terminal 1.0 A Negative Voltage Regulators	5-51

GENERAL INFORMATION

NEC

Industry Cross Reference

AMD	NEC
AM 6012	μ PC6012
DAC 08	μ PC624
Fairchild	NEC
UA 1458	μ PC1458
UA 301A	μ PC301A
UA 305	μ PC305
UA 311	μ PC311
UA 324	μ PC324
UA 339	μ PC339
LM 358	μ PC358
UA 393	μ PC393
UA 398	μ PC398
UA 4558	μ PC4558
UA 494	μ PC494
UA 555	μ PC1555
UA 733	μ PC1663
UA 741	μ PC741
UA 78XX	μ PC78XX
UA 78LXX	μ PC78LXX
UA 78MXX	μ PC78MXX
UA 79XX	μ PC79XX
UA 79LXX	μ PC79LXX
UA 79MXX	μ PC79MXX
Intersil	NEC
ICM 7555	μ PD5555
ICM 7556	μ PD5556
Motorola	NEC
DAC 08	μ PC624
TL 071	μ PC4071
TL 072	μ PC4072
TL 074	μ PC4074
TL 081	μ PC4081
TL 082	μ PC4082
TL 084	μ PC4084
MC 1403	μ PC1060
MC 1408-8	μ PC624
MC 1455	μ PC1555
MC 1458	μ PC1458

Motorola (cont)	NEC
UA 301A	μ PC301A
LM 305	μ PC305
LM 311	μ PC311
LM 317	μ PC311
LM 324	μ PC324
LM 339	μ PC339
MC 3403	μ PC3403
MC 34072	μ PC842*
MC 34074	μ PC844*
LM 358	μ PC358
MC 4558	μ PC4558
MC 4741	μ PC4741
LM 741	μ PC741
MC 78XX	μ PC78XX
MC 78LXX	μ PC78LXX
MC 78MXX	μ PC78MXX
MC 79XX	μ PC79XX
National	NEC
DAC 08	μ PC624
LM 1458	μ PC1458
LM 2930	μ PC2250
LM 301A	μ PC301A
LM 305	μ PC305
LM 311	μ PC311
LM 317	μ PC317
LM 319	μ PC319
LM 320TX	μ PC79XX
LM 324	μ PC324
LM 337	μ PC337
LM 339	μ PC339
LM 340T	μ PC78XX
LF 356	μ PC356
LM 358	μ PC358
LM 359	μ PC4359
LM 393	μ PC393
LM 398	μ PC398
LF 411	μ PC811
LF 412	μ PC812
LM 4250	μ PC4250
LM 555	μ PC1555

*New product - Data available May 86

Industry Cross Reference (cont)

National (cont)	NEC
LM 741	μ PC741
LM 78XX	μ PC78XX
LM 78LXX	μ PC78LXX
LM 78MXX	μ PC78MXX
LM 79XX	μ PC79XX

PMI	NEC
DAC 01C	μ PC603
DAC 02	μ PC610
DAC 08	μ PC624

RCA	NEC
CA 081	μ PC4081
CA 082	μ PC4082
CA 084	μ PC4084
CA 1458	μ PC1458
CA 301A	μ PC301A
CA 311	μ PC311
CA 324	μ PC324
CA 339	μ PC339
CA 358	μ PC358
CA 393	μ PC393
CA 555	μ PC1555
CA 741	μ PC741

SGS	NEC
MC 1458	μ PC1458
L 2605	μ PC2605
L 2610	μ PC2610
LS 301A	μ PC301A
LM 317	μ PC317
LM 324	μ PC324
LM 339	μ PC339
LM 358	μ PC358
LM 393	μ PC393
LS 4558	μ PC4558
NE 555	μ PC1555
NE 571	μ PC1571
LM 741	μ PC741

SGS (cont)	NEC
L 78XX	μ PC78XX
L 78MXX	μ PC78MXX
L 79XX	μ PC79XX

Signetics	NEC
AM 6012	μ PC6012
DAC 08	μ PC624
MC 1408-B	μ PC624
MC 1458	μ PC1458
LM 311	μ PC311
LM 319	μ PC319
LM 324	μ PC324
LM 339	μ PC339
MC 3403	μ PC3403
LM 393	μ PC393
LF 398	μ PC398
NE 4558	μ PC4558
NE 555	μ PC1555
NE 5532	μ PC4570
UA 741	μ PC741

Texas Inst.	NEC
TL 061	μ PC4061
TL 062	μ PC4062
TL 064	μ PC4064
TL 071	μ PC4071
TL 072	μ PC4072
TL 074	μ PC4074
TL 081	μ PC4081
TL 082	μ PC4082
TL 084	μ PC4084
TL 431	μ PC1093
MC 1458	μ PC1458
LM 301A	μ PC301A
LM 311	μ PC311
LM 319	μ PC319
LM 324	μ PC324
LM 339	μ PC339
LM 358	μ PC358
LM 393	μ PC393
RC 4558	μ PC4558
RC 4559	μ PC4559

GENERAL INFORMATION

NEC

Industry Cross Reference (cont)

Texas Inst. (cont)	NEC
TL 494	μ PC494
NE 555	μ PC1555
UA 741	μ PC741
UA 78XX	μ PC78XX
UA 78LXX	μ PC78LXX
UA 78MXX	μ PC78MXX
UA 79XX	μ PC79XX
UA 79LXX	μ PC79LXX
UA 79MXX	μ PC79MXX

Full Product Line Guide

SINGLE OP AMPS

Part No.	Package	Description
μ PC301A	C - 8 pin	General Purpose Op Amp
μ PC318	C - 8 pin	High Speed Op Amp
μ PC356	C - 8 pin	J-FET Input Op Amp
μ PC357	C - 8 pin	J-FET Input Low Power, Op Amp
μ PC741	C/G2 - 8 pin	General Purpose Op Amp
μ PC811	C/G2 - 8 pin	JFET Input High Performance Op Amp
μ PC813	C/G2 - 8 pin	JFET Input High Performance Op Amp
μ PC4061	C/G2 - 8 pin	J-FET Input, Low Power, Op Amp
μ PC4071	C/G2 - 8 pin	J-FET Input, Low Noise, Op Amp
μ PC4081	C/G2 - 8 pin	J-FET Input, Low Offset/Bias Current
μ PC4250	C/G2 - 8 pin	Programmable Op Amp

DUAL OP AMPS

μ PC358	C/G2 - 8 pin	Low Power Op Amp
μ PC812	C - 8 pin	J-FET Input Low Offset Voltage, High Stability, Op Amp
μ PC814	C - 8 pin	High Performance
μ PC1458	C/G2 - 8 pin	General Purpose Op Amp
μ PC4062	C/G2 - 8 pin	J-FET Input, Low Power, Op Amp
μ PC4072	C/G2 - 8 pin	J-FET Input, Low Noise, Op Amp
μ PC4082	C/G2 - 8 pin	J-FET Input, Low Offset/Bias Current
μ PC4359	C - 8 pin	High Performance
μ PC4556	C/G2 - 8 pin	High Performance, Decompensated, Op Amp
μ PC4557	C - 8 pin	High Performance Op Amp
μ PC4558	C/G2 - 8 pin	High Performance Op Amp
μ PC4559	C - 8 pin	High Performance Op Amp
μ PC4560	C/G2 - 8 pin	High Performance Op Amp
μ PC4570	C/G2 - 8 pin	Ultra Low Noise, Wide Bandwidth Op Amp

QUAD OP AMPS

μ PC324	C/G2 - 14 pin	Low Power Op Amp
μ PC3403	C/G2 - 14 pin	Low Power Op Amp
μ PC4064	C/G2 - 14 pin	J-FET Input, Low Power Op Amp
μ PC4074	C/G2 - 14 pin	J-FET Input, Low Power Op Amp
μ PC4084	C - 14 pin	J-FET Input, Low Offset/Bias Current
μ PC4574	C/G2 - 14 pin	Ultra Low Noise, High Bandwidth
μ PC4741	C/G2 - 14 pin	High Performance Op Amp

COMPARATORS

Part No.	Package	Description
μ PC311	C/G2 - 8 pin	Precision Comparator (Single)
μ PC319	C/G2 - 14 pin	High Speed Comparator (Dual)
μ PC339	C/G2 - 14 pin	Low Power Comparator (Quad)
μ PC393	C/G2 - 8 pin	Low Power Comparator (Dual)

CCD = CHARGED COUPLED DEVICES FOR IMAGE SENSING

μ PC603	D - 14 pin	High Performance, 6-Bit D/A
μ PC610	D - 18 pin	Polarized, 10-Bit D/A
μ PC624	D - 16 pin	Multiplying, High Speed, 8-Bit D/A
μ PC6012	C - 20 pin	Multiplying, High Speed, 12-Bit D/A
μ PD6900	C - 22 pin	Video DAC, 20 mHz CMOS
μ PD7011	C - 18 pin	Serial/Parallel I/O, NMOS 8-Bit D/A

DIGITAL TO ANALOG CONVERTERS

μ PD791	D - 24 pin	4096-Bit Linear Image Sensor, CCD, 7 μ m by 5 μ m Photo Element Size
μ PD795	D - 20 pin	1024-Bit Linear Image Sensor, CCD, 14 μ m by 9 μ m Photo Element Size
μ PD799	D - 24 pin	2048-Bit Linear Image Sensor, CCD, 14 μ m by 9 μ m Photo Element Size

ANALOG TO DIGITAL CONVERTERS [CMOS]

μ PD6950	C - 24 pin	Video ADC, 20 mHz Flash CMOS
μ PD7001	C - 16 pin	Serial Output, 4 Channel Input, CMOS, 8-Bit Successive Approximation A/D
μ PD7002	C - 28 pin	4 Channel Input, CMOS, 8/10-Bit Integrating A/D (Accuracy 0.2% FSR)
μ PD7002(-1)	C - 28 pin	Same as μ PD7002 with Higher Conversion accuracy (0.1% FSR)
μ PD7003	C - 24 pin	High Speed, Parallel (FLASH), CMOS 8-Bit A/D (Conversion time 4 μ s)
μ PD7004	C - 28 pin	8 Channel Input, Serial or Parallel Output, CMOS 10-Bit A/D

Full Product Line Guide (cont)**FUNCTIONAL BLOCKS**

Part No.	Package	Description
μ PC305	C - 8 pin	Voltage Regulator Controller
μ PC398	C - 8 pin	Monolithic Sample and Hold Circuit
μ PC494	C/G2 - 16 pin	Switching Regulator (SMPS) Controller
μ PC751	B/D - 22 pin	Quad Read/Write Amp for Hard Disk
μ PC752	B - 22 pin	4 Input/Output, Hard Disk Amplifier
μ PC1042	C - 16 pin	Switching Regulator Control Circuit
μ PC1060	C - 8 pin	2.5 Volt Precision Voltage Reference, for use with D/A and A/D Converters
μ PC1555	C/G2 - 8 pin	Precision Timer
μ PC1571	C - 16 pin	Compander
μ PC1663	C - 8 pin	Ultra Wide Bandwidth Differential Amp
μ PC1664	C - 14 pin	Ultra Wide Bandwidth Differential Amp
μ PC3423	C - 8 pin	Precision Timer
μ PC5555/6	C/G2 - 8/14 pin	CMOS Precision Timers

VOLTAGE REGULATORS**Positive-3 Terminal Regulators-0.1 AMP**

μ PC78L05	T0-92	5 Volt, Fixed
μ PC78L08	T0-92	8 Volt, Fixed
μ PC78L10	T0-92	10 Volt, Fixed
μ PC78L12	T0-92	12 Volt, Fixed
μ PC78L15	T0-92	15 Volt, Fixed

VOLTAGE REGULATORS**Positive-3 Terminal Regulators-0.5 AMP**

μ PC2605	T0-220	5 Volt, Fixed Low Drop
μ PC2610	T0-220	10 Volt, Fixed Low Drop
μ PC78M05	T0-220	5 Volt, Fixed
μ PC78M08	T0-220	8 Volt, Fixed
μ PC78M10	T0-220	10 Volt, Fixed
μ PC78M12	T0-220	12 Volt, Fixed
μ PC78M15	T0-220	15 Volt, Fixed
μ PC78M18	T0-220	18 Volt, Fixed
μ PC78M24	T0-220	24 Volt, Fixed

Contact your local NEC sales office for more information

VOLTAGE REGULATORS**Positive-3 Terminal Regulators-1.0 AMP**

Part No.	Package	Description
μ PC317	T0-220	3 to 30 Volt, Variable
μ PC7805	T0-220	5 Volt, Fixed
μ PC7808	T0-220	8 Volt, Fixed
μ PC7812	T0-220	12 Volt, Fixed
μ PC7815	T0-220	15 Volt, Fixed
μ PC7818	T0-220	18 Volt, Fixed
μ PC7824	T0-220	24 Volt, Fixed

VOLTAGE REGULATORS**Negative-3 Terminal Regulators-0.1 AMP**

μ PC79L05	T0-92	5 Volt, Fixed
μ PC79L08	T0-92	8 Volt, Fixed
μ PC79L12	T0-92	12 Volt, Fixed
μ PC79L15	T0-92	15 Volt, Fixed

VOLTAGE REGULATORS**Negative-3 Terminal Regulators-0.5 AMP**

μ PC79M05	T0-220	5 Volt, Fixed
μ PC79M08	T0-220	8 Volt, Fixed
μ PC79M12	T0-220	12 Volt, Fixed
μ PC79M15	T0-220	15 Volt, Fixed
μ PC79M24	T0-220	24 Volt, Fixed

VOLTAGE REGULATORS**Negative-3 Terminal Regulators-1.0 AMP**

μ PC7905	T0-220	5 Volt, Fixed
μ PC7908	T0-220	8 Volt, Fixed
μ PC7910	T0-220	10 Volt, Fixed
μ PC7912	T0-220	12 Volt, Fixed
μ PC7915	T0-220	15 Volt, Fixed
μ PC7918	T0-220	18 Volt, Fixed
μ PC7924	T0-220	24 Volt, Fixed

Notes: C = Plastic DIP G2 = Plastic Miniflat DIP

D = Ceramic DIP B = Ceramic Flat Pack

GENERAL INFORMATION

NEC

Discontinued Products

Old Part Number	Replacement	Old Part Number	Replacement	Old Part Number	Replacement
μ PC550	None	μ PC254	None	μ PC616	μ PC3911
μ PC141C	μ PC305	μ PC258	μ PC4558	μ PC617	μ PC1555
μ PC151	μ PC741	μ PC259	μ PC4560	μ PC646/647	None
μ PC154	None	μ PC271	μ PC311	μ PC648	μ PC6012
μ PC156	None	μ PC272	μ PC319	μ PC649	μ PC398
μ PC157	μ PC301	μ PC277	μ PC393	μ PC801	μ PC4081
μ PC159	μ PC318	μ PC354	None	μ PC802	μ PC4250
μ PC177	μ PC339	μ PC451	μ PC324	μ PC803	μ PC4082
μ PC209	μ PC4359	μ PC452	μ PC3403	μ PC804	μ PC4084
μ PC251	μ PC1458	μ PC454	None	μ PC1251	μ PC358
μ PC253	None	μ PC458	μ PC4741		

NEC

QUALITY AND RELIABILITY

2

Section 2 — Quality and Reliability

Introduction	2-1
Electrical Testing and Screening	2-2
Quality Control Flowchart	2-3
Periodical Reliability Test	2-4

Introduction

NEC Electronics is dedicated to producing the highest quality electronic components at competitive prices with on-time deliveries. In order to guarantee this high level of product reliability, it is essential to build quality into the product — at every phase of operation.

NEC has introduced the concept of Total Quality Control (TQC) across its entire semiconductor product line. By adopting TQC, NEC builds high quality into its products, thus assuring higher reliability. This concept and methodology of TQC are company-wide activities involving all levels of management, engineers, quality control staff, and support staff functions.

NEC's goal is to further improve the superior product that is synonymous with its name. That's why extensive failure analysis tests are performed and corrective actions taken prior to marketing products. At the same time, research and development efforts to achieve even higher standards are an ongoing process.

Quality Control Implementation

Building excellence into a product requires the earliest possible detection of failure in each phase. Immediate action must be taken to remove the cause of failure. Fixed-station quality inspection often precludes the ability to take immediate action. It is, therefore, necessary to perform quality control functions at each step — especially at the conceptual stage.

Significant quality stages include:

- Product Development
- Wafer Processing
- Assembly
- Electrical Testing and Screening
- Pre-Inventory Inspection
- Reliability Assurance Test

Product Development

The product development phase includes product conception, review of the device proposal, organization and physical element design, engineering evaluations, and transfer of the product to manufacturing.

In every step of the product development phase, quality and reliability requirements *must* be satisfied. Utilizing the TQC approach has shortened the product development cycle by two to three months. At NEC, building superiority into the product is essential.

Wafer Processing

During the wafer processing stage, the in-process quality inspections that occur are as follows:

Process	Inspection Item
Wafer	Resistivity, Dimension, and Appearance, Lot Sampling Inspection
Photo-Lithography	Alignment and Etching, 100 percent inspection
Diffusion and Oxidation	Oxide Thickness, Sheet Resistivity, Lot Sampling Inspection
Metallization and Passivation	Thickness, V_{th} , C-V Characteristics, and Lot Sampling
Wafer Sort and Scribe	DC Parameters, 100 Percent Inspection
Die Sort	100 Percent Visual Inspection

Assembly

The in-process quality inspections performed during the chip-mounting and packaging stage are as follows:

Process	Inspection Item
Die	Incoming Material Inspection
Die Attach	Appearance, Lot Sampling Inspection
Wire Bonding	Bond Strength, Appearance, Lot Sampling
Packaging	100 Percent Appearance Inspection
Fine Leak*	Lot Sampling
Gross Leak*	100 Percent Inspection

Note: *For ceramic package devices only.

Electrical Testing and Screening

Electrical testing and infant mortality screening are performed at this stage. The flow chart below depicts the process. (Please note: The following diagram illustrates NEC's basic flow and is similar to most processes. Some product lines may have variations. However, in all cases NEC strives for zero defects.)

Flow	Process	Frequency
No	1st Electrical	100%
	2nd Electrical	100%
	PDA	100%
	Pre-Inventory Inspection	Every lot
	Reliability Assurance Tests	Every lot or every month
	Warehouse/Finished Goods	

During the first electrical test, DC parameters are tested in accordance with electrical specifications, on 100% of each lot. This prescreen performance is prior to the infant mortality testing.

In the second electrical test, AC functional as well as DC parameter tests are performed. If the percentage of defective units exceeds a set limit, the lot is subjected to an additional burn-in. During this second burn-in, the defective units undergo a failure analysis. The results of this analysis are then fed back for appropriate corrective action.

Pre-Inventory Inspection

Prior to warehouse storage, lots are subjected to an incoming inspection according to the following sampling plan:

Electrical test:	DC parameters	LTPD 3%
	Function test	LTPD 3%
Appearance		LTPD 3%

Reliability Assurance Testing

A large part of NEC's Total Quality Control program involves various types of reliability assurance tests performed to ensure the highest product quality and reliability possible.

The High Temperature Operating Life Test is used to accelerate failure mechanisms by operating the devices at an elevated temperature. The data obtained is then translated to a lower temperature.

Integrated circuits are highly sensitive to the general accelerating effect of humidity in causing electrolytic corrosion between biased lines. High Temperature and High Humidity Tests are performed to detect failure mechanisms which are accelerated by these conditions. It is especially effective in accelerating leakage-related failures and drifts in device parameters due to process instability.

Another common test is the High Temperature Storage Test. In this test, devices are subjected to elevated temperatures with no applied bias. This test is used to detect any mechanical problems or process instability.

The Environmental Test is performed to detect problems related to packaging, material, susceptibility to environmental extremes, and problems related to usage of the devices.


Summary

Building quality and reliability into products is the most efficient way to ensure product excellence. NEC's adoption of quality control functions at each process step forms a consolidated quality control system, which guarantees a superior product.

With company-wide practice of Total Quality Control, NEC is committed to producing superior products. Through continuous research and development, extensive failure analysis and process improvements, higher standards of quality and reliability are continuously set and maintained.

Quality Control Flowchart

2



QUALITY AND RELIABILITY

NEC

Periodical Reliability Test

Industrial Cavity DIP

Test Items		Test Conditions
Environmental Test	Soldering Heat	260°C, 10 sec, once
	Temperature Cycle	-65°C to +150°C, 10 cycles, 30 min each temp
	Thermal Shock	100°C and 0°C, 15 cycles, 5 min each temp
	Mechanical Shock	1500G, 0.5 ms, XYZ Axis, 5 times
	Variable Frequency Vibration	100 Hz to 2000 Hz, 20G, XYZ Axis, 4 times
	Constant Acceleration	2000G, XYZ Axis, 1 min each
	Lead Fatigue	250 g, 90 degrees, 3 times, 3 or 4 leads
Life Test	Solderability	230°C, 5 sec, once, with rosin flux
	Bias Temperature Test	T _A = 125°C, Maximum Rated Voltage, 1000 hours
	High Temperature Storage Test	T _A = 175°C, 1000 hours
	Pressure Cooker Test	T _A = 125°C, R _H = 100%, 48 Hr

Industrial Plastic Molded DIP

Test Items		Test Conditions
Environmental Test	Soldering Heat	260°C, 10 sec, once
	Temperature Cycle	-65°C to +150°C, 10 cycles, 30 min each temp
	Thermal Shock	100°C and 0°C, 15 cycles, 5 min each temp
	Lead Fatigue	250 g, 90 degrees, 3 times, 3 or 4 leads
	Solderability	230°C, 5 sec, once, with rosin flux
	Bias Temperature Test	T _A = 125°C, Maximum Rated Voltage, 1000 hours
	High Temperature Storage Test	T _A = 150°C, 1000 hours
Life Test	High Temperature, High Humidity Storage Test	T _A = 65°C, R _H =95%, 1000 hours
	Pressure Cooker Test	T _A = 125°C, R _H = 100%, 96 Hr

Industrial Miniflat IC

Test Items		Test Conditions
Environmental Test	Solderability	230°C, 5 sec, once
	Temperature Cycle	-65°C to +150°C, 10 cycles, 30 min each temp
	Thermal Shock	100°C and 0°C, 15 cycles, 5 min each temp.
Life Test	Bias Temperature Test	T _A = 125 °C, Maximum Rated Voltage, 1000 hours
	High Temperature Storage Test	T _A = 150 °C, 1000 hours
	High Temperature, High Humidity Storage Test	T _A = 65 °C, R _H =95%, 1000 hours
	Pressure Cooker Test	T _A = 125 °C, R _H = 100%, 48 Hr

Note: 1. Periodical reliability test is carried out every three months for each product.

NEC

OPERATIONAL AMPLIFIERS

3

Section 3 — Operational Amplifiers**Single**

μ PC301A General Purpose Operational Amplifier	3-1
μ PC318 High-Speed Operational Amplifier	3-7
μ PC356 J-FET Input Operational Amplifier	3-11
μ PC357 J-FET Input Decompensated Operational Amplifier	3-15
μ PC741 General Purpose Operational Amplifier	3-21
μ PC811 J-FET Input Low-Offset Operational Amplifier	3-25
μ PC813 J-FET Input Low-Offset Operational Amplifier	3-27
μ PC4061 J-FET Input Low-Power Operational Amplifier	3-29
μ PC4071 J-FET Input Low-Noise Operational Amplifier	3-31
μ PC4081 J-FET Input Operational Amplifier	3-35
μ PC4250 Programmable Operational Amplifier	3-39

Dual

μ PC358 Dual Low-Power Operational Amplifier	3-45
μ PC812 Dual J-FET Input Low-Offset Operational Amplifier	3-49
μ PC814 Dual J-FET Input Low-Offset Operational Amplifier	3-53
μ PC1458 Dual General Purpose Operational Amplifier	3-55
μ PC4062 Dual J-FET Input Low-Power Operational Amplifier	3-59
μ PC4072 Dual J-FET Input Low-Noise Operational Amplifier	3-61
μ PC4082 Dual J-FET Input Operational Amplifier	3-67
μ PC4359 Dual High-Speed Programmable Current Mode Operational Amplifier	3-71
μ PC4556 Dual Decompensated High-Performance Operational Amplifier	3-79
μ PC4557 Dual High-Performance Operational Amplifier	3-83
μ PC4558 Dual High-Performance Operational Amplifier	3-87
μ PC4559 Dual High-Performance Operational Amplifier	3-93
μ PC4560 Dual High-Performance Operational Amplifier	3-97
μ PC4570 Dual Ultra Low-Noise, Wideband, Operational Amplifier	3-103

Quad

μ PC324 Quad Low-Power Operational Amplifier	3-107
μ PC3403 Quad High-Performance Operational Amplifier	3-111
μ PC4064 Quad J-FET Input Low-Power Operational Amplifier	3-115
μ PC4074 Quad J-FET Input Low-Noise Operational Amplifier	3-117
μ PC4084 Quad J-FET Input Operational Amplifier	3-121
μ PC4574 Quad Ultra Low-Noise, Wideband, Operational Amplifier	3-125
μ PC4741 Quad High-Performance Operational Amplifier	3-127
Definition of Terms	3-131


Description

The μPC301A is a general purpose amplifier offering higher performance than 709 type operational amplifiers. This amplifier offers virtually foolproof operation with overload protection on both input and output to prevent latch-up when the common mode range is exceeded. In addition, circuit stability is assured by use of a single 30-pF capacitor. Frequency compensation can also be tailored to meet the needs of individual circuits with a single external capacitor.

Features

- Wide common mode and differential voltage range
- Short-circuit protection
- No latch-up
- Offset voltage null capability
- Adjustable frequency and transient response characteristics
- LM301A direct replacement


Pin Configuration



83-002060A

3

Equivalent Circuit



83-002059B

Electrical Characteristics $T_A = 25^\circ C, V^\pm = \pm 5 V$ to $\pm 15 V$

Limits						
Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input Offset Voltage	V_{io}	2.0	7.5	mV		$R_S \leq 50 k\Omega$
Input Offset Voltage Drift	$\Delta V_{io}/\Delta T$	6.0	30	$\mu V/^\circ C$		$R_S \leq 50 k\Omega, V^\pm = \pm 15 V$
Input Offset Current	I_{io}	3	50	nA		
Input Offset Current Drift	$\Delta V_{io}/\Delta T$	0.02	0.6	nA/ $^\circ C$		$V^\pm = \pm 15 V$
Input Bias Current	I_b	70	250	nA		
Input Impedance		0.5	2	M Ω		
Large Signal Voltage Gain	A_{VOL}	88	104	dB	$V^\pm = \pm 15 V, V_0 = \pm 10 V, R_L \geq 2 k\Omega$	
Supply Current	I_{CC}	1.8	3	mA		
Output Voltage Swing	V_{om}	± 12	± 14	V	$V^\pm = \pm 15 V, R_L \geq 10 k\Omega$	
Output Voltage Swing	V_{om}	± 10	± 13	V	$V^\pm = \pm 15 V, R_L \geq 2 k\Omega$	
Common Mode Input Voltage Range	V_{icm}	± 12		V	$V^\pm = \pm 15 V$	
Common Mode Rejection Ratio	CMRR	70	90	dB	$R_S \leq 50 k\Omega$	
Supply Voltage Rejection Ratio	SVRR	70	90	dB	$R_S \leq 50 k\Omega$	

Ordering Information



Part Number	Package	Operating Temperature Range
μ PC301AC	Plastic DIP	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ C$




Voltage Between V^+ and V^-	36 V
Power Dissipation	350 mW
Differential Input Voltage	$\pm 30 V$
Input Voltage (Note 1)	$\pm 15 V$
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Note: 1. For supply voltages less than $\pm 15 V$, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical Characteristics $T_A = 25^\circ\text{C}$ **Standard Compensation and Offset Balance Circuit****Single Pole Compensation**


3

Open Loop Frequency Response**Large Signal Frequency Response****Voltage Follower Pulse Response**


Typical Characteristics (Cont.)

T_A = 25°C


Two Pole Compensation




Open Loop Frequency Response




Large Signal Frequency Response




Voltage Follower Pulse Response



Feedforward Compensation





Open Loop Frequency Response



Typical Characteristics (Cont.)





$T_A = 25^\circ\text{C}$






Operating Characteristics

$T_A = 25^\circ\text{C}$

3



Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 


Description

The μPC318 is a precision high-speed operational amplifier designed for applications requiring wide bandwidth and high slew rate. It features a factor of ten increase in speed compared to general purpose operational amplifiers, without degrading the DC performance. By incorporating internal unity gain frequency compensation, external compensation components are eliminated. The high-speed and fast settling time of the μPC318 make it ideal for use in D/A converters, oscillators, sample and hold circuits.

Features

- Very high slew rate
- Maximum bias current of 500 nA
- Operates from supplies of ± 5 V to ± 20 V
- Internal frequency compensation
- Input and output overload protected
- LM318 direct replacement


Pin Configuration



83-002082A

3

Equivalent Circuit



83-002081C

Ordering Information


Part Number	Package	Operating Temperature Range
μ PC318C	Plastic DIP	0°C to +70°C

Absolute Maximum Ratings

	$T_A = 25^\circ\text{C}$	
Voltage Between V^+ and V^-	40 V	
Power Dissipation	500 mW	
Differential Input Current (Note 1)	$\pm 10 \text{ mA}$	
Input Voltage (Note 2)	$\pm 15 \text{ V}$	
Output Short Circuit Duration	Indefinite	
Operating Temperature Range	0°C to +70°C	
Storage Temperature Range	-55 to +150°C	

Notes: 1. The inputs are shunted with back-to-back diodes for over-voltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
 2. For supply voltages less than $\pm 15 \text{ V}$, the absolute maximum input voltage is equal to the supply voltage.


Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical Applications**Offset Balancing Circuit**

83-002083A

Electrical Characteristics $T_A = 25^\circ\text{C}, V^\pm = \pm 15 \text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	4	10	mV	$R_S = 100 \Omega$	
Input Offset Current	I_{IO}	30	200	nA		
Input Bias Current	I_B	150	500	nA		
Input Impedance	R_{IN}	0.5	3	MΩ		
Large Signal Voltage Gain	A_{VOL}	88	106	dB	$V_O = \pm 10 \text{ V}, R_L \geq 2 \text{ k}\Omega$	
Slew Rate	SR	50	70	V/ μ s	$A_V = 1$	
Output Voltage Swing	V_{OM}	± 12	± 13	V	$R_L \geq 2 \text{ k}\Omega$	
Common Mode Input Voltage Range	V_{ICM}	± 11.5				
Common Mode Rejection Ratio	$CMRR$	70	100	dB		
Supply Voltage Rejection Ratio	$SVRR$	65	80	dB		
Supply Current	I_{CC}	5	10	mA	$R_L = \infty, V_O = 0 \text{ V}$	





Feedforward Compensation for Greater Inverting Slew Rate* Slew rate typically 150 V/ μ s

* Balance circuit necessary for increased slew



83-002084A

Operating Characteristics

$T_A = 25^\circ\text{C}$




3




Operating Characteristics (Cont.)

T_A = 25°C


Large Signal Frequency Response




Open Loop Frequency Response



Voltage Follower Pulse Response



Inverter Pulse Response




Description

The μPC356 is a J-FET input operational amplifier with matched P-channel ion implanted J-FETs. In addition to the obvious advantages of J-FET inputs, the μPC356 is designed for high slew rate, wide bandwidth, and extremely fast settling time.

Features


- Low input offset voltage: 5 mV max (trimming technique used)
- Offset adjust does not degrade drift or CMRR
- The NPN sink output stage allows use of large capacitive loads (10,000 pF) without a stability problem
- Internal compensation and large differential input voltage capability
- LF356 equivalent

Pin Configuration



3

Equivalent Circuit



Ordering Information

Part Number	Package	Operating Temperature Range
μ PC356C	Plastic DIP	0°C to +70°C

Electrical Characteristics $T_A = 25^\circ\text{C}$, $V^\pm = \pm 15\text{ V}$



Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	2	5	mV	$R_S \leq 50\ \Omega$	
Input Offset Current	I_{IO}	3	50	pA		
Input Bias Current	I_b	30	200	pA		
Large Signal Voltage Gain	A_{VOL}	88	106	dB	$R_L \geq 2\text{ k}\Omega$, $V_O = \pm 10\text{ V}$	
Supply Current	I_{CC}	5	10	mA		
Common Mode Rejection Ratio	CMRR	80	100	dB		
Supply Voltage Rejection Ratio	SVRR	80	100	dB		
Output Voltage Swing	V_{OM}	± 12	± 13	V	$R_1 \geq 10\text{ k}\Omega$	
		± 10	± 12	V	$R_1 \geq 2\text{ k}\Omega$	
Common Mode Voltage	V_{ICM}	± 10	± 15.1	V		
			-12			
Slew Rate	SR	12	V/ μ s	Rise	
		20	V/ μ s	Fall	
Input Noise Voltage	e_n	20	nV/ $\sqrt{\text{Hz}}$		$f = 1\text{ kHz}$, $R_1 = 100\ \Omega$	
Gain Bandwidth Products	GBW	5	MHz		
Over Operating Temperature Range						
Input Offset Voltage	V_{IO}	7	mV	$R_S \leq 50\ \Omega$,		
				$T_A = T_{OPT}$		
Offset Voltage Drift	$\Delta V_{IO}/\Delta T$	5	$\mu\text{V}/^\circ\text{C}$	$T_A = T_{OPT}$		
Input Bias Current	I_b	8	nA	$T_A = T_{OPT}$		
Input Offset Current	I_{IO}	2	nA	$T_A = T_{OPT}$		







Absolute Maximum Ratings







$T_A = 25^\circ\text{C}$	
Voltage Between V^+ and V^-	36 V
Power Dissipation	350 mW
Differential Input Voltage	$\pm 30\text{ V}$
Input Voltage (Note 1)	$\pm 15\text{ V}$
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Note 1. For supply voltages less than $\pm 15\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical Application**Offset Voltage Null Circuit****Operating Characteristics** $T_A = 25^\circ\text{C}$ **Open Loop Frequency Response**

Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 


Description

The μPC357 is a decompensated operational amplifier with matched P-channel ion implanted J-FET inputs. When the closed loop gain is greater than five ($A_v > 5$) the μPC357 has a slew rate of 50 V per microsecond and a bandwidth of 20 MHz. This device is ideal for applications which require high-input impedance and high-frequency operation.

Features


- Low input offset voltage: 5 mV max
- Offset adjust does not degrade drift or CMRR
- High slew rate: 50 V/ μ s ($A_v > 5$)
- Wide bandwidth: 20 MHz
- Suitable for high-speed inverting amplifiers and active filter applications
- LF357 equivalent

Pin Configuration



3

Equivalent Circuit



Ordering Information


Part Number	Package	Operating Temperature Range
μ PC357C	Plastic DIP	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$







Voltage Between V ⁺ and V ⁻	36 V
Power Dissipation	350 mW
Differential Input Voltage	+30 V
Input Voltage (see note)	+15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C







Note: For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical Application**Offset Voltage Null Circuit****Electrical Characteristics** $T_A = 25^\circ\text{C}, V^\pm = \pm 15 \text{ V}$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{io}	2	5	mV	$R_S \leq 50 \Omega$	
Input Offset Current	I_{io}	3	50	pA		
Input Bias Current	I_b	30	200	pA		
Large Signal Voltage Gain	A_{VOL}	88	106	dB	$R_L \geq 2 \text{ k}\Omega$, $V_0 = \pm 10 \text{ V}$	
Supply Current	I_{CC}	5	10	mA		
Common Mode Rejection Ratio	CMRR	80	100	dB		
Supply Voltage Rejection Ratio	SVRR	80	100	dB		
Output Voltage Swing	V_{OM}	$\pm 12 \text{ } \pm 13$		V	$R_1 \geq 10 \text{ k}\Omega$	
		$\pm 10 \text{ } \pm 12$		V	$R_1 \geq 2 \text{ k}\Omega$	
Common Mode Voltage	V_{icm}	$\pm 10 \text{ } \frac{+15.1}{-12}$		V		
Slew Rate	SR	50		V/ μ s	Rise	
		50		V/ μ s	Fall	
Input Noise Voltage	e_n	20		nV/ $\sqrt{\text{Hz}}$	$f = 1 \text{ kHz}$, $R_1 = 100 \Omega$	
Gain Bandwidth Products	GBW	20		MHz		
Over Operating Temperature Range						
Input Offset Voltage	V_{io}	7	mV	$R_S \leq 50 \Omega$,		
				$T_A = T_{OPT}$		
Offset Voltage Drift	$\Delta V_{io}/\Delta T$	5		$\mu\text{V}/^\circ\text{C}$	$T_A = T_{OPT}$	
Input Bias Current	I_b	8	nA		$T_A = T_{OPT}$	
Input Offset Current	I_{io}	2	nA		$T_A = T_{OPT}$	

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



μ PC357

NEC


Description

The μPC741 is a general purpose operational amplifier which incorporates internal frequency compensation ($C_1 = 30 \text{ pF}$). It is intended for a wide range of analog applications where high quality and low cost are required. High common mode voltage range and latch-free operation make this amplifier ideal for use as a voltage follower.

Features


- Internal frequency compensation
- Short-circuit protection
- Offset voltage null capability
- Large common mode and differential voltage range
- No latch-up
- μA741 direct replacement

Pin Configuration



3

Equivalent Circuit



Ordering Information


Part Number	Package	Operating Temperature Range
μ PC741C	Plastic DIP	0°C to +70°C
μ PC741G2	Plastic Miniflat	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$



Voltage Between V^+ and V^-	36 V
Power Dissipation, C Package	350 mW
Power Dissipation, G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
Output Short Circuit Duration	Indefinite
Voltage Between Offset Null and V^-	± 0.5 V
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Notes: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.





Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical Application**Offset Voltage Null Circuit****Electrical Characteristics** $T_A = 25^\circ\text{C}, V^\pm = \pm 15 \text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}		1.0	6.0	mV	$R_S \leq 10 \text{ k}\Omega$
Input Offset Current	I_{IO}		20	200	nA	
Input Bias Current	I_B		80	500	nA	
Large Signal Voltage Gain	A_{VOL}	88	106		dB	$R_L \geq 2 \text{ k}\Omega, V_0 = \pm 10 \text{ V}$
Offset Voltage Adjustable Range	ΔV_{IO}		± 15		mV	$VR_1 = 10 \text{ k}\Omega$
Supply Current	I_{CC}		1.5	2.8	mA	
Power Consumption	P_D		45	85	mW	
Common Mode Rejection Ratio	CMRR	70	90		dB	$R_S \leq 10 \text{ k}\Omega$
Supply Voltage Rejection Ratio	SVRR		89	103	dB	$R_S \leq 10 \text{ k}\Omega$
Output Voltage Swing	V_{OM}	± 12	± 14		V	$R_L \geq 10 \text{ k}\Omega$
Output Voltage Swing	V_{OM}	± 10	± 13		V	$R_L \geq 2 \text{ k}\Omega$
Output Short Circuit Current	I_{SHORT}	5	20		mA	$R_L = 0$






Operating Characteristics $T_A = 25^\circ\text{C}$ 

3



Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



PRELIMINARY INFORMATION


Description

The μPC811 operational amplifier offers high input impedance, low offset voltage, high slew rate, and stable ac operating characteristics. NEC's unique high-speed pnp transistor ($f_T = 300$ MHz) in the output stage solves the oscillation problem of current sinking with a large capacitive load. Zener-zap resistor trimming in the input stage produces excellent offset voltage and temperature drift characteristics.


Features

- Stable operation with 10,000 pF capacitive load
- Low input offset voltage
—2.5 mV max
- 7 $\mu\text{V}/^\circ\text{C}$ temperature drift
- Low input bias and offset currents
- Low noise: $en = 20 \text{ nV}/\sqrt{\text{Hz}}$
- Output short-circuit protection
- High input impedance
- Internal frequency compensation
- High slew rate: 15 V/ μs

Equivalent Circuit



Pin Configuration



3

Ordering Information

Part Number	Package	Operating Temperature Range
μPC811C	8-Pin Plastic DIP	-20 to +70 °C
μPC811G2	8-Pin Plastic Miniflat	-20 to +70 °C

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_{\pm}	± 5		± 16	V
Capacitive Load	C_L			10,000	pF
Output Current	I_O			10	mA

Electrical Characteristics $T_A = 25^\circ C, V_{\pm} = \pm 15 V$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{IO}	1	2.5	mV	$R_S = 50 \Omega$
Input Offset Current	I_{IO}	25	100	pA	
Input Bias Current	I_b	50	200	pA	
Voltage Gain	A_{VOL}	88	106	dB	$R_L = 2 k\Omega, V_0 = \pm 10 V$
Supply Current	I_{CC}	2.5	3.4	mA	
Common Mode Rejection Ratio	CMRR	70	100	dB	
Supply Voltage Rejection Ratio	SVRR	70	100	dB	
Output Voltage Swing	V_{OM}	$\pm 12 \pm 13.5$	V	$R_L = 10 k\Omega$	
Output Voltage Swing	V_{OM}	$\pm 10 \pm 12$	V	$R_L = 2 k\Omega$	
Common Mode Input Voltage Range	V_{ICM}	± 11	V		
Slew Rate		15	V/ μ s	$A_V = +1$	
Input Equivalent Noise Voltage	en	20	nV/ \sqrt{Hz}	$R_S = 100 \Omega, f = 1 kHz$	
Unity Gain Frequency		4	MHz		
Over Operating Temperature					
Input Offset Voltage	V_{IO}	5	mV	$R_S = 50 \Omega, T_A = T_{opt}$	
Input Offset Voltage Drift	$\Delta V_{IO}/\Delta T$	7	$\mu V/\text{ }^\circ C$	$T_A = T_{opt}$	
Input Bias Current	I_b	7	nA	$T_A = T_{opt}$	
Input Offset Current	I_{IO}	2	nA	$T_A = T_{opt}$	

Absolute Maximum Ratings $T_A = 25^\circ C$

Voltage Between V_+ and V_-	36 V
Power Dissipation, C Package (Note 1)	350 mW
Power Dissipation, G2 Package (Note 2)	440 mW
Differential Input Voltage	$\pm 30 V$
Common Mode Input Voltage (Note 3)	$\pm 15 V$
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to +70°C
Storage Temperature Range	-55 to +125°C

Notes: 1. Thermal derating factor is 5 mW/ $^\circ C$ when ambient temperature is higher than 55°C.

2. Thermal derating factor is 4.4 mW/ $^\circ C$ when ambient temperature is higher than 25°C.

3. For supply voltages less than $\pm 15 V$, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY INFORMATION

Description


The μPC813 operational amplifier is a high-speed version of the μPC811. NEC's unique high-speed pnp transistor ($f_T = 300$ MHz) in the output stage yields a high slew rate of 25 V/ μ s under voltage-follower conditions without an oscillation problem. Zener-zap trimming in the input stage produces excellent offset voltage and temperature drift characteristics.

With ac performance characteristics that are two times better than conventional bi-FET op amps, the μPC813 is ideal for fast integrators, active filters, and other high-speed circuit applications.


Features

- High slew rate: 25 V/ μ s
- Stable operation with 220 pF capacitive load
- Low input offset voltage
—2.5 mV max
—7 μ V/ $^{\circ}$ C temperature drift
- Low input bias and offset currents
- Low noise: $e_n = 20$ nV/ $\sqrt{\text{Hz}}$
- Output short-circuit protection
- High input impedance
- Internal frequency compensation

Equivalent Circuit



Pin Configuration



Ordering Information

Part Number	Package	Operating Temperature Range
μPC813C	8-Pin Plastic DIP	0 to +70 $^{\circ}$ C
μPC813G2	8-Pin Plastic Miniflat	0 to +70 $^{\circ}$ C

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _±	±5		±16	V
Capacitive Load	C _L			220	pF
Output Current	I _O			10	mA

Electrical CharacteristicsT_A = 25°C, V_± = ±15 V

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V _{io}	1	2.5	mV	R _S = 50 Ω
Input Offset Current	I _{io}	25	100	pA	
Input Bias Current	I _b	50	200	pA	
Voltage Gain	A _{VOL}	88	106		dB R _L = 2 kΩ, V _O = ±10 V
Supply Current	I _{CC}	2.5	3.4	mA	Both channels
Common Mode Rejection Ratio	CMRR	70	100		dB
Supply Voltage Rejection Ratio	SVRR	70	100		dB
Output Voltage Swing	V _{om}	±12	±13.5	V	R _L = 10 kΩ
Output Voltage Swing	V _{om}	±10	±12	V	R _L = 2 kΩ
Input Voltage Range	V _{icm}	±11		V	
Slew Rate		25		V/μs	A _V = 1
Input Noise Voltage	en	20		nV/√Hz	R _S = 100 Ω, f = 1 kHz
Unity Gain Frequency		6		MHz	
Over Operating Temperature Range					
Input Offset Voltage	V _{io}	5	mV	R _S = 50 Ω, T _A = T _{opt}	
Input Offset Voltage Drift	ΔV _{io} /ΔT	7	μV/°C	T _A = T _{opt}	
Input Bias Current	I _b	7	nA	T _A = T _{opt}	
Input Offset Current	I _{io}	2	nA	T _A = T _{opt}	

Absolute Maximum Ratings

T _A = 25°C	
Voltage Between V ₊ and V ₋	36 V
Power Dissipation, C Package (Note 1)	350 mW
Power Dissipation, G2 Package (Note 2)	440 mW
Differential Input Voltage	±30 V
Input Voltage (Note 3)	±15 V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	−20 to +70°C
Storage Temperature Range	−55 to +125°C

- Notes:**
- Thermal derating factor is 5 mW/°C when ambient temperature is higher than 55°C.
 - Thermal derating factor is 4.4 mW/°C when ambient temperature is higher than 25°C.
 - For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NEC

NEC Electronics Inc.

μ PC4061 J-FET INPUT LOW-POWER OPERATIONAL AMPLIFIER

PRELIMINARY INFORMATION


Description

The μ PC4061 is a J-FET input low-power operational amplifier featuring low supply voltage operation from ± 1.75 V. Supply current is ten times smaller than μ PC4081 type J-FET input op-amp. With very low input bias current characteristics, the μ PC4061 is an excellent choice for hand-held measurement equipment and other low-power application circuits.

Features


- Low supply current: $230 \mu\text{A}$
- Very low input bias and offset currents
- High slew rate: $3 \text{ V}/\mu\text{s}$
- High input impedance
- Low supply voltage operation
- Output short-circuit protection
- Internal frequency compensation
- TL061 direct replacement

Pin Configuration



3

Equivalent Circuit



Ordering Information

Part Number	Package	Operating Temperature Range
μPC4061C	Plastic DIP	-20 to +70°C
μPC4061G2	Plastic Miniflat	-20 to +70°C

Recommended Operating Conditions

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Supply Voltage	V \pm	± 2	± 16	V	
Output Current	I $_0$ Source	5			
	I $_0$ Sink	3.5	mA		
Load Capacitance (Voltage Follower)	C $_L$	220	pF		

Electrical CharacteristicsT_A = 25°C, V \pm = ± 15 V

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V _{io}	2	10	mV	R _S = 50
Input Offset Voltage	V _{io}		15	mV	R _S = 50, T _A = T _{OPT}
Input Offset Voltage Drift	ΔV _{io} /ΔT	10		μV/°C	R _S = 50, T _A = T _{OPT}
Input Offset Current	I _{io}	5	50	pA	
Input Offset Current	I _{io}		1.5	nA	T _A = T _{OPT}
Input Bias Current	I _b	10	100	pA	
Input Bias Current	I _b		3	nA	
Large Signal Voltage Gain	A _{VOL}	69	75	dB	R _{IN} = 10k, V _O = ± 10 V
Supply Current	I _{CC}	230	260	μA	
Common Mode Rejection Ratio	CMRR	70	95	dB	
Supply Voltage Rejection Ratio	SVRR	70	95	dB	
Output Voltage Swing	V _{om}	± 12	± 14	V	R _{IN} = 10k
Common Mode Input Voltage	V _{icm}	± 12	+15, -13	V	
Output Current	I ₀ Source	+5			
	I ₀ Sink	-3.5		mA	V _{om} = ± 10 V
Slew Rate	SR	3		V/μs	R _{IN} = 10k
Input Noise Voltage	en	30		nV/ $\sqrt{\text{Hz}}$	f = 1 kHz
Gain Bandwidth Products	GBW	1		MHz	
Over Operating Temperature Range					
Large Signal Voltage Gain	A _{VOL}	66		dB	T _A = T _{OPT}
Common Mode Rejection Ratio	CMRR	70	90	dB	T _A = T _{OPT}
Supply Voltage Rejection Ratio	SVRR	70	90	dB	T _A = T _{OPT}
Output Voltage Swing	V _{om}	± 3.8	± 4.1	V	R _{IN} = 10k, T _A = T _{OPT}
Common Mode Input Voltage	V _{icm}	+4.7	+5.2	V	T _A = T _{OPT}
		-2.8	-3.5		

Absolute Maximum Ratings

T _A = 25°C	
Voltage Between V ₊ and V ₋	36 V
Power Dissipation (Note 1), C Package	350 mW
Power Dissipation (Note 2), G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage, (Note 3)	± 15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to +70°C
Storage Temperature Range	-55 to +125°C

Notes: 1. Derate at 5 mW/°C above 55°C.

2. Derate at 4.4 mW/°C above 25°C.

3. For V \pm < ± 15 V, V_{IN} (max) = V \pm .

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Description

The J-FET input operational amplifier of the μPC4071 is designed as low-noise versions of the μPC4081. The features of the μPC4071 have more improved input equivalent noise voltage, input offset voltage, and input bias current, than those of the μPC4081. The μPC4071 is an excellent choice for a wide variety of applications, including preamplifier and active filter circuits.

Features


- Low noise: $e_n = 18 \text{ nV}/\sqrt{\text{Hz}}$
- Low input bias and offset currents
- Output short-circuit protection
- High input impedance: J-FET input stage
- Internal frequency compensation
- High slew rate: $13 \text{ V}/\mu\text{s}$
- Latch-free operation
- TL071 direct replacement

Pin Configuration



3

Equivalent Circuit



Ordering Information

Part Number	Package	Operating Temperature Range
μ PC4071C	Plastic DIP	0° to +70°C
μ PC4071G2	Plastic Miniflat	0° to +70°C


Recommended Operating Conditions

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Supply Voltage	V_{\pm}	± 5	± 16	V	
Capacitive Load ($A_V = +1$)	C_L		100	pF	
Output Current	I_O		10	mA	





Electrical Characteristics $T_A = 25^\circ C, V_{\pm} = \pm 15 V$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{IO}		3	10.0	mV $R_S \leq 50 \Omega$
Input Offset Current	I_{IO}		5	50	pA $T_A = 25^\circ C$ (see Note 1)
Input Bias Current	I_B		30	200	pA $T_A = 25^\circ C$ (see Note 1)
Large Signal Voltage Gain	A_{VOL}	88	106		dB $R_L \geq 2 k\Omega, V_0 = \pm 10 V$
Supply Current	I_{CC}		2.0	2.7	mA
Common Mode Rejection Ratio	CMRR	70	86		dB
Supply Voltage Rejection Ratio	SVRR	70	86		dB
Output Voltage Swing	V_{OM}	± 12	± 13.5	V	$R_L \geq 10 k\Omega$
Output Voltage Swing	V_{OM}	± 10	± 12	V	$R_L \geq 2 k\Omega$
Common Mode Input Voltage Range	V_{ICM}	± 10		V	
Slew Rate	SR	13		V/ μ s	$A_V = 1$
Input Noise Voltage	en	18		nV/ \sqrt{Hz}	$R_S = 100 \Omega, f = 1 kHz$
		4		μ V _{RMS}	$R_S = 100 \Omega, f = 10 Hz$ to $10 kHz$
Unity Gain Bandwidth	GBW	3		MHz	
Over Operating Temperature					
Input Offset Voltage	V_{IO}		13	mV	$R_S \leq 50 \Omega, T_A = T_{OPT}$
Average Input Offset Voltage Drift	$\Delta V_{IO}/\Delta T$		10	μ V/ $^\circ C$	$T_A = T_{OPT}$
Input Bias Current	I_B		7	nA	$T_A = T_{OPT}$
Input Offset Current	I_O		2	nA	$T_A = T_{OPT}$

Note: 1. Input bias currents are temperature sensitive. Short time measuring method is recommended to maintain the junction temperature close to the ambient temperature.






Typical Application**Offset Voltage Null Circuit**

3

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$




Description

The μPC4081 is a single operational amplifier with a combination of matched ion implanted P-channel J-FET inputs with standard bipolar transistor technology. The very low-input bias current and high slew rate (ten times that of general purpose operational amplifiers) makes this device an excellent choice for integrators, active filters, and pulse amplifier applications.

Features


- Wide common-mode and differential input voltage range
- Low input bias and offset currents
- Output short-circuit protection
- High input impedance: J-FET input stage
- Internal frequency compensation
- High slew rate: 11 V/μs typical
- Latch-free operation
- TL081 direct replacement

Pin Configuration



3

Equivalent Circuit



Electrical Characteristics

T_A = 25°C, V[±] = ±15 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V _{io}	5.0	15.0	mV	R _S ≤ 50 Ω	
Input Offset Current	I _{io}	5	200	pA		
Input Bias Current	I _b	30	400	pA		
Large Signal Voltage Gain	A _{VOL}	88	106	dB	R _L ≥ 2 kΩ, V _O = ±10 V	
Supply Current	I _{CC}	2.0	2.8	mA		
Common Mode Rejection Ratio	CMRR	70	76	dB		
Supply Voltage Rejection Ratio	SVRR	70	76	dB		
Output Voltage Swing	V _{OM}	±12 ±13.5		V	R _L ≥ 10 kΩ	
Output Voltage Swing	V _{OM}	±10 ±12		V	R _L ≥ 2 kΩ	
Common Mode Input Voltage Swing	V _{icm}	±10		V		
Slew Rate	SR	11		V/μs	A _v = 1	
Input Equivalent Noise Voltage	en	25		nV/√Hz	f = 1 kHz, R _S = 100 Ω	
Unity Gain Bandwidth	GBW	3		MHz		
Over Operating Temperature						
Input Offset Voltage	V _{io}	20		mV	R _S ≤ 50 Ω, T _A = T _{OPT}	
Input Offset Voltage Drift	ΔV _{io} /ΔT	10		μV/°C	T _A = T _{OPT}	
Input Bias Current	I _b	10		nA	T _A = T _{OPT}	
Input Offset Current	I _{io}	5		nA	T _A = T _{OPT}	

Ordering Information

Part Number	Package	Operating Temperature Range
μPC4081C	Plastic DIP	0°C to +70°C
μPC4081G2	Plastic Miniflat	0°C to +70°C

Absolute Maximum Ratings

T_A = 25°C


Voltage Between V ⁺ and V ⁻	36 V
Power Dissipation, C Package	350 mW
Power Dissipation (Note 1), G2 Package	440 mW
Differential Input Voltage	±30 V
Input Voltage (Note 1)	±15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Notes: 1. For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical Applications







Offset Voltage Null Circuit





83-002246A

Operating Characteristics

$T_A = 25^\circ\text{C}$



Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 

Description


The μPC4250 is a very versatile monolithic operational amplifier. The quiescent power dissipation, input offset and bias current, slew rate, and gain bandwidth product are determined by a single external programming resistor. Because this device is individually programmable, a large variety of circuit functions can be realized by stocking a single operational amplifier type. In addition, this device operates from as little as ± 1 V, making it ideal for portable applications.

Features


- ± 1 V to ± 18 V power supply operation
- Standby power consumption as low as 500 nW
- Programmable electrical characteristics
- Internal frequency compensation
- Offset-voltage nulling capability
- Short-circuit protection
- LM4250 direct replacement

3

Equivalent Circuit



Pin Configuration



83-002256A

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V+ and V-	36 V
Power Dissipation, C Package	350 mW
Power Dissipation, G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
ISET Current	150 μ A
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to $+70^\circ\text{C}$
Storage Temperature Range	-55 to $+125^\circ\text{C}$

Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ\text{C}, V^\pm = \pm 15$ V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	5	mV	ISET = 1 μ A, $R_S \leq 100$ k Ω		
		5	mV	ISET = 1 μ A, $V^\pm = \pm 1.5$ V, $R_S \leq 100$ k Ω		
		6	mV	ISET = 10 μ A, $R_S \leq 100$ k Ω		
		6	mV	ISET = 10 μ A, $V^\pm = \pm 1.5$ V, $R_S \leq 100$ k Ω		
Input Offset Current	I_{IO}	6	nA	ISET = 1 μ A		
		20	nA	ISET = 10 μ A		
Input Bias Current	I_B	10	nA	ISET = 1 μ A		
		10	nA	ISET = 1 μ A, $V^\pm = \pm 1.5$ V		
		75	nA	ISET = 10 μ A		
		75	nA	ISET = 10 μ A, $V^\pm = \pm 1.5$ V		
Voltage Gain	A_{VOL}	95	dB	ISET = 1 μ A, $V_0 = \pm 10$ V, $R_L = 100$ k Ω		
		95	dB	ISET = 10 μ A, $V_0 = \pm 10$ V, $R_L = 10$ k Ω		
Supply Current	I_{CC}	11	μ A	ISET = 1 μ A		
		8	μ A	ISET = 1 μ A, $V^\pm = \pm 1.5$ V		
		100	μ A	ISET = 10 μ A		
		90	μ A	ISET = 10 μ A, $V^\pm = \pm 1.5$ V		
Power Dissipation	P_D	330	μ W	ISET = 1 μ A		
		24	μ W	ISET = 1 μ A, $V^\pm = \pm 1.5$ V		
		3,000	μ W	ISET = 10 μ A		
		270	μ W	ISET = 10 μ A, $V^\pm = \pm 1.5$ V		

Ordering Information


Part Number	Package	Operating Temperature Range
μ PC4250C	Plastic DIP	0°C to $+70^\circ\text{C}$
μ PC4250G2	Plastic Miniflat	0°C to $+70^\circ\text{C}$

Electrical Characteristics (Cont.) $T_A = 25^\circ\text{C}$, $V^\pm = \pm 15\text{ V}$


Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Voltage Range	V_{icm}	± 13.5		V	$I_{SET} = 1\text{ }\mu\text{A}$
		± 0.6		V	$I_{SET} = 1\text{ }\mu\text{A}, V^\pm = \pm 1.5\text{ V}$
		± 13.5		V	$I_{SET} = 10\text{ }\mu\text{A}$
		± 0.6		V	$I_{SET} = 10\text{ }\mu\text{A}, V^\pm = \pm 1.5\text{ V}$
Output Voltage Swing	V_{om}	± 12		V	$I_{SET} = 1\text{ }\mu\text{A}, R_L = 100\text{ k}\Omega$
		± 0.6		V	$I_{SET} = 1\text{ }\mu\text{A}, V^\pm = \pm 1.5\text{ V}, R_L = 100\text{ k}\Omega$
		± 12		V	$I_{SET} = 10\text{ }\mu\text{A}, R_L = 10\text{ k}\Omega$
		± 0.6		V	$I_{SET} = 10\text{ }\mu\text{A}, V^\pm = \pm 1.5\text{ V}, R_L = 10\text{ k}\Omega$
Common Mode Rejection Ratio	CMRR	70		dB	$I_{SET} = 1\text{ }\mu\text{A}, R_S \leq 10\text{ k}\Omega$
		70		dB	$I_{SET} = 10\text{ }\mu\text{A}, R_S \leq 10\text{ k}\Omega$
Supply Voltage Rejection Ratio	SVRR	74		dB	$I_{SET} = 1\text{ }\mu\text{A}, R_S \leq 10\text{ k}\Omega$
		74		dB	$I_{SET} = 10\text{ }\mu\text{A}, R_S \leq 10\text{ k}\Omega$

Typical Application

3




$$I_{SET} = \frac{V^+ + |V^-| - 0.5}{R_{SET}}$$




$$I_{SET} \approx \frac{V^+ - 0.5}{R_{SET}}$$







83-002257B

Offset Null Circuit

83-002258A


500 Nano-Watt x 10 Amplifier

83-002259A


Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$

Output Voltage Swing




Supply Current




3


Supply Current




Open Loop Voltage Gain



Gain Bandwidth Product





Slew Rate



Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$




Description

The μPC358 is designed to operate from a single power supply, with the option to operate from split power supplies. This amplifier offers the circuit designer low power supply current drain, input common mode voltage, and large output voltage swing both of which include ground.

Features

- Internal frequency compensation
- Large output voltage swing:
0 V to ($V_+ - 1.5$ V)
- Input common-mode voltage range includes ground
- Wide power supply range:
single supply 3 V to 30 V DC
- Dual supplies: ± 1.5 V to ± 15 V DC
- LM358 direct replacement


Pin Configuration



3

Equivalent Circuit

1/2 Circuit



83-002284B

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC358C	Plastic DIP	0°C to +70°C
μ PC35862	Plastic Miniflat	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V+ and V-	32 V
Differential Input Voltage	32 V
Input Voltage	-0.3 to +32 V
Power Dissipation, C Package	350 mW
Power Dissipation, G2 Package	440 mW
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C







Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Electrical Characteristics $T_A = 25^\circ\text{C}, V^\pm = \pm 15 \text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}		2	7	mV	$R_S \leq 0 \Omega$
Input Bias Current	I_B		45	250	nA	
Input Offset Current	I_{IO}		5	50	nA	
Common Mode Input Voltage Range	V_{ICM}	0	V^+ - 1.5		V	
Supply Current	I_{CC}		0.7	1.2	mA	$R_L = \infty$
Voltage Gain	A_{VOL}	88	100		dB	$R_L \geq 2 \text{ k}\Omega$
Output Voltage Swing	V_{OM}	0	V^+ - 1.5		V	$R_L \geq 2 \text{ k}\Omega$
Common Mode Rejection Ratio	CMRR	65	70		dB	
Supply Voltage Rejection Ratio	SVRR	65	100		dB	
Channel Separation	CS		120		db	$f = 1 \text{ kHz}$ $\text{to } 20 \text{ kHz}$
Output Current (Source)	I_O SOURCE	20	40		mA	+Input = 1 V -Input = 0 V
Output Current (Sink)	I_O SINK	10	20		mA	+Input = 1 V -Input = 0 V
		12	50		μA	+Input = 1 V -Input = 0 V $V_0 = 200 \text{ mV}$

Operating Characteristics

$T_A = 25^\circ\text{C}$



Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 

NEC



NEC Electronics Inc.

 μ PC812**DUAL J-FET INPUT LOW-OFFSET
OPERATIONAL AMPLIFIER****PRELIMINARY INFORMATION****Description**

Dual operational amplifier μ PC812 offers high input impedance, low offset voltage, high slew rate, and stable ac operating characteristics. NEC's unique high-speed pnp transistor ($f_T = 300$ MHz) in the output stage solves the oscillation problem of current sinking with a large capacitive load. Zener-zap resistor trimming in the input stage produces excellent offset voltage and temperature drift characteristics.

Features

- Stable operation with 10,000pF capacitive load
- Low input offset voltage:
3 mV max
7 μ V/ $^{\circ}$ C temperature drift
- Low input bias and offset currents
- Low noise: $en = 20$ nV/ $\sqrt{\text{Hz}}$
- Output short-circuit protection
- High input impedance
- Internal frequency compensation
- High slew rate: 15 V/ μ s

Equivalent Circuit**1/2 Circuit****Pin Configuration****3****Ordering Information**

Part Number	Package	Operating Temperature Range
μ PC812C	8-Pin Plastic DIP	-20 to +70°C
μ PC812G2	8-Pin Plastic Miniflat	-20 to +70°C

Absolute Maximum Ratings

T_A = 25 °C

Parameter	Symbol	μPC812C	μPC812B2	Unit
Voltage Between V+ and V-	V ₊ – V ₋	36	36	V
Power Dissipation	P _D	350 (Note 1)	440 (Note 2)	mW
Differential Input Voltage	V _{id}	±30	±30	V
Common Mode Input Voltage (Note 3)	V _{icm}	±15	±15	V
Output Short Circuit Duration		Indefinite	Indefinite	s
Operating Temperature Range	T _{opt}	–20 to +70	–20 to +70	°C
Storage Temperature Range	T _{stg}	–55 to +125	–55 to +125	°C

- Note:** 1. Thermal derating factor is 5 mW/°C when ambient temperature is higher than 55°C.
 2. Thermal derating factor is 4.4 mW/°C when ambient temperature is higher than 25°C.
 3. For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _±	±5		±16	V
Capacitive Load	C _L		10,000	pF	
Output Current	I _O		10	mA	


Electrical Characteristics

T_A = 25 °C, V_± = ±15 V

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V _{io}		1	3.0	mV R _S = 50 Ω
Input Offset Current	I _{io}		25	100	pA T _J = 25 °C
Input Bias Current	I _b		50	200	pA T _J = 25 °C
Voltage Gain	A _{VOL}	80	106		dB R _L = 2 kΩ, V _O = ±10 V
Supply Current	I _{CC}		5	6.8	mA Both channels
Common Mode Rejection Ratio	CMRR	70	100		dB
Supply Voltage Rejection Ratio	SVRR	70	100		dB
Output Voltage Swing	V _{om}	±12	±13.5		V R _L = 10 kΩ
Output Voltage Swing	V _{om}	±10	±12		V R _L = 2 kΩ
Input Voltage Range	V _{icm}	±11			V
Slew Rate			15		V/μs A _V = +1
Input Noise Voltage	en		20		nV/√Hz R _S = 100 Ω, f = 1 kHz
Unity Gain Frequency			4		MHz
Channel Separation	CS		120		dB f = 1 Hz to 20 kHz
Over Operating Temperature					
Input Offset Voltage	V _{io}		5	mV	R _S = 50 Ω, T _A = T _{opt}
Input Offset Voltage Drift	ΔV _{io} /ΔT		7		μV/°C T _A = T _{opt}
Input Bias Current	I _b		7	nA	T _A = T _{opt}
Input Offset Current	I _{io}		2	nA	T _A = T _{opt}


Operating Characteristics $T_A = 25^\circ C$

Voltage Follower Pulse Response



83-003092A


Voltage Follower Pulse Response



83-003093A


3

Voltage Follower Pulse Response




83-003094A

Voltage Follower Pulse Response



83-003095A

Voltage Follower Pulse Response



83-003096A

μ PC812

NEC

PRELIMINARY INFORMATION

Description


Dual operational amplifier μ PC814 is a high-speed version of the μ PC812. NEC's unique high-speed pnp transistor ($f_T = 300$ MHz) in the output stage yields a high slew rate of 25 V/ μ s under voltage-follower conditions without an oscillation problem. Zener-zap resistor trimming in the input stage produces excellent offset voltage and temperature drift characteristics.

Having ac performance characteristics that are two times better than conventional bi-FET op amps, the μ PC814 is ideal for fast integrators, active filters, and other high-speed circuit applications.


Features

- High slew rate: 25 V/ μ s
- Stable operation with 220-pF capacitive load
- Low input offset voltage:
—3 mV max
—7 μ V/ $^{\circ}$ C temperature drift
- Low input bias and offset currents
- Low noise: $en = 20$ nV/ $\sqrt{\text{Hz}}$
- Output short-circuit protection
- High input impedance
- Internal frequency compensation

Equivalent Circuit (1/2 Circuit)



Pin Configuration



3

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC814C	8-Pin Plastic DIP	—20 to +70 $^{\circ}$ C

Absolute Maximum Ratings $T_A = 25^\circ C$

Voltage Between V+ and V-	36 V
Power Dissipation	350 mW
Differential Input Voltage	$\pm 30 V$
Common Mode Input Voltage (Note 1)	$\pm 15 V$
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to +70 °C
Storage Temperature Range	-55 to +125 °C

Note: 1. For supply voltages less than $\pm 15 V$, the absolute maximum input voltage is equal to the supply voltage.


Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions


Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_\pm	± 5		± 16	V
Capacitive Load	C_L		220		pF
Output Current	I_O		10		mA

Operating Characteristics $T_A = 25^\circ C$

Voltage Follower Pulse Response



Voltage Follower Pulse Response




Description

The μPC1458 is a dual general purpose operational amplifier which incorporates internal frequency compensation. This circuit was designed for a wide range of general applications. Large common mode voltage range and latch-free operation make this device ideal for voltage-follower applications where quality and cost are major concerns.

Features

- Internal frequency compensation
- Short-circuit protection
- Large common mode and differential input voltage
- No latch-up
- MC1458 direct replacement


Pin Configuration



3

Equivalent Circuit

1/2 Circuit



Ordering Information

Part Number	Package	Operating Temperature Range
μ PC1458C	Plastic DIP	0°C to +70°C
μ PC1458G2	Plastic Miniflat	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$







Voltage Between V+ and V-	36 V
Power Dissipation, C Package	350 mW
Power Dissipation, G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ\text{C}, V^\pm = \pm 15$ V


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	1.0	6.0	mV	$R_S \leq 10$ k Ω	
Input Offset Voltage Drift	$\Delta V_{IO}/\Delta T$	3		$\mu\text{V}/^\circ\text{C}$	$R_S \leq 10$ k Ω	
Input Offset Current	I_{IO}	20	200	nA		
Input Bias Current	I_b	80	500	nA		
Large Signal Voltage Gain	A_{VOL}	88	104		dB	$R_L \geq 2$ k Ω , $V_D = \pm 10$ V
Channel Separation	CS	120			dB	$f = 10$ Hz, $R_L = 2$ k Ω
Supply Current	I_{CC}	3.0	5.6	mA		
Power Consumption	P_D	90	170	mW		
Common Mode Rejection Ratio	CMRR	70	90		dB	$R_S \leq 10$ k Ω
Supply Voltage Rejection Ratio	SVRR	89	103		dB	$R_S \leq 10$ k Ω
Output Voltage Swing	V_{OM}	± 12	± 14		V	$R_L \geq 10$ k Ω
Output Voltage Swing	V_{OM}	± 10	± 13		V	$R_L \geq 2$ k Ω
Input Impedance	R_{IN}	0.3	1		M Ω	

Operating Characteristics $T_A = 25^\circ\text{C}$ 


Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$


T_{CC} – T_A Characteristics




Output Short Circuit Current




Power Consumption



Input Bias Current



Input Offset Current



NEC



NEC Electronics Inc.

 μ PC4062**DUAL J-FET INPUT LOW-POWER OPERATIONAL AMPLIFIER****PRELIMINARY INFORMATION****Description**

The μ PC4062 is a low-power, J-FET input, operational amplifier featuring low supply voltage operation from ± 1.75 V. Supply current of μ PC4062 is 1/10 the supply current of a μ PC4083 op-amp. With very low input bias current characteristics, the μ PC4062 is an excellent choice for hand-held measurement equipment and other low-power application circuits.

Features

- Low supply current: $400\ \mu$ A
- Very low input bias and offset currents
- High slew-rate: $3\ V/\mu$ s
- High input impedance
- Low supply voltage operation
- Output short-circuit protection
- Internal frequency compensation

Pin Configuration**3****Equivalent Circuit****1/2 Circuit**

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC4062C	Plastic DIP	0 to +70°C
μ PC4062G2	Plastic Miniflat	0 to +70°C

Recommended Operating Conditions

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Supply Voltage	V_{\pm}	± 1.75	± 16	V	
Output Current	I_O		5	mA	
Load Capacitance (Voltage Follower)	C_L		100	pF	

Electrical Characteristics $T_A = 25^\circ C$, $V_{\pm} = \pm 15 V$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{IO}		2	15	mV
Input Offset Voltage	V_{IO}			20	mV
Input Offset Voltage	$\Delta V_{IO}/\Delta T$		7		$\mu V/^\circ C$
Input Offset Current	I_{IO}		5	50	pA
Input Offset Current	I_{IO}			1.5	nA
Input Bias Current	I_B		10	100	pA
Input Bias Current	I_B			3	nA
Large Signal Voltage Gain	A_{VOL}	69	75		dB
Supply Current	I_{CC}		400	500	μA
Common Mode Rejection Ratio	CMRR	70	95		dB
Supply Voltage Rejection Ratio	SVRR	70	95		dB
Output Voltage Swing	V_{OM}	± 12	± 14		V
Common Mode Input Voltage	V_{ICM}	± 12	$+15$		V
Common Mode Input Voltage	V_{ICM}		-13		V
Output Current	I_O	± 5			mA
Slew Rate	SR		3		$V/\mu s$
Input Noise Voltage	en		30		nV/\sqrt{Hz}
Gain Bandwidth Products	GBW		1		MHz
Channel Separation			120		dB
					$f = 1$ to 20 kHz

Absolute Maximum Ratings

$T_A = 25^\circ C$	
Voltage Between V_+ and V_-	36 V
Power Dissipation (Note 1), C Package	350 mW
Power Dissipation (Note 2), G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 3)	± 15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to $+70^\circ C$
Storage Temperature Range	-55 to $+125^\circ C$

- Notes:
- Thermal derating factor is 5 mW/ $^\circ C$ for $T_A > +55^\circ C$.
 - Thermal derating factor is 4.4 mW/ $^\circ C$ for $T_A > +25^\circ C$.
 - For supply voltages less than $+15$ V, the absolute maximum input voltage is equal to the supply voltage.

Description

The J-FET input operational amplifiers of the μ PC4072 are designed as low-noise versions of the μ PC4082. Features of the μ PC4072 include improved input noise voltage, input offset voltage, and input bias current compared to the μ PC4082. These features make the μ PC4072 an excellent choice for a wide variety of applications including audio preamplifier and active filter circuits.


Features

- Low noise: $e_n = 18 \text{ nV}/\sqrt{\text{Hz}}$
- Low input bias and offset currents
- Output short-circuit protection
- High input impedance
- Internal frequency compensation
- High slew rate: $13 \text{ V}/\mu\text{s}$ typical
- Latch-free operation


Ordering Information


Part Number	Package	Operating Temperature Range
μ PC4072C	Plastic DIP	0 to +70°C
μ PC4072G2	Plastic Miniflat	0 to +70°C
μ PC4072HA	Plastic SIP	0 to +70°C

Pin Configurations



3



Equivalent Circuit**1/2 Circuit****Absolute Maximum Ratings** $T_A = 25^\circ\text{C}$

Voltage Between V+ and V-	36 V
Differential Input Voltage	$\pm 30 \text{ V}$
Input Voltage (Note 1)	$\pm 15 \text{ V}$
Power Dissipation (C Package)	350 mW
Power Dissipation (G2 Package)	440 mW
Power Dissipation (HA Package)	350 mW
Output Short Circuit Duration	Indefinite
Operating Temperature Range (C or G2 Package)	0 to $+70^\circ\text{C}$
Operating Temperature Range (HA Package)	0 to $+70^\circ\text{C}$
Storage Temperature Range (C or G2 Package)	-55 to $+125^\circ\text{C}$
Storage Temperature Range (HA Package)	-55 to $+125^\circ\text{C}$

Note: 1. For supply voltages less than $\pm 15 \text{ V}$, the absolute maximum input voltage is equal to supply voltages.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Supply Voltage	V_\pm	± 5	± 16	V	
Capacitive Load ($A_y = +1$)	C_L		100	pF	
Output Current	I_O		10	mA	







Electrical Characteristics $T_A = 25^\circ\text{C}$, $V \pm = \pm 15\text{ V}$




Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{io}	3	10.0	mV	$R_S \leq 50\ \Omega$
Input Offset Current	I_{io}	5	50	pA	$T_A = 25^\circ\text{C}$ (Note 1)
Input Bias Current	I_b	30	200	pA	$T_A = 25^\circ\text{C}$ (Note 1)
Large Signal Voltage Gain	A_{VOL}	88	106	dB	$R_L \geq 2\ \text{k}\Omega$, $V_O = \pm 10\text{ V}$
Supply Current	I_{CC}	4	5	mA	Both amplifiers
Common Mode Rejection Ratio	CMRR	70	86	dB	
Supply Voltage Rejection Ratio	SVRR	70	86	dB	
Output Voltage Swing	V_{om}	± 12	± 13.5	V	$R_L \geq 10\ \text{k}\Omega$
Output Voltage Swing	V_{om}	± 10	± 12	V	$R_L \geq 2\ \text{k}\Omega$
Common Mode Input Voltage Range	V_{icm}	± 10		V	
Slew Rate	SR	13		V/ μ s	$A_V = 1$
Input Equivalent Noise Voltage	en	18	nV/ $\sqrt{\text{Hz}}$	$R_S = 100\ \Omega$, $f = 1\ \text{kHz}$
		4	μV_{RMS}	$R_S = 100\ \Omega$, $f = 10\ \text{Hz}$ to $10\ \text{kHz}$
Unity Gain Bandwidth	GBW	3		MHz	
Channel Separation	CS	120		dB	

Over Operating Temperature Range

Input Offset Voltage	V_{io}	13	mV	$R_S \leq 50\ \Omega$, $T_A = T_{OPT}$
Input Offset Voltage Drift	$\Delta V_{io}/\Delta T$	10	$\mu\text{V}/^\circ\text{C}$	$T_A = T_{OPT}$
Input Bias Current	I_b	7	nA	$T_A = T_{OPT}$
Input Offset Current	I_{io}	2	nA	$T_A = T_{OPT}$

Note: 1. Input bias currents are temperature sensitive. Short time measuring method is recommended to maintain the junction temperature close to the ambient temperature.

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ **Input Bias Current****Input Equivalent Noise Voltage****Supply Current**

μ PC4072

NEC


Description

The μPC4082 is designed around matched ion implant P-channel J-FET inputs, along with standard bipolar technology. Featuring very low input bias current and ten times the slew rate of general purpose operational amplifiers, this device is well suited for active filters, integrators, and pulse amplifier applications.

Features

- Wide common-mode and differential input voltage ranges
- Low input bias and offset currents
- Output short-circuit protection
- High input impedance: J-FET input stage
- Internal frequency compensation
- High slew rate: 13 V/μs typical
- Latch-free operation
- TL082 direct replacement

Pin Configuration




83-002275A

3

Equivalent Circuit

1/2 Circuit



83-002274B

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC4082C	Plastic DIP	0°C to +70°C
μ PC4082G2	Plastic Miniflat	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$







Voltage Between V+ and V-	36 V
Power Dissipation, C Package	350 mW
Power Dissipation (Note 1), G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Electrical Characteristics $T_A = 25^\circ\text{C}, V^\pm = \pm 15$ V

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input Offset Voltage	V_{io}		5.0	15.0	mV	$R_S \leq 50$
Input Offset Current	I_{io}		5	200	pA	
Input Bias Current	I_b		30	400	pA	
Large Signal Voltage Gain	A_{VOL}	88	106		dB	$R_L \geq 2$ k Ω , $V_O = \pm 10$ V
Supply Current	I_{CC}		4.0	5.6	mA	Both amplifiers
Common Mode Rejection Ratio	CMRR	70	76		dB	
Supply Voltage Rejection Ratio	SVRR	70	76		dB	
Output Voltage Swing	V_{om}	$\pm 12 \pm 13.5$			V	$R_L \geq 10$ k Ω
Output Voltage Swing	V_{om}	$\pm 10 \pm 12$			V	$R_L \geq 2$ k Ω
Common Mode Input Voltage Range	V_{icm}	± 10			V	
Slew Rate	SR	13			V/ μ s	$A_V = 1$
Input Equivalent Noise Voltage	en		25		nV/ $\sqrt{\text{Hz}}$	$t = 1$ kHz, $R_S = 100$ Ω
Unity Gain Bandwidth	GBW	3			MHz	
Channel Separation	CS	120			dB	
Over Operating Temperature Range						
Input Offset Voltage	V_{io}			20	mV	$R_S \leq 50$ Ω , $T_A = T_{OPT}$
Input Offset Voltage Drift	$\Delta V_{io}/\Delta T$		10		$\mu\text{V}/^\circ\text{C}$	$T_A = T_{OPT}$
Input Bias Current	I_b			10	nA	$T_A = T_{OPT}$
Input Offset Current	I_{io}			5	nA	$T_A = T_{OPT}$

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$




Description

The μPC4359 consists of two current differencing input amplifiers. Design emphasis has been placed on obtaining high frequency performance while providing user programmability. Each amplifier provides high gain-bandwidth product, high slew rate, and stable inverting operation in closed loop designs with a gain of ten or greater.

Features

- User programmable gain bandwidth product, slew rate, input bias current, output stage current
- High gain bandwidth product:
300 MHz for $A_v = 10$ to 100
30 MHz for $A_v = 1$
- High slew rate:
60 V/ μ s for $A_v = 10$ to 100
30 V/ μ s for $A_v = 1$
- Operates from a single 5 V to 22 V supply
- Current differencing inputs allow high common-mode input voltages
- LM359 direct replacement

Pin Configuration




83-002096A

Ordering Information

Part Number	Package	Operating Temperature Range
μPC4359C	Plastic DIP	0°C to +70°C

Equivalent Circuit

1/2 Circuit



83-002095A

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Supply Voltage Range V+	22 V
Input Current I_{IN}	20 mA
Set Current I_{SET}	2 mA
Power Dissipation P_D	570 mW
Operating Temperature Range, T_{opt}	0 to $+70^\circ\text{C}$
Storage Temperature Range, T_{stg}	-55 to $+125^\circ\text{C}$

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Electrical Characteristics $T_A = 25^\circ\text{C}$, $I_{SET} = 0.5 \text{ mA}$, $V \pm = \pm 12 \text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions	
		Min.	Typ.	Max.		f = 100 Hz, $R_L = 1 \text{ k}\Omega$	
Open Loop Voltage Gain	A_{VOL}	62	70		dB	$R_{IN} = 1 \text{ k}\Omega$, $C_{COMP} = 10 \text{ pF}$, $A_V = 1$	
Gain Bandwidth	GBW	15	30		MHz	$R_{IN} = 1 \text{ k}\Omega$, $C_{COMP} = 10 \text{ pF}$, $A_V = 1$	
		200	300		MHz	$R_{IN} = 50$ to 200Ω , $A_V = 10$ to 100	
Slew Rate	SR		30		V/ μ s	$R_{IN} = 1 \text{ k}\Omega$, $C_{COMP} = 10 \text{ pF}$, $A_V = 1$	
			60		V/ μ s	$R_{IN} \leq 200 \Omega$	
Channel Separation	CS	80			dB	f = 100 Hz to 100 kHz, $R_L = 1 \text{ k}\Omega$	
Mirror Gain	—Input +Input	0.9	1.0	1.1	$\mu\text{A}/\mu\text{A}$	$I_{SET} = 5 \mu\text{A}$	+Inputs = 2 mA, $T_A = 25^\circ\text{C}$
		0.9	1.0	1.1	$\mu\text{A}/\mu\text{A}$	$I_{SET} = 5 \mu\text{A}$	+Inputs = 0.2 mA, $T_A = T_{OPT}$
		0.9	1.0	1.1	$\mu\text{A}/\mu\text{A}$	$I_{SET} = 5 \mu\text{A}$	+Inputs = 20 mA, $T_A = T_{OPT}$
Mirror Gain	$\Delta \left(\frac{-\text{Input}}{+\text{Input}} \right)$	3.0	5.0	%	$I_{SET} = 5 \mu\text{A}$	+Inputs = 20 mA to 0.2 mA	$T_A = T_{OPT}$
Input Bias Current	I_b	5.3	15		μA	—Inputs	$T_A = 25^\circ\text{C}$
			30		μA	—Inputs	$T_A = T_{OPT}$
Input Resistance	R_{IN}	2.5			$\text{k}\Omega$	—Inputs	
Output Resistance	R_O	3.5			Ω	$I_0 = 15 \text{ mA}_{rms}$, f = 1 MHz	
High Level Output Voltage	V_{OH}	9.5	10.3		V	$R_L = 600 \Omega$, all inputs grounded	
Low Level Output Voltage	V_{OL}	0.002	0.05		V	$R_L = 600 \Omega$, —Inputs = 100 μA , +Inputs grounded	
Output Source Current	I_{SOURCE}	16	65		mA	$R_L = 100 \Omega$, all inputs grounded	
Output Sink Current	I_{SINK}		4.7		mA	$V_O = 1 \text{ V}$, $V_{COMP} = 0.5 \text{ V}$, +Inputs grounded	
		1.5	4.5		mA	$V_O = 1 \text{ V}$, —Inputs = 100 μA , +Inputs grounded	
Supply Current	I_{CC}	17	22		mA	$R_L = \infty$, +Inputs grounded	
Supply Voltage Rejection Ratio	SVRR	40	48		dB	f = 120 Hz, +Inputs grounded	


Operating Characteristics

$T_A = 25^\circ\text{C}$

Open Loop Frequency Response




Open Loop Gain




3


Gain Bandwidth Products




Slew Rate












Gain and Phase Feedback Gain = -100



Gain and Phase Feedback Gain = -10




Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 


Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 

Typical Applications


Inverting AC Amplifier



Non-Inverting AC Amplifier




Inverting AC Amplifier (Self Biasing)




Typical Applications (Cont.)

Video Line Driver Application



Gain and Phase



μ PC4359

NEC


Description

The μ PC4556 is a dual operational amplifier with advanced AC performance characteristics over the 4558 type operational amplifiers. The device features low input and high output current drive capability. The decompensation characteristic guarantees 20 MHz gain bandwidth product above 20 dB. The combined performance features of this device make it ideal for use in audio applications.

Features

- Gain-bandwidth products: 20 MHz ($A_v \geq 20$ dB)
- High slew-rate: 5 V/ μ s
- Low input noise voltage: 6 μ V_{P-P}
- Decompensated frequency characteristics
- Large common mode and differential input


Pin Configuration



3

Equivalent Circuit

1/2 Circuit



Ordering Information


Part Number	Package	Operating Temperature Range
μ PC4556C	Plastic DIP	0°C to +70°C
μ PC4556G2	Plastic Miniflat	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$


Voltage Between V^+ and V^-	36 V
Power Dissipation (Note 1), C Package	700 mW
Power Dissipation (Note 1), G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 2)	± 15 V
Output Short Circuit Duration	5 s
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°

- Notes:** 1. When the ambient temperature is more than 25°C, derate linearly at 7mW/°C, ($T_{J-MAX} = 125^\circ\text{C}$).
 2. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical Application**Non-Inverting Amplifier**







83-002290A

Inverting Amplifier

83-002291A



Electrical Characteristics $T_A = 25^\circ\text{C}, V^\pm = \pm 15$ V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}		0.5	6.0	mV	$R_S \leq 10$ kΩ
Input Offset Current	I_{IO}		5	200	nA	
Input Bias Current	I_b		180	500	nA	
Voltage Gain	A_{VOL}	100	86		dB	$R_L \geq 2$ kΩ, $V_0 = \pm 10$ V
Power Dissipation	P_D	90	170		mW	Both channels
Common Mode Rejection Ratio	CMRR	70	90		dB	$R_S \leq 10$ kΩ
Supply Voltage Rejection Ratio	SVRR		89	103	dB	$R_S \leq 10$ kΩ
Output Voltage Swing	V_{OM}	± 12	± 14		V	$R_L \geq 2$ kΩ
Output Voltage Swing	V_{OM}	± 10	± 11.5		V	$I_O = \pm 25$ mA
Common Mode Input Voltage Range	V_{icm}	± 12	± 14		V	
Slew Rate	SR	5			V/ μ s	$A_V \geq 10$ (20 dB)
Input Noise Voltage	en	6			μ V _{P-P}	$R_S = 1$ kΩ, f = 1 Hz to 1 kHz
Channel Separation	CS	105			dB	f = 1 kHz

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



Description

The μPC4557 is a dual operational amplifier which features higher output drive current than that of the μPC4558. This feature allows driving of headphone speakers directly. Other characteristics of this device are low noise and no crossover distortion, which make it the ideal choice for audio applications.

Features


- Internal frequency compensation
- Large common-mode and differential input voltage ranges
- No latch-up
- Low noise

Ordering Information

Part Number	Package	Operating Temperature Range
μPC4557C	Plastic DIP	0°C to +70°C

3


Pin Configuration



83-002298A

Equivalent Circuit

1/2 Circuit



83-002156B

Absolute Maximum Ratings


T_A = 25°C

Voltage Between V ⁺ and V ⁻	36 V
Power Dissipation (Note 1)	700 mW
Differential Input Voltage	±30 V
Input Voltage (Note 2)	±15 V
Output Short Circuit Duration	5 s
Operating Temperature Range	0 to +70°C
Storage Temperature Range	−55 to +125°C


- Notes: 1. When the ambient temperature is more than 25°C, derate linearly at 7 mW/°C, (T_{Jmax}) = 125°.
 2. For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.







Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Noise Measurement Circuit




Channel Separation Measurement Circuit





Operating Characteristics $T_A = 25^\circ\text{C}$ **Open Loop Frequency Response****Large Signal Frequency Response****Output Voltage Swing****Input Bias Current****Supply Current****Common Mode Input Voltage Range**

Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$

Voltage Follower Large Signal Pulse Response



Input Noise Voltage Density

**Application Circuit****Head Phone AMP****Note:**

NEC cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Input	Output
dBm	V _{RMS}
+6	1.55
0	0.775
-6	0.388
	mW
	2.0
	0.5
	0.125

83-002303B


Description

The μPC4558 is a dual operational amplifier with internal frequency compensation. Using low noise lateral PNP input transistors on the amplifier inputs allows the use of this device for signal processing applications, such as low-noise audio preamplifiers and signal conditioning circuits. The simplified output stage eliminates crossover distortion under any normal load conditions.

Features

- Internal frequency compensation
- Short-circuit protection
- Large common mode and differential voltage range
- No latch-up
- Low noise
- RC4558 direct replacement


Pin Configuration



3

Equivalent Circuit

1/2 Circuit



Ordering Information


Part Number	Package	Operating Temperature Range
μ PC4558C	Plastic DIP	0°C to +70°C
μ PC4558G2	Plastic Miniflat	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V+ and V-	36 V
Power Dissipation, C Package	350 mW
Power Dissipation, G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range, C or G2 Package	0 to +70°C
Storage Temperature Range, C or G2 Package	-55 to +125°C


Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.







Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Noise Measurement Circuit**Electrical Characteristics** $T_A = 25^\circ\text{C}, V \pm = \pm 15 \text{ V}$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input Offset Voltage	V_{io}		0.5	6.0	mV	$R_L \leq 10 \text{ k}\Omega$
Input Offset Current	I_{io}		5	200	nA	
Input Bias Current	I_b		60	500	nA	
Large Signal Voltage Gain	A_{VOL}	86			dB	$R_L \geq 2 \text{ k}\Omega, V_0 = \pm 10 \text{ V}$
Power Consumption	P_D		90	170	mW	Both channels (see note)
Common Mode Rejection Ratio	CMRR	70	90		dB	$R_S \leq 10 \text{ k}\Omega$
Supply Voltage Rejection Ratio	SVRR		30	150	$\mu\text{V/V}$	$R_S \leq 10 \text{ k}\Omega$
Output Voltage Swing	V_{pm}	± 12	± 14		V	$R_S \leq 10 \text{ k}\Omega$
		± 10	± 13		V	$R_S \leq 2 \text{ k}\Omega$
Common Mode Input Voltage Range	V_{icm}	± 12	± 14		V	
Slew Rate	SR		1.0		$\text{V}/\mu\text{s}$	$A_v = 1$
Input Noise Voltage	v_n		6		μV_p-p	$f = 1 \text{ Hz to } 1 \text{ kHz}$
Channel Separation	CS		105		dB	$f = 1 \text{ kHz}$



Note: The total of internal power dissipation.

Channel Separation Measurement Circuit

Operating Characteristics $T_A = 25^\circ\text{C}$ 


Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$




Application Circuit

RIAA Preamplifier



RIAA Preamp $A_v = 32.5 \text{ dB}$
 Distortion 0.03% ($V_o = 1 \text{ V}_{\text{RMS}}, f = 1 \text{ kHz}$)
 Noise $1.0 \mu\text{V}_{\text{RMS}}$ (Input EQUIV, Input EQUIV
 Short Peak Det. Average Indication)

83-002168B




Peak Level Meter

This circuit converts the peak voltage (about ± 10 mV to ± 10 V) of the input signal to a DC voltage (about 0.2 V to 1.3 V) and drives the meter.

Since the output voltage is proportional to the logarithmic value of the peak voltage of the input signal, indication of a much wider dynamic range can be obtained compared to conventional linear indicating methods.

Peak Level Meter



μ PC4558

NEC

Description

The μ PC4559 is a dual operational amplifier featuring improved slew rate and gain bandwidth product when compared to the μ PC4558. With low noise and internal frequency compensation, this device is a good choice for active filter designs and audio applications.

Features


- Internal frequency compensation
- Large common mode and differential input voltage ranges
- No latch up
- Low noise
- Output short-circuit protection
- RS4559 direct replacement

Ordering Information


Part Number	Package	Operating Temperature Range
μ PC4559C	Plastic DIP	0° to +70°C

Equivalent Circuit

1/2 Circuit



Pin Configuration



83-002304A

Absolute Maximum Ratings


T_A = 25°C

Voltage Between V ₊ and V ₋	36 V
Power Dissipation	350 mW
Differential Input Voltage	±30 V
Input Voltage (Note 1)	±15 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C


Note: 1. For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Noise Measurement Circuit







Channel Separation Measurement Circuit





Electrical Characteristics

T_A = 25°C, V_± = ±15 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V _{IO}	0.5	6.0	6.0	mV	R _S ≤ 10 kΩ
Input Offset Current	I _{IO}	5	200	200	nA	
Input Bias Current	I _B	60	500	500	nA	
Large Signal Voltage Gain	A _{VOL}	86	100	100	dB	R _L ≥ 2 kΩ, V _O = ±10 V
Power Consumption	P _D	90	90	170	mW	
Common Mode Rejection Ratio	CMRR	70	90	90	dB	R _S ≤ 10 kΩ
Supply Voltage Rejection Ratio	SVRR	89	103	103	dB	R _S ≤ 10 kΩ
Output Voltage Swing	V _{OM}	±12	±14	±14	V	R _S ≥ 10 kΩ
Output Voltage Swing	V _{OM}	±10	±13	±13	V	R _S ≥ 2 kΩ
Common Mode Input Voltage Range	V _{ICM}	±12	±14	±14	V	
Slew Rate	SR	2.0	2.0	2.0	V/μs	A _V = 1
Input Noise Voltage	e _n	6	6	6	μV _{P-P}	R _S = 1 kΩ, f = 1 Hz to 1 kHz
Channel Separation	CS	105	105	105	dB	f = 1 kHz

Operating Characteristics $T_A = 25^\circ\text{C}$ **Open Loop Frequency Response****Large Signal Frequency Response****Output Voltage Swing****Input Bias Current**


3

Supply Current**Common Mode Input Voltage Range**


Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$

Voltage Follower Pulse Response



Input Noise Voltage Density



Description

The μPC4560 is a dual operational amplifier with improved slew rate and gain-bandwidth product when compared to the μPC4559 with unity gain frequency compensation. Low input noise and high output current drive capability makes this device ideal for audio applications and active filters.

Features

- Internal frequency compensation
- Large common mode and differential voltage range
- No latch-up
- Gain-bandwidth products: 10 MHz typical
- Low input noise voltage: 6 μV p-p typical

Ordering Information

Part Number	Package	Operating Temperature Range
μPC4560C	Plastic DIP	0° to +70°C
μPC4560G2	Plastic Miniflat	0° to +70°C

Absolute Maximum Ratings


$T_A = 25^\circ\text{C}$

Voltage Between V_+ and V_-	36 V
Power Dissipation (Note 1), C Package	700 mW
Power Dissipation (Note 1), G2 Package	440 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 2)	0 V
Output Short Circuit Duration	0 s
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Note: 1. When the ambient temperature is more than 25°C, derate linearly at 7 mW/°C ($T_{JMAX} = 125^\circ\text{C}$).
 2. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration



83-002171A


Electrical Characteristics

$T_A = 25^\circ\text{C}$, $V \pm = \pm 15$ V

Parameter	Symbol	Limit			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{IO}	0.5	6.0	mV	$R_S \leq 10$ kΩ
Input Offset Current	I_{IO}	5	200	nA	
Input Bias Current	I_b	60	500	nA	
Large Signal Voltage Gain	A_{VOL}	88	105	dB	$R_L \geq 2$ kΩ, $V_O = \pm 10$ V
Power Consumption	P_D	120	170	mW	Both channels
Common Mode Rejection Ratio	CMRR	70	100	dB	$R_S \leq 10$ kΩ
Supply Voltage Rejection Ratio	SVRR	89	103	dB	$R_S \leq 10$ kΩ
Output Voltage Swing	V_{OM}	± 12	± 14	V	$R_S \geq 2$ kΩ
		± 10	± 13	V	$I_O = \pm 25$ mA
Common Mode Voltage Range	V_{ICM}	± 12	± 14	V	
Slew Rate	SR	2.8		V/ μs	$A_V = 1$
Input Noise Voltage	v_n	6		μV p-p	$R_S = 1$ kΩ, $f = 1$ Hz to 1 kHz
Channel Separation	CS	105		dB	$f = 1$ kHz


Equivalent Circuit

1/2 Circuit




83-002170B

Noise Measurement Circuit



83-002172A


Channel Separation Measurement Circuit




83-002173A

Operating Characteristics $T_A = 25^\circ\text{C}$


Open Loop Frequency Response




Large Signal Frequency Response




Output Voltage Swing




Input Bias Current







Supply Current



Common Mode Input Voltage Range




Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ **Pulse Response****Input Noise Voltage Density****Application Circuit****Head Phone Amp**

Application Circuit (Cont.)

83-002181B

3



μ PC4560

NEC

Description

The μPC4570 is an ultralow-noise, wideband, high slew-rate, dual operational amplifier. Input equivalent noise is three times better than the conventional 4558 type op-amp. The gain bandwidth product and the slew-rate are seven times better than 4558. In spite of fast ac performance, the μPC4570 is extremely stable under voltage-follower circuit conditions. Supply current is also improved compared with conventional wideband op-amps. The μPC4570 is an excellent choice for pre-amplifiers and active filters in audio, instrumentation, and communication circuits.


Features

- Ultralow noise: $en = 4.5 \text{ nV}/\sqrt{\text{Hz}}$
- High slew-rate: $7 \text{ V}/\mu\text{s}$
- Wide bandwidth: $\text{GBW} = 15 \text{ MHz}$ at 100 kHz
- Internal full-frequency compensation
- NE5532 equivalent


Ordering Information

Part Number	Package	Operating Temperature Range
μPC4570C	Plastic DIP	-20 to +70°C
μPC4570G2	Plastic Miniflat	-20 to +70°C
μPC4570HA	Plastic SIP	-20 to +70°C

Pin Configurations




3



Equivalent Circuit

1/2 Circuit



83-002821B

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V+ and V-	36 V
Differential Input Voltage	$\pm 30 \text{ V}$
Power Dissipation, C and HA Packages (Note 1)	350 mW
Power Dissipation, G2 Package (Note 2)	440 mW
Input Voltage (Note 3)	$\pm 15 \text{ V}$
Output Short Circuit Duration	10 s
Operating Temperature Range	-20 to $+70^\circ\text{C}$
Storage Temperature Range	-55 to $+125^\circ\text{C}$





Notes: 1. Thermal derating factor is 5 mW/ $^\circ\text{C}$ when ambient temperature is higher than 55°C .

2. Thermal derating factor is 4.4 mW/ $^\circ\text{C}$ when ambient temperature is higher than 25°C .
3. For supply voltages less than $\pm 15 \text{ V}$, the absolute maximum input voltage is equal to supply voltages.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ\text{C}, V_{\pm} = \pm 15 \text{ V}$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input offset voltage	V_{io}	0.3	5	mV	$R_S = 50 \Omega$	
Input offset current	I_{io}	10	200	nA		
Input bias current	I_b	500	1000	nA		
Large signal voltage gain	A_{vOL}	90	110		dB	$R_L = 2 \text{ k}\Omega$ $V_0 = \pm 10 \text{ V}$
Supply current	I_{cc}	5	8	mA		
Common mode rejection ratio	CMRR	80	100		dB	
Supply voltage rejection ratio	SVRR	80	100		dB	
Output voltage swing	V_{om}	± 12	± 13.5		V	$R_L \geq 10 \text{ k}\Omega$
Output voltage swing	V_{om}	± 12	± 12.8		V	$R_L \geq 2 \text{ k}\Omega$
Common mode voltage	V_{icm}	± 10	± 14		V	
Slew rate	SR	57		V/ μs	$R_L = 2 \text{ k}\Omega$	
Gain bandwidth	GBW	10	15		MHz	
Power bandwidth	PBW	50	70		kHz	$V_0 = 27 \text{ V}_{\text{p-p}}$ THD $\leq 1\%$
Unity gain frequency	f_{unity}	9			MHz	
Phase margin		60			°	
Total harmonic distortion	THD	0.002		%	$V_0 = 3 \text{ V}_{\text{RMS}}$ 2 to 20 kHz	
Channel separation	CS	120		dB	$f = 20 \text{ Hz}$ to 20 kHz	
Input RMS noise voltage		1.2		μV_{RMS}	RIAA	
		0.5	0.65	μV_{RMS}	Flat + JISA	
Input noise voltage	e_n	4.5		$\text{nV}/\sqrt{\text{Hz}}$	$f = 1 \text{ kHz}$	
Input noise current	i_n	0.7		$\text{pA}/\sqrt{\text{Hz}}$	$f = 1 \text{ kHz}$	

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Description

The μPC324 is a quad operational amplifier designed to operate from either single or split power supplies, with very low current drain. The input common mode voltage of these amplifiers includes ground and they are internally frequency compensated for unity gain stability.

Features


- Internal frequency compensation
- Large output voltage swing: 0 V to $V_+ - 1.5$ V DC
- Input common mode voltage range includes ground
- Wide power supply range:
 - Single supply 3 V to 30 V DC
 - Dual supplies ± 1.5 V to ± 15 V DC
- LM324 direct replacement

Ordering Information


Part Number	Package	Operating Temperature Range
μPC324C	Plastic DIP	0° to +70°C
μPC324G2	Plastic Miniflat	0° to +70°C

Equivalent Circuit

1/4 Circuit



Pin Configuration



Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$, $V \pm = \pm 5\text{ V}$

Voltage Between V_+ and V_-	32 V
Differential Input Voltage	32 V
Input Voltage	-0.3 to +32 V
Power Dissipation, C Package	570 mW
Power Dissipation, G Package	550 mW
Operating Temperature Range, C or G Package	0 to +70°C
Storage Temperature Range, C or G Package	-55 to +125°C




Electrical Characteristics

$T_A = 25^\circ\text{C}$, $V \pm = \pm 5\text{ V}$

Parameter	Symbol	Limit			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	2	7	mV	$R_S = 0\Omega$	
Input Bias Current	I_B	45	250	nA		
Input Offset Current	I_{IO}	5	50	nA		
Common Mode Input Voltage Range	V_{ICM}	0	V_+ -1.5	V		
Supply Current	I_{CC}	0.8	2	mA	$R_L = \infty$ on all op-amps	
Large Signal Voltage Gain	A_{VOL}	88	100	dB	$R_L \geq 2\text{ k}\Omega$	
Output Voltage Swing	V_{OM}	0	V_+ -1.5	V	$R_L = 2\text{ k}\Omega$	
Common Mode Rejection Ratio	CMRR	65	85	dB		
Supply Voltage Rejection Ratio	SVRR	65	10	dB		
Channel Separation	CS	120		dB	$f = 1\text{ kHz}$ to 20 kHz	
Output Current (Source)	$I_{OSOURCE}$	20	40	mA	+ Input = 1 V, - Input = 0 V	
Output Current (Sink)	I_{OSINK}	10	20	mA	- Input = 1 V, + Input = 0 V	
Output Current (Sink)	I_{OSINK}	12	50	mA	- Input = 1 V, + Input = 0 V	

Operating Characteristics


$T_A = 25^\circ\text{C}$




Operating Characteristics (Cont.)

T_A = 25°C


Current Limiting




Common Mode Rejection Ratio




Open Loop Frequency Response



Large Signal Frequency Response



Voltage Follower Large Signal Pulse Response



NEC

μ PC324

Description


The μPC3403 quad operational amplifier is designed with four independent high gain frequency compensated operational amplifiers. Featuring operations from either single or split power supplies from 3 V to ±18 V. The common mode input range includes the negative supply which eliminates the need for external biasing circuitry in most applications.

Features


- Input common mode voltage range includes ground or negative supply
- Output voltage can swing to ground or negative supply
- Wide power supply range:
Single supply of 3.0 to 36 V
Split supplies of ±1.5 to 18 V
- Class AB output stage for minimal crossover distortion
- Short-circuit protected outputs
- MC3403 direct replacement

Equivalent Circuit

1/4 Circuit



Pin Configuration



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V ⁺ and V ⁻	36 V
Differential Input Voltage	± 36 V
Input Voltage (Note 1)	± 18 V
Power Dissipation, C Package	570 mW
Power Dissipation, G2 Package	550 mW
Operating Temperature Range	0 to $+70^\circ\text{C}$
Storage Temperature Range	-55 to $+125^\circ\text{C}$

Note: 1. The absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ\text{C}$, $V^\pm = \pm 15$ V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}		2.0	7.0	mV	$V^+ = +5$ V, $V^- = \text{GND}$
Input Offset Current	I_{IO}		5	50	nA	$V^+ = +5$ V, $V^- = \text{GND}$
Input Bias Current	I_b		45	250	nA	$V^+ = +5$ V, $V^- = \text{GND}$
Large Signal Voltage Gain	A_{VOL}	86	98		dB	$V_Q = \pm 10$ V, $R_L = 2$ k Ω
		86	98		dB	$V^+ = +5$ V, $V^- = \text{GND}$, $R_L = 2$ k Ω
Input Voltage Range	V_{ICM}	+13 to -15	+13.5 to -15		V	
Common Mode Rejection Ratio	CMRR	70	90		dB	
Supply Voltage Rejection Ratio	SVRR		89	103	dB	
				103	dB	$V^+ = +5$ V, $V^- = \text{GND}$
Supply Current	I_{CC}		2.8	7.0	mA	$V_Q = 0$, $R_L = \infty$, all channels
			2.5	7.0	mA	$V^+ = +5$ V, $V^- = \text{GND}$, all channels
Output Short Circuit Current (see Note)	I_{OSHORT}	± 10	± 20	± 45	mA	
		± 12	± 13.5			$R_L = 10$ k Ω
Output Voltage Swing	V_{OM}	± 10	± 13		V	$R_L = 2.0$ k Ω
		$V^+ - 1.7$	$V^- - 1.5$		V	$R_L = 10$ k Ω , 5 V $\leq V^+ \leq 30$ V, $V^- = \text{GND}$
Channel Separation	CS		120		dB	$f = 1$ kHz to 20 kHz

Note: Do not exceed the maximum power dissipation rating.


Ordering Information

Part Number	Package	Operating Temperature Range
μ PC3403C	Plastic DIP	0°C to $+70^\circ\text{C}$
μ PC3403G2	Plastic Miniflat	0°C to $+70^\circ\text{C}$


Operating Characteristics

T_A = 25 °C


Open Loop Frequency Response




Power Bandwidth




Output Swing



Input Bias Current



Input Bias Current



μ PC3403

NEC

Description

The μ PC4064 is a low power J-FET input quad operational amplifier that will operate at voltage levels as low as ± 2.0 V. Input current is typically less than 1 mA. With input bias and offset currents as low as a few pA, the μ PC4064 is an excellent choice for hand-held measurement equipment.

Features


- Low supply current
- Very low input bias and offset currents
- High slew rate
- High input impedance
- Output short circuit protection
- Internal frequency compensation
- TL064 direct replacement

Ordering Information


Part Number	Package	Operating Temperature Range
μ PC4064C	14-pin plastic DIP	-20 to +70°C
μ PC4064G2	14-pin Miniflat	-20 to +70°C

Equivalent Circuit

1/4 Circuit



Pin Configuration



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Supply Voltage Differential	36 V
Power Dissipation, C Package (Note 1)	570 mW
Power Dissipation, G2 Package (Note 2)	550 mW
Differential Input Voltage (Note 3)	± 30 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to 70 °C

Note:

1. Derate at 8 mW/°C when $T_A > 25^\circ\text{C}$.
2. Derate at 5.5 mW/°C when $T_A > 25^\circ\text{C}$.
3. For supply voltage less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Electrical Characteristics $T_A = +25^\circ\text{C}$, $V_{\text{SUPP}} = \pm 15$ V

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input Offset Voltage	V_{IO}		2	10	$R_S = 50\Omega$
Input Offset Voltage	V_{IO}			15	$R_S = 50\Omega$, $T_A = T_{\text{opt}}$
Input Offset Voltage Drift	$\Delta V_{IO}/\Delta T$		10		$R_S = 50\Omega$, $T_A = T_{\text{opt}}$
Input Offset Current	I_{IO}		5	50	pA
Input Offset Current	I_{IO}			1.5	nA
Input Bias Current	I_b		10	100	pA
Input Bias Current	I_b			3	nA
Large Signal Voltage Gain	A_{VOL}	70	76		$R_1 = 10k$, $V_0 = 10$ V
Supply Current	I_{SUPP}		800	1000	μA
Common Mode Rejection Ratio	CMRR	70	95		dB
Power Supply Rejection Ratio	PSRR	70	95		dB
Output Voltage Swing	$\pm V_0$	± 12	± 14	V	$R_1 = 10k$
Common Mode Input Voltage	V_{CM}	± 12	± 15 -13	V	
Output Current	I_0	5 -3.5		mA	$\pm V_0 = \pm 10$ V
Slew Rate	SR		3	V/ μs	$R_1 = 10k$
Input Noise Voltage	en		30	nV/ $\sqrt{\text{Hz}}$	f = 1 kHz
Gain Bandwidth Product	GBW		1	MHz	
Channel Separation	CS		120	dB	f = 1 to 20 kHz

Electrical Characteristics $T_A = +25^\circ\text{C}$, $V_{\text{SUPP}} = \pm 5$ V

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Large Signal Voltage Gain	A_{VOL}	20			dB
Common Mode Rejection Ratio	CMRR	70	90		dB
Power Supply Rejection Ratio	PSRR	70	90		dB
Output Voltage Swing	$\pm V_0$	± 3.8	± 4.1	V	$R_1 = 10k$
Common Mode Input Voltage	V_{CM}	± 4.7 -2.8	± 5.2 -3.5	V	

Description


The J-FET input operational amplifiers of the μPC4074 are designed as low-noise versions of the μPC4084. Features of the μPC4074 include improved input equivalent noise voltage, input offset voltage, and input bias current compared to the μPC4084. The μPC4074 is an excellent choice for a wide variety of applications, including audio preamplifier and active filter circuits.

Features


- Low-noise $e_n = 18 \text{ nV}/\sqrt{\text{Hz}}$
- Low-input bias and offset currents
- Output short-circuit protection
- High-input impedance: J-FET input stage
- Internal frequency compensation
- High slew-rate: $13 \text{ V}/\mu\text{s}$ typical
- Latch-free operation
- TL074 direct replacement

Equivalent Circuit

1/4 Circuit



Pin Configuration



Ordering Information

Part Number	Package	Operating Temperature Range
μ PC4074C	Plastic DIP	0° to +70°C
μ PC4074G2	Plastic Miniflat	0° to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V+ and V-	36 V
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
Power Dissipation (C Package)	350 mW
Power Dissipation (G2 Package)	440 mW
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Recommended Operating Conditions

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Supply Voltage	$V \pm$	± 5		± 16	V
Capacitive Load ($A_y = +1$)	C_L		100	pF	
Output Current	I_O		10	mA	

Electrical Characteristics $T_A = 25^\circ\text{C}$, $V \pm = \pm 15 \text{ V}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{io}	3	10.0	mV	$R_S \leq 50 \Omega$
Input Offset Current	I_{io}	5	50	pA	$T_A = 25^\circ\text{C}$ (Note 1)
Input Bias Current	I_b	30	200	pA	$T_A = 25^\circ\text{C}$ (Note 1)
Large Signal Voltage Gain	A_{vdl}	88	106	dB	$R_L \geq 2 \text{ k}\Omega$, $V_0 = \pm 10 \text{ V}$
Supply Current	I_{cc}	8	10	mA	Four amplifiers
Common Mode Rejection Ratio	CMRR	70	86	dB	
Supply Voltage Rejection Ratio	SVRR	70	86	dB	
Output Voltage Swing	V_{om}	± 12	± 13.5	V	$R_L \geq 10 \text{ k}\Omega$
Output Voltage Swing	V_{om}	± 10	± 12	V	$R_L \geq 2 \text{ k}\Omega$
Common Mode Input Voltage Range	V_{icm}	± 10		V	
Slew Rate	SR	13		V/ μ s	$A_V = 1$
Input Equivalent Noise Voltage	en	18		nV/ $\sqrt{\text{Hz}}$	$R_S = 100 \Omega$, $f = 1 \text{ kHz}$
		4		μ V _{RMS}	$R_S = 100 \Omega$, $f = 10 \text{ Hz to } 10 \text{ kHz}$
Unity Gain Bandwidth		3		MHz	
Channel Separation	CS	120		dB	
Over Operating Temperature Range					
Input Offset Voltage	V_{io}	13		mV	$R_S \leq 50 \Omega$, $T_A = T_{OPT}$
Input Offset Voltage Drift	$\Delta V_{io}/\Delta T$	10		μ V/ $^\circ\text{C}$	$T_A = T_{OPT}$
Input Bias Current	I_b	7		nA	$T_A = T_{OPT}$
Input Offset Current	I_{io}	2		nA	$T_A = T_{OPT}$

Note: 1. Input bias currents are temperature sensitive. Short time measuring method is recommended to maintain the junction temperature close to the ambient temperature.

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Description


The μPC4084 offers four operational amplifiers with matched ion implanted P-channel J-FET inputs with standard bipolar technology in a single 14 pin DIP. With low input bias current and slew rates ten times that of general purpose amplifiers, this device is ideally suited for pulse amplifiers, active filters and integrator designs.

Features


- Wide common-mode and differential input voltage range
- Low input bias and offset currents
- Output short-circuit protection
- High input impedance: J-FET input stage
- Internal frequency compensation
- High slew-rate: 11 V/μs typical
- Latch-free operation
- TL084 direct replacement

Equivalent Circuit

1/4 Circuit



Pin Configuration



Electrical Characteristics $T_A = 25^\circ\text{C}$, $V \pm = \pm 15\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	5.0	15.0	mV	$R_S \leq 50\Omega$	
Input Offset Current	I_{IO}	5	200	pA		
Input Bias Current	I_b	30	400	pA		
Large Signal Voltage Gain	A_{VOL}	88	106	dB	$R_L \geq 2\text{ k}\Omega$, $V_O = \pm 10\text{ V}$	
Supply Current	I_{CC}	8.0	11.2	mA	All amplifiers	
Common Mode Rejection Ratio	CMRR	70	76	dB		
Supply Voltage Rejection Ratio	SVRR	70	76	dB		
Output Voltage Swing	V_{OM}	$\pm 12 \pm 13.5$		V	$R_L \geq 10\text{ k}\Omega$	
Output Voltage Swing	V_{OM}	$\pm 10 \pm 12$		V	$R_L \geq 2\text{ k}\Omega$	
Common Mode Input Voltage Range	V_{ICM}	± 10		V		
Slew Rate	SR	11		V/ μ s	$A_V = 1$	
Input Equivalent Noise Voltage	e_n	25		nV/ $\sqrt{\text{Hz}}$	$f = 1\text{ kHz}$, $R_S = 100\Omega$	
Unity Gain Bandwidth	GBW	3		MHz		
Channel Separation	CS	120		dB		
Over Operating Temperature Range						
Input Offset Voltage	V_{IO}	20	mV	$R_S \leq 50\Omega$,		
				$T_A = T_{OPT}$		
Input Offset Voltage Drift	$\Delta V_{IO}/\Delta T$	10		$\mu\text{V}/^\circ\text{C}$	$T_A = T_{OPT}$	
Input Bias Current	I_b	10	nA		$T_A = T_{OPT}$	
Input Offset Current	I_{IO}	5	nA		$T_A = T_{OPT}$	

Ordering Information







Part Number	Package	Operating Temperature Range
μ PC4084C	Plastic DIP	0°C to +70°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V_+ and V_-	36 V
Power Dissipation (Note 1)	570 mW
Differential Input Voltage	$\pm 30\text{ V}$
Input Voltage (Note 1)	$\pm 15\text{ V}$
Output Short Circuit Duration	Indefinite
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C



Note: 1. For supply voltages less than $\pm 15\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



Description

The μ PC4574 is an ultra low noise, high slew rate quad operational amplifier specifically designed for audio, instrumentation, and communication circuits. The low noise and high frequency capabilities make it ideal for preamps and audio filters for instrumentation and professional audio.


Features

- Ultra low noise
- High slew rate
- Wide bandwidth
- Internal full frequency compensation
- Quad equivalent to NE5532

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC4574C	14-pin plastic DIP	-20 to +80 °C
μ PC4574G2	14-pin plastic miniflat	-20 to +80 °C

Pin Configuration




83-003135A

3

Equivalent Circuit

1/4 Circuit



83-003136B

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V+ and V-	36 V
Power Dissipation, C Package	570 mW
Power Dissipation, G2 Package (Note 1)	550 mW
Differential Input Voltage (Note 2)	± 30 V
Output Short Circuit Duration	10 s
Operating Temperature Range	-20 to 80 °C
Storage Temperature Range	-55 to +125 °C

Note:

1. Derate at 5.5 mW/°C when $T_A > 25^\circ\text{C}$.
2. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to supply voltage.

Electrical Characteristics $T_A = 25^\circ\text{C}, V_{\pm} = 15$ V

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input Offset Voltage	V_{io}		0.3	5	mV
Input Offset Current	I_{io}		10	200	nA
Input Bias Current	I_b		430	1000	nA
Large Signal Voltage Gain	A_{VOL}	90	110		dB
Supply Current	I_{supp}		8.5	12	mA
Common Mode Rejection Ratio	CMRR	80	100		dB
Power Supply Rejection Ratio	PSRR	80	100		dB
Output Voltage Swing	$\pm V_0$	± 12	± 13.5		V
Output Voltage Swing	$\pm V_0$	± 10	± 12.8		V
Common Mode Voltage	V_{cm}	± 10	± 14		V

AC and Noise Characteristics

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Slew Rate	SR	4	6		V/ μ s
Gain Bandwidth Product	GBW	10	14		MHz
Power Bandwidth	PBW	50	70		kHz
Unity Gain Frequency	f_{unity}		7		MHz
Phase Margin			50		degrees
Total Harmonic Distortion	THD		0.002		%
Channel Separation	CS		120		dB
Input Noise Voltage	e_n		1.2		μ V rms
Input Noise Voltage Density	e_n		0.53	0.65	μ V $\sqrt{\text{Hz}}$
Input Noise Current Density	i_n		5.0		pA $\sqrt{\text{Hz}}$
			0.7		f = 1 Hz

Description


The μPC4741 is a quad operational amplifier designed using four independent internally compensated high-performance 741-type operational amplifiers. The superior AC and DC characteristics of bandwidth, slew-rate, and noise make this device ideal for active filter and audio amplifier applications.

Features


- Internal frequency compensation
- Output short-circuit protection
- Large common mode and differential input voltage range
- No latch-up
- No crossover distortion
- Wide power supply range: ± 2 V to ± 20 V
- HA4741 direct replacement

Equivalent Circuit

1/4 Circuit



Pin Configuration



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage between V+ and V-	40 V
Power Dissipation C Package	570 mW
Power Dissipation G2 Package	550 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
Output Short Circuit Duration (Note 2)	Indefinite
Operating Temperature Range	0 to $+70^\circ\text{C}$
Storage Temperature Range	-55 to $+125^\circ\text{C}$

Notes: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
 2. Short-circuit to ground on one amplifier only.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Electrical Characteristics $T_A = 25^\circ\text{C}$, $V^\pm = \pm 15$ V**Ordering Information**

Part Number	Package	Operating Temperature Range
μ PC4741C	Plastic DIP	0° to 70°C
μ PC4741G2	Plastic Miniflat	0° to 70°C





Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}		1.0	5.0	mV	$R_S \leq 100 \Omega$
Input Offset Current	I_{IO}		30	50	nA	
Input Bias Current	I_b		100	300	nA	
Large Signal Voltage Gain	A_{VOL}	88	94		dB	$R_L \geq 2 \text{ k}\Omega$, $V_0 = \pm 10$ V
Power Consumption	P_D		150	210	mW	
Common Mode Rejection Ratio	CMRR	80	90		dB	
Supply Voltage Rejection Ratio	SVRR		94	100	dB	
Output Voltage Swing	V_{OM}	± 12	± 13.7		V	$R_L \geq 10 \text{ k}\Omega$
Output Voltage Swing	V_{OM}	± 10	± 12.5		V	$R_L \geq 2 \text{ k}\Omega$
Common Mode Input Voltage	V_{ICM}	± 12	± 14		V	
Slew Rate	SR		1.6		V/ μ s	$Av = 1$
Input Noise Voltage	e_n		9		nV/ $\sqrt{\text{Hz}}$	f = 1 kHz
Channel Separation	CS		108		dB	f = 10 kHz

Operating Characteristics

$T_A = 25^\circ\text{C}$





3



Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



Input Offset Voltage: The input voltage required to zero the output with no load.

Input Bias Current: The base current of the input transistors or the gate leakage current of input J-FETS when the output is at zero volts with no load.

Input Offset Current: The difference between the two input bias currents when the output is at zero volts with no load.

Average Input Offset Voltage Drift: The ratio of the change in input offset voltage to the change in temperature.

Average Input Bias Current Drift: The ratio of the change in input bias current to the change in temperature.

Average Input Offset Current Drift: The ratio of the change in input offset current to the change in temperature.

Large Signal Voltage Gain: The ratio of the change in output voltage to the change in input voltage.

Common Mode Rejection Ratio [CMRR]: The ratio of the change in input offset voltage to the change in common mode voltage.

Supply Voltage Rejection Ratio [SVRR]: The ratio of the change in input offset voltage to a change in the supply voltage.

Input Voltage Range: The range of common mode voltage to the input terminals within which the device will operate linearly.

Input Resistance: The ratio in small signal input voltage change to the change in input current at either input terminal with the other input grounded.

Maximum Output Voltage Swing: The peak output voltage obtainable without clipping.

Supply Current: The current consumed by the device with the output at zero.

Input Noise Voltage: The peak to peak noise voltage within a specified frequency band.

Input Noise Voltage Density: The RMS noise voltage in a 1 Hz band surrounding a specified value of frequency.

Input Noise Current: The peak to peak noise current within a specified frequency band.

Input Noise Current Density: The RMS noise voltage in a 1 Hz band surrounding a specified value of frequency.

Slew Rate: The ratio of change in output voltage to the minimum time required to effect the change under large signal drive conditions.

DEFINITION OF TERMS

NEC

NEC

COMPARATORS

4

Section 4 — Comparators

<i>μ</i> PC311 Single Precision Voltage Comparator	4-1
<i>μ</i> PC319 Dual High-Speed Voltage Comparator	4-7
<i>μ</i> PC339 Quad Low-Power Voltage Comparator	4-13
<i>μ</i> PC393 Dual Low-Power Voltage Comparator	4-17
Definition of Terms	4-21


Description

The μPC311 is a single voltage comparator with extremely low input bias currents. This device can be operated with single or split power supplies from +5 V to ± 15 V. The output is compatible to DTL, TTL, and CMOS circuits.


Features

- Operates from single 5 V supply
- Maximum input current: 250 nA
- Maximum offset current: 50 nA
- Fast transient response: 200 ns
- LM311 direct replacement

Pin Configuration



Equivalent Circuit



Absolute Maximum Ratings $T_A = 25^\circ C$

Voltage Between V ⁺ and V ⁻	36 V
Output to Negative Supply Voltage	40 V
Ground to Negative Supply Voltage	30 V
Differential Input Voltage	± 30 V
Input Voltage (Note 1)	± 15 V
Power Dissipation, C Package	350 mW
Power Dissipation, G2 Package	440 mW
Output Short Circuit Duration	10s
Operating Temperature Range, C or G2 Package	0 to $+70^\circ C$
Storage Temperature Range, C or G2 Package	-55 to $+125^\circ C$

Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.






Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ C, V \pm = \pm 15 V$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{IO}		2.0	7.5	mV $V^+ - V^- = 5$ V to 30 V, $R_S \leq 50$ k Ω
Input Offset Current	I_{IO}		6.0	50	nA $V^+ - V^- = 5$ V to 30 V, $R_S \leq 50$ k Ω
Input Bias Current	I_b		100	250	nA $V^+ - V^- = 5$ V to 30 V, $R_S \leq 50$ k Ω
Voltage Gain	A_{VOL}		106		dB $R_L = 1.0$ k Ω
Response Time	t_{RSP}		200		ns Input step 100 mV, overdrive 5 mV
Saturation Voltage	V_{SAT}		0.75	1.5	V $V_{IN} \geq 10$ mV, $I_O = 50$ mA
Strobe ON Current	$I_{STB\ ON}$		3.0		mA
Output Leakage Current	I_{OLEAK}		0.2	50	nA $V_{IN} \geq 10$ mV, $I_O = 35$ mA
Positive Supply Current	I_{CC+}		5.1	7.5	mA
Negative Supply Current	I_{CC-}		4.1	5.0	mA
Input Voltage Range	V_{icm}		± 14		V
Saturation Voltage	V_{SAT}		0.23	0.4	V $V^+ \geq 4.5$ V, $V^- = 0$ V, $V_{IN} \leq -10$ mV, $I_O = 8$ mA
Over Operating Temperature Range					
Input Offset Voltage	V_{IO}		10		mV $V^+ - V^- = 5$ V to 30 V, $R_S \leq 50$ k Ω , $T_A = 0$ to $70^\circ C$
Input Offset Current	I_{IO}		70		nA $V^+ - V^- = 5$ V to 30 V, $R_S \leq 50$ k Ω , $T_A = 0$ to $70^\circ C$
Input Bias Current	I_b		300		nA $V^+ - V^- = 5$ V to 30 V, $R_S \leq 50$ k Ω , $T_A = 0$ to $70^\circ C$







Ordering Information

Part Number	Package	Operating Temperature Range
μ PC311C	Plastic DIP	0°C to $+70^\circ C$
μ PC311G2	Plastic Miniflat	0°C to $+70^\circ C$

Typical Applications**Offset Null****Open Collector Output****Strobing****Emitter Follower Output****Increasing Input Stage Current**







Operating Characteristics

$T_A = 25^\circ\text{C}$



Operating Characteristics (Cont.)


$T_A = 25^\circ\text{C}$




Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$


Supply Current



Supply Current



Leakage Currents



Description


The μ PC319 is a precision high-speed comparator designed to operate from single or split power supplies from +5 V to ± 15 V. It features excellent input characteristics and drive compatibilities to all popular logic families. The μ PC319 is designed for commercial temperature ranges.

Features

- Operates from single 5 V supply
- Typically 80 ns response time at ± 15 V
- Open collector output
- Minimum fan-out of two each side (TTL)
- High common mode slew rate
- LM319 direct replacement


Equivalent Circuit

Pin Configuration



83-002341A

1/2 Circuit



4

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V^+ and V^-	36 V
Output in Negative Supply Voltage	36 V
Ground to Negative Supply Voltage	25 V
Ground to Positive Supply Voltage	18 V
Differential Input Voltage	± 5 V
Input Voltage (Note 1)	± 15 V
Power Dissipation, C Package	500 mW
Power Dissipation, G2 Package	550 mW
Output Short Circuit Duration	10 s
Operating Temperature Range, C or G2 Package	0 to $+70^\circ\text{C}$
Storage Temperature Range, C or G2 Package	-55 to $+125^\circ\text{C}$

Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ\text{C}, V \pm = \pm 15$ V


Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{IO}		2.0	8.0	mV $V \pm = \pm 5$ V to ± 15 V, $R_S \leq 50\Omega$
Input Offset Current	I_{IO}		80	200	nA
Input Bias Current	I_b		400	1000	nA
Voltage Gain	A_{VOL}	78	92		dB
Response Time	t_{RSP}		80		ns Input 100 mV, overdrive 5 mV
Saturation Voltage	V_{SAT}	0.75	1.5	V	$V_I \leq -10$ mV, $I_O = 25$ mA
Output Leakage Current	I_{OLEAK}	0.2	10	μ A	$V_I \geq 10$ mV, $I_O = 35$ mA
Positive Supply Current	I_{CC+}	4.3		mA	$V^+ = +5$ V, $V^- = 0$ V
Positive Supply Current	I_{CC-}	8.0	12.5	mA	$V \pm = \pm 15$ V
Positive Supply Current	I_{CC+}	3.0	5.0	mA	$V \pm = \pm 5$ V
Input Voltage Range	V_{ICM}	± 13		V	$V \pm = \pm 15$ V
Saturation Voltage	V_{SAT}	0.23	0.4	V	$V^+ \geq 4.5$ V, $V^- = 0$ V, $V_I \leq -10$ mV, $I_O = 3.2$ mA
Over Operating Temperature Range					
Input Offset Voltage	V_{IO}		10	mV	$V \pm = \pm 5$ V to ± 15 V, $R_S \leq 5$ k Ω , $T_A = 0$ to $+70^\circ\text{C}$
Input Offset Current	I_{IO}		300	nA	$V \pm = \pm 5$ V to ± 15 V, $R_S \leq 5$ k Ω , $T_A = 0$ to $+70^\circ\text{C}$
Input Bias Current	I_b		1200	nA	$V \pm = \pm 5$ V to ± 15 V, $R_S \leq 5$ k Ω , $T_A = 0$ to $+70^\circ\text{C}$

Ordering Information


Part Number	Package	Temperature Range
μ PC319C	Plastic DIP	0°C to $+70^\circ\text{C}$
μ PC319G2	Plastic Miniflat	0°C to $+70^\circ\text{C}$

Typical Applications

Split Supplies





Single Supply




Operating Characteristics

$T_A = 25^\circ\text{C}$




4

Common Mode Limits




Transfer Function




Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$


Response Time for Various Input Overdrives




Response Time for Various Input Overdrives




Response Time for Various Input Overdrives




Response Time for Various Input Overdrives



Output Saturation Voltage




Output Limiting Characteristics




Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$


Supply Current



Supply Current



Supply Voltage Range



μ PC319

NEC

Description

The μPC339 is a quad comparator designed to operate from a single or split power supply over a wide range of voltages, with very low current consumption. Even when operating from a single power supply the input common mode voltage includes ground.

Features


- Input common-mode voltage range includes ground
- Wide power supply range:
Single supply 2 V to 36 V DC
Dual supplies ± 1 V to ± 18 V DC
- Low power consumption
- Compatible with all forms of logic
- Open collector output
- LM339 direct replacement

Ordering Information

Part Number	Package	Operating Temperature Range
μPC339C	Plastic DIP	0°C to +70°C
μPC339G2	Plastic Miniflat	0°C to +70°C

Equivalent Circuit

1/4 Circuit





Absolute Maximum Ratings $T_A = 25^\circ\text{C}$






Voltage Between V^+ and V^-	36 V
Differential Input Voltage	36 V
Common Mode Input Voltage	-0.3 to +36 V
Power Dissipation, C Package	570 mW
Power Dissipation, G2 Package	550 mW
Output Short Circuit to Ground	Indefinite
Operating Temperature Range, C or G2 Package	0 to $+70^\circ\text{C}$
Storage Temperature Range, C or G2 Package	-55 to +125 $^\circ\text{C}$

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ\text{C}, V^+ = 5 \text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	2	5	36	mV	$V_0 = 1.4 \text{ V}, V_{REF} = 1.4 \text{ V}, R_S = 0 \Omega$
Input Bias Current	I_b	25	250	36	nA	$V_0 \approx 1.4 \text{ V}$
Input Offset Current	I_{IO}	5	50	36	nA	$V_0 \approx 1.4 \text{ V}$
Common Mode Input Voltage Range	V_{ICM}	0		$V^+ - 1.5$	V	
Supply Current	I_{CC}	0.8	2	36	mA	$R_L = \infty$
Voltage Gain	A_{VOL}	106			dB	$R_L = 15 \text{ k}\Omega$
Large Signal Response Time	t_{RSP}	1.3			μs	$R_L = 5.1 \text{ k}\Omega, V_{RL} = 5 \text{ V}$
Output Sink Current	I_{OSINK}	6	16	36	mA	$V_{IN(-)} = 1 \text{ V}, V_{IN(+)} = 0 \text{ V}, V_0 \leq 1.5 \text{ V}$
Saturation Voltage	V_{SAT}	0.2	0.4	36	V	$V_{IN(-)} = 1 \text{ V}, V_{IN(+)} = 0 \text{ V}, I_{OSINK} = 3 \text{ mA}$
Output Leakage Current	I_{OLEAK}	0.1			nA	$V_{IN(+)} = 1 \text{ V}, V_{IN(-)} = 0 \text{ V}, V_0 = 5 \text{ V}$

Typical Applications

Operating Characteristics $T_A = 25^\circ C$ 

μ PC339

NEC


Description

The μPC393 is a dual comparator designed to operate from either single or split power supplies from + 2 V to ±18 V. It features low power supply current drain and input common mode voltage which includes ground, even when operated from a single supply. The μPC393 is designed for Commercial temperature ranges.

Features


- Input common-mode voltage range includes ground
- Wide power supply range:
 - Single supply 2 V to 36 V DC
 - Dual supplies ±1 V to ±18 V DC
- Low power consumption
- Compatible with all forms of logic
- Open collector output
- LM393 direct replacement

Pin Configuration



Equivalent Circuit

1/2 Circuit




Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Voltage Between V^+ and V^-	36 V
Differential Input Voltage	36 V
Common Mode Input Voltage	-0.3 to +36 V
Power Dissipation, C Package	350 mW
Power Dissipation, G2 Package	440 mW
Output Short Circuit to Ground	Indefinite
Operating Temperature Range, C or G2 Package	0 to +70°C
Storage Temperature Range, C or G2 Package	-55 to +125°C


Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Electrical Characteristics $T_A = 25^\circ\text{C}, V^+ = 5 \text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Input Offset Voltage	V_{IO}	2	5	50	mV	$V_Q = 1.4 \text{ V}, V_{REF} = 1.4 \text{ V}, R_S = 0\Omega$
Input Bias Current	I_b	25	250	250	nA	$V_Q = 1.4 \text{ V}$
Input Offset Current	I_{IO}	5	50	50	nA	$V_Q = 1.4 \text{ V}$
Common Mode Input Voltage Range	V_{ICM}	0				
Supply Current	I_{CC}	0.6	1	1	mA	$R_L = \infty$
Voltage Gain	A_{VOL}	106			dB	$R_L = 15 \text{ k}\Omega$
Large Signal Response Time	t_{RLS}	1.3			μs	$R_L = 5.1 \text{ k}\Omega, V_{RL} = 5 \text{ V}$
Output Sink Current	I_{OSINK}	6	16	16	mA	- INPUT = 1 V, + INPUT = 0 V, $V_Q \leq 1.5 \text{ V}$
Saturation Voltage	V_{SAT}	0.2	0.4	0.4	V	- INPUT = 1 V, + INPUT = 0 V, $I_{OSINK} = 3 \text{ mA}$
Output Leakage Current	I_{OLEAK}	0.1			nA	+ INPUT = 1 V, - INPUT = 0 V, $V_Q \leq 5 \text{ V}$


Typical Applications**Ordering Information**

Part Number	Package	Operating Temperature Range
μ PC393C	Plastic DIP	0°C to +70°C
μ PC393G2	Plastic Miniflat	0°C to +70°C



Operating Characteristics $T_A = 25^\circ\text{C}$ **Supply Current****Input Bias Current****Output Saturation Voltage****Response Time for Various Input Overdrives**

4

Response Time for Various Input Overdrives

μ PC393

NEC

Input Offset Voltage: The voltage between the input terminals when the output is within a specified voltage range.

Input Bias Current: The bias current of the input transistors.

Input Offset Current: The difference in current in the two input terminals when the output is at a specified voltage.

Voltage Gain: The ratio of the change in output voltage to the change in input voltage.

Common Mode Rejection Ratio [CMRR]: The ratio of the input voltage range to the maximum change in input voltage over this range.

Supply Voltage Rejection Ratio [SVRR]: The ratio of change in input offset voltage to the change in supply voltage.

Input Voltage Range: The range of common mode voltage at the input terminals within which operating specifications are assured.

Output Leakage Current: The current into the output terminal, at a given output voltage and input drive, equal to or greater than a specified value.

Output Sink Current: The maximum negative current that can be output by the comparator.

Saturation Voltage: The low output voltage level at a specified current "sink" level.

Overdrive: The input step voltage required, at some predetermined input level, to change the output state to high or low from its initial state.

NEC

VOLTAGE REGULATORS

5

Section 5 — Voltage Regulators

μ PC305 Precision Positive Voltage Regulator	5-1
μ PC317 Three-Terminal Adjustable Positive Voltage Regulator	5-5
μ PC337 Three-Terminal Adjustable Negative Voltage Regulator	5-9
μ PC2600 Series Three-Terminal Positive Voltage Regulator	5-13
μ PC78L00H Series Three-Terminal 0.1 A Positive Voltage Regulators	5-17
μ PC78L00J Series Three-Terminal 0.1 A Positive Voltage Regulators	5-23
μ PC78M00 Series Three-Terminal 0.5 A Positive Voltage Regulators	5-29
μ PC7800 Series Three-Terminal 1.0 A Positive Voltage Regulators	5-35
μ PC79L00 Series Three-Terminal 0.1 A Negative Voltage Regulators	5-41
μ PC79M00 Series Three-Terminal 0.5 A Negative Voltage Regulators	5-45
μ PC7900 Series Three-Terminal 1.0A Negative Voltage Regulators	5-51

Description


The μ PC305 is a precision adjustable voltage regulator designed for a wide range of applications including digital and analog circuits. This device features fast response to both line and load transients, low standby power dissipation, and freedom from oscillation with variation in resistive or inductive loading. This device is ideal for use in general purpose power supply circuits.

Features

- Output voltage adjustable from 4.5 V to 30 V
- Output currents in excess of 10 A possible by adding external transistors
- Load regulation better than 0.1% full load with current limiting
- DC line regulation guaranteed at 0.03%/V
- LM305 direct replacement

Equivalent Circuit

5



83-002477A

Pin Configuration

Current Limit	1	Regulated Output	8
Booster Output	2	COMP/S.D.	7
Unregulated Input	3	Feedback	6
GND	4	Reference Bypass	5

83-002478A

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Input Voltage	40 V
Input Output Voltage Differential	40 V
Peak Output Current	50 mA
Power Dissipation	350 mW
Operating Temperature Range	0 to $+70^\circ\text{C}$
Storage Temperature Range	-55 to $+125^\circ\text{C}$

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics


Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Voltage Range	V_{IN}	8.0	40	40	V
Output Voltage Range	V_O	4.5	30	30	V
Input Output Voltage Differential		3.0	30	30	V
Load Regulation	REG_L	0.02	0.05	%	$0 \leq I_O \leq 12 \text{ mA}, R_{SC} = 18 \Omega$
Line Regulation	REG_{IN}	0.025	0.06	%/V	$V_{IN} - V_O \leq 5 \text{ V}$
		0.015	0.03	%/V	$V_{IN} - V_O > 5 \text{ V}$
Ripple Rejection		0.003		%/V	$C_{REF} = 10 \mu\text{F}, f = 120 \text{ Hz}$
Temperature Stability		0.3	1.0	%	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$
Feedback sense voltage		1.65	1.8	1.90	V
Standby Current Drain		0.005		%	$10 \text{ Hz} \leq f \leq 10 \text{ kHz}, C_{REF} = 0$
		0.002		%	$C_{REF} = 0.1 \mu\text{F}$
Long Term Stability		0.1		%	
Standby Current Drain		1.0	2.0	mA	$V_{IN} = 40 \text{ V}$

 C_{REF} : Bypass capacitor of pin 5. R_{SC} : Output current sense resistor.


Operating Characteristics

$T_A = 25^\circ\text{C}$


Load Regulation




Load Regulation




Current Limiting Characteristic




Optimum Divider Resistance Values








Current Limit, Sense Voltage



Supply Voltage Rejection



Operating Characteristics (Cont) $T_A = 25^\circ\text{C}$ **Applications****5 V — 15 mA Regulator****10 V — 200 mA Regulator****15 V — 1 A Foldback Current Limit****1 A Regulator**

NEC cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Description

The μPC317 is an adjustable three-terminal positive voltage regulator capable of supplying in excess of 1.5 A over a 1.3 V to 30 V output voltage range.

Output voltage can be fixed by two external resistors.


Features

- Output current up to 1.5 A
- Current limit constant with temperature
- Internal thermal overload protection
- Equivalent to LM317

Ordering Information

Part Number	Package	Operating Temperature Range
μPC317H	3 pin SIP	-20°C to +80°C

Equivalent Circuit



Absolute Maximum Ratings $T_A = +25^\circ\text{C}$

Input-Output Voltage Differential	40 V
Internal Power Dissipation (Note 1)	20 W
Operating Temperature Range	-20°C to +150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 s)	300°C
Thermal Resistance (junction to case)	4°C/W
Thermal Resistance (junction to ambient)	83°C/W

Note: 1. Internally limited.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions


Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input-Output Voltage Differential	$V_{IN} - V_O$	3		38.7	V
Output Voltage	V_O	1.3		30	V
Input Voltage	V_{IN}	4.3		40	V
Output Current	I_O	0.01		1.5	A
Operating Temperature Range	T_J	-20		+125	°C

Electrical Characteristics $(V_{IN} - V_O = 5 \text{ V}, I_O = 0.5 \text{ A}, 0^\circ\text{C} \leq T_J \leq +125^\circ\text{C})$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Line Regulation (Note 1)	REG_{IN}	0.01	0.04	%/V	$T_A = 25^\circ\text{C}, 3 \text{ V} \leq (V_{IN} - V_O) \leq 40 \text{ V}$
		0.02	0.07	%/V	$0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}, 3 \text{ V} \leq (V_{IN} - V_O) \leq 40 \text{ V}$
Lead Regulation (Note 1)	REG_L	5	25	mV	$V_O \leq 5 \text{ V}, T_J = 25^\circ\text{C}, 10 \text{ mA} \leq I_O \leq 1.5 \text{ A}$
		0.1	0.5	% V_O	$V_O \geq 5 \text{ V}, T_J = 25^\circ\text{C}, 10 \text{ mA} \leq I_O \leq 1.5 \text{ A}$
		20	70	mV	$V_O \leq 5 \text{ V}, 0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}, 10 \text{ mA} \leq I_O \leq 1.5 \text{ A}$
		0.3	1.5	% V_O	$V_O \geq 5 \text{ V}, 0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}, 10 \text{ mA} \leq I_O \leq 1.5 \text{ A}$
Thermal Regulation	REG_{TH}	0.02	0.07	%/W	$T_J = 25^\circ\text{C}, 0.2 \text{ ms} \leq t \leq 20 \text{ ms}$
Adjustment Pin Current	I_{ADJ}	50	100	μA	
Adjustment Pin Current Change	ΔI_{ADJ}	0.4	5	μA	$10 \text{ mA} \leq I_O \leq 1.5 \text{ A}, 3 \text{ V} \leq (V_{IN} - V_O) \leq 40 \text{ V}, P_D \leq 20 \text{ W}$
Reference Voltage	V_{REF}	1.20	1.25	1.30	V
V_{REF} Drift	$\Delta V_{REF}/\Delta T$	0.7		%	$0^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$
Load Current	I_O	4.7	10	mA	$(V_{IN} - V_O) = 40 \text{ V}$
Peak Output Current	I_{OPEAK}	1.5	2.2	2.9	A
		0.15	0.8		$5 \text{ V} \leq (V_{IN} - V_O) \leq 15 \text{ V}$
					$(V_{IN} - V_O) \leq 40 \text{ V}$
Output Noise Voltage	V_N	0.001		% V_O (RMS)	$T_J = 25^\circ\text{C}, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$
Ripple Rejection Ratio	RR	48		dB	$C_{ADJ} = 0, V_O = 10 \text{ V}, f = 120 \text{ Hz}, \Delta V_{IN} = 1 \text{ V RMS}$
		56	65	dB	$C_{ADJ} = 10 \mu\text{F}, 10 \text{ V}, f = 120 \text{ Hz}, \Delta V_{IN} = 1 \text{ V RMS}$

Notes: 1. Measured at constant junction temperature, using pulse testing with a low duty cycle. PW = 10 ms, duty cycle $\leq 2\%$.

Typical Applications



μ PC317

NEC

PRELIMINARY INFORMATION

Description

The μPC337 is an adjustable three terminal negative voltage regulator capable of supplying up to 1.5A over a voltage range of -1.3 to -30 V. Output voltage is set by only two external resistors.


Features

- Output current up to 1.5A
- Current limit constant with temperature
- Internal thermal overload protection
- Output transistor safe area protection


Ordering Information

Part Number	Package	Operating Temperature Range
μPC337H	T0-220	-20°C to +85°C

Pin Configuration



Block Diagram



Absolute Maximum Ratings $(T_A = 25^\circ\text{C})$

Input Output Voltage Differential	-40 V
Total Power Dissipation	25 W (Note 1)
Operating Temperature Range	-20 to +85°C
Operating Junction Temperature	-20 to +150°C
Storage Temperature	-65 to +150°C
Junction to Case Thermal Resistance	4°C/W
Junction to Ambient Thermal Resistance	83°C/W

Note: (1) Thermal overload protection circuit shuts off the output whenever $T_J \geq 150^\circ\text{C}$.

Comment: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $V_{IN}-V_0 = -5 \text{ V}$, $I_O = 0.5 \text{ A}$, $0^\circ\text{C} \leq T_j \leq +125^\circ\text{C}$ **Recommended Operating Conditions**


Parameter	Symbol	Limits			
		Min.	Typ.	Max.	Unit
Input Output Voltage Differential	$V_{IN}-V_0$	-3	-5	-38.7	V
Input Voltage	V_{IN}	-4.3		-40	V
Output Voltage	V_0	-1.3		-30	V
Output Current	I_0	0.01		1.5	A
Operating Junction Temperature	T_J	-20		125	°C

Electrical Characteristics $V_{IN}-V_0 = -5 \text{ V}$, $I_O = 0.5 \text{ A}$, $0^\circ\text{C} \leq T_j \leq +125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Line Regulation	REG_{IN}	0.01	0.04	%/V	$T_J = 25^\circ\text{C}$, $3 \text{ V} \leq V_{IN}-V_0 \leq 40 \text{ V}$ (Note 1)
		0.02	0.07	%/V	$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $3 \text{ V} \leq V_{IN}-V_0 \leq 40 \text{ V}$
Load Regulation	REG_L	15	50	mV	$T_J = 25^\circ\text{C}$, (Note 1) $ V_0 \leq 5 \text{ V}$
		0.3	1.0	%	$10 \text{ mA} \leq I_0 \leq 1.5 \text{ A}$ $ V_0 \geq 5 \text{ V}$
Load Regulation	REG_L	20	70	mV	$0 \leq T_J \leq 125^\circ\text{C}$ (Note 1) $ V_0 \leq 5 \text{ V}$
		0.3	1.5	%	$10 \text{ mA} \leq I_0 \leq 1.5 \text{ A}$ $ V_0 \geq 5 \text{ V}$
Thermal Regulation	REG_{TH}	0.003	0.04	%/W	$T_J = 25^\circ\text{C}$, $ V_{IN}-V_0 = 40 \text{ V}$, $V_0 = -10 \text{ V}$, $0 \leq I_0 \leq 0.25 \text{ A}$, $t = 10 \text{ ns}$
Adjustment Pin Current	I_{ADJ}	65	100	μA	
Adjustment Pin Current Change	ΔI_{ADJ}	2	5	μA	$T_J = 25^\circ\text{C}$, $3 \text{ V} \leq V_{IN}-V_0 \leq 40 \text{ V}$, $10 \text{ mA} \leq I_0 \leq 1.5 \text{ A}$ (Note 2)
Reference Voltage	V_{REF}	-1.20	-1.25	-1.30	V
V_{REF} Drift	$\Delta V_{REF}/\Delta T$	0.6		%	$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $I_0 = 5 \text{ mA}$
Minimum Load Current	I_0 Min	2.5	10	mA	$ V_{IN}-V_0 = 40 \text{ V}$
Peak Output Current	I_{OPEAK}	1.5	2.2	2.9	A
		0.15	0.4	A	$3 \text{ V} \leq V_{IN}-V_0 \leq 15 \text{ V}$
Output Noise Voltage	e_n	0.003		%	$T_J = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 10 \text{ kHz}$
Ripple Rejection	RR	60		dB	$T_J = 25^\circ\text{C}$, $\Delta V_0 = 1 \text{ V}_{rms}$ $C_{ADJ} = 0$
		66	70	dB	$f = 120 \text{ Hz}$, $V_0 = 10 \text{ V}$ $C_{ADJ} = 10 \mu\text{F}$

Note: 1. Pulse Measurement $P_W = 10 \text{ ms}$, duty cycle $\leq 2\%$.
2. Internal Power Dissipation $\leq 20 \text{ W}$.


Typical Connection



Typical Applications


1. Variable Output Regulator

$V_O = -1.3 V$ to $-30 V$




5

2. Ripple Rejection Improvement



3. Current Regulator



NEC

NEC Electronics Inc.

μ PC2600 SERIES THREE-TERMINAL POSITIVE VOLTAGE REGULATORS

PRELIMINARY INFORMATION

Description

The μ PC2600 series are monolithic three terminal positive regulators which employ protection circuits against the dangerous overvoltages always present on the battery rail of the car. They are intended as fixed-voltage regulators for car instrumentation in vehicles with 12 V battery and can supply an output current up to 500 mA.

Features

- Output voltages of 5 V and 10 V
- Output current up to 500 mA
- No external components
- Low dropout voltage
- Load dump voltage surge protection
- Reverse voltage protection
- Internal thermal overload protection
- Internal short circuit current limiting

Ordering Information


Part Number	Package	Operating Temperature Range
μ PC2600H	Plastic SIP	-30 to +85°C

Recommended Operating Conditions

$T_A = 25^\circ\text{C}$

Item	Symbol	Limit			Test Unit Conditions
		Min.	Typ.	Max.	
Input voltage	V_{IN}	12	28	V	
Output Current	I_P	50		500 mA	
Operating Junction Temperature Range	T_J	-12		+125 °C	

Pin Configuration



83-002523A


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

DC Input Voltage, V_{IN} (DC)	-35 V
DC Input Reverse Voltage - V_{IN} (DC)	-28 V
Positive Transient Voltage, V_{IN} ($t = 40$ ms, duty cycle = 1%) (surge)	120 V
Negative Transient Voltage, - V_{IN} ($t = 30$ ms, duty cycle = 1%) (surge)	-90 V
Internal Power Dissipation, P_T ($T_C = 25^\circ\text{C}$)	20 W (Note 1)
Operating Junction Temperature Range, T_{opt} (J)	-30 to +150°C
Operating Temperature Range, T_{opt}	-30 to +85°C
Storage Temperature Range, T_{stg}	-65 to +150°C
Thermal Resistance (junction to case), R_{th} (J-c)	4 °C/W
Thermal Resistance (junction to ambient), R_{th} (J-a)	83 °C/W

Note: 1. Internally limited.

Block Diagram




Electrical Characteristics


$T_A = 25^\circ\text{C}$

Item	Symbol	Limit			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage μ PC2605	V_0	4.8	5.0	5.2	V	$12 \text{ V} \leq V_{IN} \leq 16 \text{ V}, I_0 = 500 \text{ mA}$
	μ PC2610	9.55	10.0	10.45	V	$12 \text{ V} \leq V_{IN} \leq 16 \text{ V}, I_0 = 500 \text{ mA}$
Line Regulation	REGIN		7	20	mV	$12 \text{ V} \leq V_{IN} \leq 16 \text{ V}, I_0 = 50 \text{ mA}$
Load Regulation	REGL		0.3	1.0	% V_0	$V_{IN} = 14 \text{ V}, 50 \text{ mA} \leq I_0 \leq 500 \text{ mA}$
Quiescent Current μ PC2605	I_{BIAS}	37			mA	$V_{IN} = 14 \text{ V}, I_0 = 500 \text{ mA}$
	μ PC2610	150			mA	$V_{IN} = 14 \text{ V}, I_0 = 500 \text{ mA}$
Ripple Rejection	RR	56			dB	$15 \text{ V} \leq V_{IN} \leq 17 \text{ V}, I_0 = 500 \text{ mA}$ $f = 100 \text{ Hz}$
Output Noise Voltage μ PC2605	V_N	27			μV_{RMS}	$V_{IN} = 14 \text{ V}, I_0 = 500 \text{ mA}$
	μ PC2610	53			μV_{RMS}	$V_{IN} = 14 \text{ V}, I_0 = 500 \text{ mA}$
Dropout Voltage	V_{DIF}	1.3	1.7		V	$I_0 = 500 \text{ mA}$
Short Circuit Current	I_{0short}	900			mA	$V_{IN} = 14 \text{ V}$
Peak Output Current	I_{Opeak}	650	1,000		mA	$V_{IN} = 14 \text{ V}$
Output Resistance	R_0		0.07		Ω	$V_{IN} = 14 \text{ V}, 400 \text{ mA} \leq I_0 \leq 500 \text{ mA}$ $f = 1 \text{ kHz}$
Lockout Input Voltage	$V_{IN} (\text{cut})$	28	32	35	V	$V_0 = 0$
Output Voltage Drift	$\Delta V_0 / \Delta T$		0.4		$\text{mV}/^\circ\text{C}$	$V_{IN} = 14 \text{ V}, I_0 = 50 \text{ mA},$ $-12^\circ\text{C} \leq T_A \leq +80^\circ\text{C}$

Timing Waveform



Typical Application



μ PC2600 SERIES

NEC

Description


The μ PC78L00H series of three terminal regulators are monolithic positive voltage regulators which feature internal current limiting and thermal shutdown. They are intended for use as fixed voltage regulators in a wide range of applications, including local on-card regulators where distribution with single point regulation is a problem.

This device is not recommended for new designs. Use μ PC78L00J instead.


Features

- Output current in excess of 100 mA
- No external component required
- Internal thermal overload protection
- Internal short circuit current limiting

Equivalent Circuit



Pin Configuration



83-002509B

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC78L05H	Plastic SIP	-20°C to +80°C
μ PC78L08H	Plastic SIP	-20°C to +80°C
μ PC78L10H	Plastic SIP	-20°C to +80°C
μ PC78L12H	Plastic SIP	-20°C to +80°C
μ PC78L15H	Plastic SIP	-20°C to +80°C
μ PC78L10H	Plastic SIP	-20°C to +80°C

Absolute Maximum Ratings


Input Voltage (μ PC78L05H/78L08H)	30 V
Input Voltage (μ PC78L10H/78L12H/78L15H)	35 V
Internal Power Dissipation	800 mW
Operating Temperature Range	-20 to +80°C
Storage Temperature	-55 to +150°C
Operating Junction Temperature Range	-20 to +150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics — μ PC78L05H

$V_{IN} = 10$ V, $I_O = 40$ mA, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_I = 0.33 \mu\text{F}$, $C_O = 0.1 \mu\text{F}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_O	4.6	5.0	5.4	V	$T_J = 25^\circ\text{C}$
Line Regulation	REG_{IN}	55	200	mV	$T_J = 25^\circ\text{C}, 7 \text{ V} \leq V_{IN} \leq 20 \text{ V}$
		45	150	mV	$T_J = 25^\circ\text{C}, 8 \text{ V} \leq V_{IN} \leq 20 \text{ V}$
Load Regulation	REG_L	11	60	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 100 \text{ mA}$
		5.0	30	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$
Output Voltage	V_O	4.5	5.5	V	$7 \text{ V} \leq V_{IN} \leq 20 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$
		4.5	5.5	V	$V_{IN} = 10 \text{ V}, 1 \text{ mA} \leq I_O \leq 70 \text{ mA}$
Quiescent Current	I_{BIAS}	3.8	6.0	mA	$T_J = 25^\circ\text{C}$
		5.5	mA	$T_J = 125^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}	1.5	mA	$8 \text{ V} \leq V_{IN} \leq 20 \text{ V}, I_O = 40 \text{ mA}$
		0.2	mA	$V_{IN} = 10 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$
Output Noise Voltage	V_N	30	μV	$T_A = 25^\circ\text{C}, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	40	50	dB	$f = 120 \text{ Hz}, 8 \text{ V} \leq V_{IN} \leq 18 \text{ V}, T_J = 25^\circ\text{C}$
Temperature Coefficient of Output Voltage	$V_O/\Delta T$	-0.65	$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$
Dropout Voltage	V_{DO}	1.7	V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	150	mA	$T_J = 25^\circ\text{C}$

Typical Application

Electrical Characteristics — μ PC78L08H $V_{IN} = 14 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_I = 0.33 \mu\text{F}$, $C_O = 0.1 \mu\text{F}$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Limits	Test Conditions
Output Voltage	V_0	7.36	8.0	8.64	V	$T_J = 25^\circ\text{C}$	
Line Regulation	REG_{IN}	80	200	mV	$T_J = 25^\circ\text{C}, 10.5 \text{ V} \leq V_{IN} \leq 23 \text{ V}$	
		70	150	mV	$T_J = 25^\circ\text{C}, 11 \text{ V} \leq V_{IN} \leq 23 \text{ V}$	
Load Regulation	REG_L	15	80	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 100 \text{ mA}$	
		8.0	40	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
Output Voltage	V_0	7.2	8.8	V	$10.5 \text{ V} \leq V_{IN} \leq 23 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
		7.2	8.8	V	$V_{IN} = 14 \text{ V}, 1 \text{ mA} \leq I_O \leq 70 \text{ mA}$	
Quiescent Current	I_{BIAS}	3.9	6.0	mA	$T_J = 25^\circ\text{C}$	
		5.5	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}	1.5	mA	$12 \text{ V} \leq V_{IN} \leq 23 \text{ V}, I_O \leq 40 \text{ mA}$	
		0.2	mA	$V_{IN} = 14 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
Output Noise Voltage	V_N	60	μV	$T_A = 25^\circ\text{C}, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	38	45	dB	$f = 120 \text{ Hz}, 12 \text{ V} \leq V_{IN} \leq 22 \text{ V}, T_J = 25^\circ\text{C}$	
Temperature Coefficient of Output Voltage	$V_0/\Delta T$	-0.8	$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$	
Dropout Voltage	1.7	V	$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	150	mA	$T_J = 25^\circ\text{C}$	

Electrical Characteristics — μ PC78L10H $V_{IN} = 17 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_I = 0.33 \mu\text{F}$, $C_O = 0.1 \mu\text{F}$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Limits	Test Conditions
Output Voltage	V_0	9.2	10	10.8	V	$T_J = 25^\circ\text{C}$	
Line Regulation	REG_{IN}	100	230	mV	$T_J = 25^\circ\text{C}, 12.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$	
		80	170	mV	$T_J = 25^\circ\text{C}, 13 \text{ V} \leq V_{IN} \leq 25 \text{ V}$	
Load Regulation	REG_L	18	90	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 100 \text{ mA}$	
		9	45	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
Output Voltage	V_0	9.0	11.0	V	$12.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
		9.0	11.0	V	$V_{IN} = 17 \text{ V}, 1 \text{ mA} \leq I_O \leq 70 \text{ mA}$	
Quiescent Current	I_{BIAS}	4.0	6.0	mA	$T_J = 25^\circ\text{C}$	
		5.5	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}	1.5	mA	$13 \text{ V} \leq V_{IN} \leq 25 \text{ V}, I_O \leq 40 \text{ mA}$	
		0.2	mA	$V_{IN} = 17 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
Output Noise Voltage	V_N	70	μVRMS	$T_A = 25^\circ\text{C}, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	37	44	dB	$f = 120 \text{ Hz}, 14 \text{ V} \leq V_{IN} \leq 24 \text{ V}, T_J = 25^\circ\text{C}$	
Temperature Coefficient of Output Voltage	$V_0/\Delta T$	-0.9	$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$	
Dropout Voltage	1.7	V	$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	150	mA	$T_J = 25^\circ\text{C}$	

Electrical Characteristics — μ PC78L12H

$V_{IN} = 19 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_I = 0.33 \mu\text{F}$, $C_O = 0.1 \mu\text{F}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_O	11.1	12	12.9	V	$T_J = 25^\circ\text{C}$
Line Regulation	REG_{IN}	120	250	mV	$T_J = 25^\circ\text{C}, 14.5 \text{ V} \leq V_{IN} \leq 27 \text{ V}$	
		100	200	mV	$T_J = 25^\circ\text{C}, 16 \text{ V} \leq V_{IN} \leq 27 \text{ V}$	
Load Regulation	REG_L	20	100	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 100 \text{ mA}$	
		10	50	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
Output Voltage	V_O	10.8	13.2	V	$14.5 \text{ V} \leq V_{IN} \leq 27 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
		10.8	13.2	V	$V_{IN} = 19 \text{ V}, 1 \text{ mA} \leq I_O \leq 70 \text{ mA}$	
Quiescent Current	I_{BIAS}	4.2	6.5	mA	$T_J = 25^\circ\text{C}$	
			6.0	mA	$T_J = 125^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}	1.5	mA	$16 \text{ V} \leq V_{IN} \leq 27 \text{ V}, I_O \leq 40 \text{ mA}$		
		0.2	mA	$V_{IN} = 19 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$		
Output Noise Voltage	V_N	80	μV		$T_A = 25^\circ\text{C}, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	36	42	dB	$f = 120 \text{ Hz}, 15 \text{ V} \leq V_{IN} \leq 25 \text{ V}, T_J = 25^\circ\text{C}$	
Temperature Coefficient of Output Voltage	$V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$	
Dropout Voltage		1.7	V		$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	150	mA		$T_J = 25^\circ\text{C}$	


Electrical Characteristics — μ PC78L15H

$V_{IN} = 23 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_I = 0.33 \mu\text{F}$, $C_O = 0.1 \mu\text{F}$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_O	13.8	15	16.2	V	$T_J = 25^\circ\text{C}$
Line Regulation	REG_{IN}	130	300	mV	$T_J = 25^\circ\text{C}, 17.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$	
		110	250	mV	$T_J = 25^\circ\text{C}, 20 \text{ V} \leq V_{IN} \leq 30 \text{ V}$	
Load Regulation	REG_L	25	150	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 100 \text{ mA}$	
		12	75	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
Output Voltage	V_O	13.5	16.5	V	$17.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$	
		13.5	16.5	V	$V_{IN} = 23 \text{ V}, 1 \text{ mA} \leq I_O \leq 70 \text{ mA}$	
Quiescent Current	I_{BIAS}	4.4	6.5	mA	$T_J = 25^\circ\text{C}$	
			6.0	mA	$T_J = 125^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}	1.5	mA	$20 \text{ V} \leq V_{IN} \leq 30 \text{ V}, I_O \leq 40 \text{ mA}$		
		0.2	mA	$V_{IN} = 23 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$		
Output Noise Voltage	V_N	90	μV		$T_A = 25^\circ\text{C}, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	33	39	dB	$f = 120 \text{ Hz}, 18.5 \text{ V} \leq V_{IN} \leq 28.5 \text{ V}, T_J = 25^\circ\text{C}$	
Temperature Coefficient of Output Voltage	$V_O/\Delta T$	-1.3		$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$	
Dropout Voltage		1.7	V		$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	150	mA		$T_J = 25^\circ\text{C}$	

Operating Characteristics $T_A = +25^\circ\text{C}$


Worst Case Power Dissipation vs. Ambient Temperature




Current Limiting Characteristics



Quiescent Current as a Function of Input Voltage




Quiescent Current as a Function of Temperature




5

Dropout Voltage as a Function of Junction Temperature







Dropout Characteristics



Operating Characteristics (Cont.)

$T_A = \pm 25^\circ\text{C}$




Description

The μ PC78L00J series of three terminal regulators are monolithic positive voltage regulators which feature internal current limiting and thermal shutdown. They are intended for use as fixed voltage regulators in a wide range of applications, including local on-card regulators where distribution with single point regulation is a problem.


Features

- Output current in excess of 100 mA
- No external component required
- Internal thermal overload protection
- Internal short circuit current limiting

Pin Configuration



Equivalent Circuit



μ PC78L00J SERIES

NEC

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC78L05J	TO-92	-20°C to +80°C
μ PC78L08J	TO-92	-20°C to +80°C
μ PC78L12J	TO-92	-20°C to +80°C
μ PC78L15J	TO-92	-20°C to +80°C
μ PC78L18J	TO-92	-20°C to +80°C
μ PC78L24J	TO-92	-20°C to +80°C

Absolute Maximum Ratings

Input Voltage (μ PC78L05J/78L08J)	30 V
Input Voltage (μ PC78L10J/78L12J/78L15J)	35 V
Internal Power Dissipation	800 mW
Operating Temperature Range	-20 to +80°C
Storage Temperature	-55 to +150°C
Operating Junction Temperature Range	-20 to +150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics — μ PC78L05J

$V_{IN} = 10$ V, $I_O = 40$ mA, $0^\circ C \leq T_J \leq 125^\circ C$, $C_{IN} = 0.33 \mu F$, $C_{OUT} = 0.1 \mu F$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_O	4.8	5.0	5.2	V $T_J = 25^\circ C$
		4.75		5.25	$7 V \leq V_{IN} \leq 20 V$, $1 mA \leq I_O \leq 40 mA$
		4.75		5.25	$V_{IN} \leq 10 V$, $1 mA \leq I_O \leq 70 mA$
Line Regulation	REG_{IN}	6	150	mV	$T_J = 25^\circ C$, $7 V \leq V_{IN} \leq 20 V$
		4	100	mV	$T_J = 25^\circ C$, $8 V \leq V_{IN} \leq 20 V$
Load Regulation	REG_L	9	60	mV	$T_J = 25^\circ C$, $1 mA \leq I_O \leq 100 mA$
		4	30	mV	$T_J = 25^\circ C$, $1 mA \leq I_O \leq 40 mA$
Quiescent Current	I_{BIAS}	2.3	5.5	mA	$T_J = 25^\circ C$
Quiescent Current Change	ΔI_{BIAS}		1.5	mA	$8 V \leq V_{IN} \leq 20 V$, $I_O \leq 40 mA$
			0.1	mA	$5 mA \leq I_O \leq 350 mA$
Output Noise Voltage	V_N	45	120	μV rms	$T_J = 25^\circ C$, $f = 10 Hz$ to $100 kHz$
Ripple Rejection	RR	55	75	dB	$T_J = 25^\circ C$, $8 V \leq V_{IN} \leq 18 V$, $f = 120 Hz$
Dropout Voltage	V_{DIF}	1.7		V	$T_J = 25^\circ C$
Short Circuit Current	I_{OSHORT}	88		mA	$T_J = 25^\circ C$, $V_{IN} = 20 V$
Peak Output Current	I_{OPEAK}	125	160	205	mA $T_J = 25^\circ C$
Output Voltage Drift	$\Delta V_O / \Delta T$	0.4		$mV / ^\circ C$	$0^\circ C \leq T_J \leq 150^\circ C$, $I_O = 5 mA$

Electrical Characteristics — μ PC78L08J $V_{IN} = 14 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_{IN} = 0.33 \mu\text{F}$, $C_{OUT} = 0.1 \mu\text{F}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	7.7	8.0	8.3	V	$T_J = 25^\circ\text{C}$
		7.6		8.4	V	$10.5 \text{ V} \leq V_{IN} \leq 23 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
		7.6		8.4	V	$V_{IN} = 14 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 70 \text{ mA}$
Line Regulation	REG_{IN}	10	175	mV	$T_J = 25^\circ\text{C}$, $10.5 \text{ V} \leq V_{IN} \leq 23 \text{ V}$	
		6	125	mV	$T_J = 25^\circ\text{C}$, $11 \text{ V} \leq V_{IN} \leq 23 \text{ V}$	
Load Regulation	REG_L	14	80	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$	
		6	40	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$	
Quiescent Current	I_{BIAS}	2.4	5.5	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.5	mA	$12 \text{ V} \leq V_{IN} \leq 23 \text{ V}$, $I_0 \leq 40 \text{ mA}$	
			0.1	mA	$V_{IN} = 14 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$	
Output Noise Voltage	V_N	85	190	$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $f = 10 \text{ Hz to } 100 \text{ kHz}$	
Ripple Rejection	RR	51	73	dB	$T_J = 25^\circ\text{C}$, $12 \text{ V} \leq V_{IN} \leq 22 \text{ V}$, $f = 120 \text{ Hz}$	
Dropout Voltage	V_{DIF}	1.7		V	$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	80		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 23 \text{ V}$	
Peak Output Current	I_{OPEAK}	125	160	205	mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$		0.6	$\text{mV}/^\circ\text{C}$	$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $I_0 = 5 \text{ mA}$	

Electrical Characteristics — μ PC78L10J $V_{IN} = 17 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_{IN} = 0.33 \mu\text{F}$, $C_{OUT} = 0.1 \mu\text{F}$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	9.6	10.0	10.4	V	$T_J = 25^\circ\text{C}$
		9.5		10.5	V	$12.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
		9.5		10.5	V	$V_{IN} = 17 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 70 \text{ mA}$
Line Regulation	REG_{IN}	12	200	mV	$T_J = 25^\circ\text{C}$, $12.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$	
		8	150	mV	$T_J = 25^\circ\text{C}$, $13 \text{ V} \leq V_{IN} \leq 25 \text{ V}$	
Load Regulation	REG_L	18	90	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$	
		8	45	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$	
Quiescent Current	I_{BIAS}	2.5	5.5	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.5	mA	$13 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $I_0 \leq 40 \text{ mA}$	
			0.1	mA	$V_{IN} = 17 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$	
Output Noise Voltage	V_N	100	230	$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $f = 10 \text{ Hz to } 100 \text{ kHz}$	
Ripple Rejection	RR	49	69	dB	$T_J = 25^\circ\text{C}$, $14 \text{ V} \leq V_{IN} \leq 24 \text{ V}$, $f = 120 \text{ Hz}$	
Dropout Voltage	V_{DIF}	1.7		V	$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	70		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 25 \text{ V}$	
Peak Output Current	I_{OPEAK}	125	160	205	mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$		0.8	$\text{mV}/^\circ\text{C}$	$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $I_0 = 5 \text{ mA}$	

Electrical Characteristics — μ PC78L12J $V_{IN} = 19 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_{IN} = 0.33 \mu\text{F}$, $C_{OUT} = 0.1 \mu\text{F}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	11.5	12.0	12.5	V	$T_J = 25^\circ\text{C}$
		11.4		12.6	V	$14 \text{ V} \leq V_{IN} \leq 27 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
		11.4		12.6	V	$V_{IN} = 19 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$
Line Regulation	REG_{IN}		14	250	mV	$T_J = 25^\circ\text{C}$, $14.5 \text{ V} \leq V_{IN} \leq 27 \text{ V}$
			10	200	mV	$T_J = 25^\circ\text{C}$, $16 \text{ V} \leq V_{IN} \leq 27 \text{ V}$
Load Regulation	REG_L		20	100	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$
			10	50	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
Quiescent Current	I_{BIAS}	2.6	5.5		mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		1.5		mA	$16 \text{ V} \leq V_{IN} \leq 27 \text{ V}$, $I_0 \leq 40 \text{ mA}$
			0.1		mA	$V_{IN} = 19 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
Output Noise Voltage	V_N	115	280		$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $f = 10 \text{ Hz to } 100 \text{ kHz}$
Ripple Rejection	RR	47	66		dB	$T_J = 25^\circ\text{C}$, $15 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $f = 120 \text{ Hz}$
Dropout Voltage	V_{DIF}	1.7			V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	64			mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 27 \text{ V}$
Peak Output Current	I_{OPEAK}	125	160	205	mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$		1.1		$\text{mV}/^\circ\text{C}$	$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $I_0 = 5 \text{ mA}$


Electrical Characteristics — μ PC78L15J $V_{IN} = 23 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $C_{IN} = 0.33 \mu\text{F}$, $C_{OUT} = 0.1 \mu\text{F}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	14.4	15.0	15.6	V	$T_J = 25^\circ\text{C}$
		14.25		15.75	V	$17.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
		14.25		15.75	V	$V_{IN} = 23 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 70 \text{ mA}$
Line Regulation	REG_{IN}	18	300		mV	$T_J = 25^\circ\text{C}$, $17.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$
		13	250		mV	$T_J = 25^\circ\text{C}$, $20 \text{ V} \leq V_{IN} \leq 30 \text{ V}$
Load Regulation	REG_L	25	150		mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$
		12	75		mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
Quiescent Current	I_{BIAS}	2.7	5.5		mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		1.5		mA	$20 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $I_0 \leq 40 \text{ mA}$
			0.1		mA	$V_{IN} = 23 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
Output Noise Voltage	V_N	135	350		$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $f = 10 \text{ Hz to } 100 \text{ kHz}$
Ripple Rejection	RR	45	61		dB	$T_J = 25^\circ\text{C}$, $18 \text{ V} \leq V_{IN} \leq 28.5 \text{ V}$, $f = 120 \text{ Hz}$
Dropout Voltage	V_{DIF}	1.7			V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	53			mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 30 \text{ V}$
Peak Output Current	I_{OPEAK}	125	160	205	mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$		1.4		$\text{mV}/^\circ\text{C}$	$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$, $I_0 = 5 \text{ mA}$


Typical Connection**Operating Characteristics** $T_A = 25^\circ\text{C}$

5


Worst Case Power Dissipation vs. Ambient Temperature




Dropout Characteristics



Output Voltage vs. Junction Temperature









Quiescent Current



Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



NEC

NEC Electronics Inc.

μ PC78M00 SERIES THREE-TERMINAL 0.5 A POSITIVE VOLTAGE REGULATORS


Description

The μ PC78M00 series of three terminal regulators are monolithic positive voltage regulators which feature internal current limiting and thermal shutdown. They are intended for use as fixed voltage regulators in a wide range of applications, including local on-card regulators where distribution with single point regulation is a problem.

Features


- Output current in excess of 0.5 A
- No external components required
- Internal thermal overload protection
- Internal short circuit current limiting

Pin Configuration



83-002531A


Equivalent Circuit



Ordering Information

Part Number	Package	Operating Temperature Range
μ PC78M05H	Plastic SIP	-20°C to +80°C
μ PC78M08H	Plastic SIP	-20°C to +80°C
μ PC78M10H	Plastic SIP	-20°C to +80°C
μ PC78M12H	Plastic SIP	-20°C to +80°C
μ PC78M15H	Plastic SIP	-20°C to +80°C
μ PC78M18H	Plastic SIP	-20°C to +80°C
μ PC78M24H	Plastic SIP	-20°C to +80°C

Typical Application



Absolute Maximum Ratings

Input Voltage (μ PC78M05/08/10/12/15/18)	35 V
Input Voltage (μ PC78M24)	40 V
Internal Power Dissipation	Internally Limited
Operating Temperature Range	-20 to +80°C
Storage Temperature Range	-55 to +150°C
Operating Junction Temperature Range	-20 to 125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics — μ PC78M05

$V_{IN} = 10$ V, $I_O = 350$ mA, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_O	4.8	5.0	5.2	V	$T_J = 25^\circ\text{C}$
		4.75		5.25	V	$7\text{ V} \leq V_{IN} \leq 20\text{ V}, 5\text{ mA} \leq I_O \leq 350\text{ mA}$
Line Regulation	REG_{IN}	3	100	mV	$T_J = 25^\circ\text{C}, 7\text{ V} \leq V_{IN} \leq 25\text{ V}, I_O = 200\text{ mA}$	
		1	50	mV	$T_J = 25^\circ\text{C}, 8\text{ V} \leq V_{IN} \leq 25\text{ V}, I_O = 200\text{ mA}$	
Load Regulation	REG_L	20	100	mV	$T_J = 25^\circ\text{C}, 5\text{ mA} \leq I_O \leq 500\text{ mA}$	
		10	50	mV	$T_J = 25^\circ\text{C}, 5\text{ mA} \leq I_O \leq 200\text{ mA}$	
Quiescent Current	I_{BIAS}	4.5	6.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		0.8	mA	$8\text{ V} \leq V_{IN} \leq 25\text{ V}, I_O = 200\text{ mA}$	
			0.5	mA	$5\text{ mA} \leq I_O \leq 350\text{ mA}$	
Output Noise Voltage	V_N	40		μV	$T_A = 25^\circ\text{C}, 10\text{ Hz} \leq f \leq 100\text{ kHz}$	
Ripple Rejection	RR	62	80	dB	$T_J = 25^\circ\text{C}, f = 120\text{ Hz}, 8\text{ V} \leq V_{IN} \leq 18\text{ V}, I_O = 300\text{ mA}$	
Dropout Voltage		2.0		V	$T_A = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	250		mA	$T_J = 25^\circ\text{C}, V_{IN} \leq 35\text{ V}$	
Peak Output Current	I_{OPEAK}	1.0		A	$T_J = 25^\circ\text{C}$	
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = 5\text{ mA}$	

Electrical Characteristics — μ PC78M08 $V_{IN} = 14 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_O	7.7	8.0	8.3	V $T_J = 25^\circ\text{C}$
		7.6		8.4	V $10.5 \text{ V} \leq V_{IN} \leq 23 \text{ V}$, $5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Line Regulation	REG_{IN}	6.0	100	mV	$T_J = 25^\circ\text{C}$, $10.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $I_O = 200 \text{ mA}$
		2.0	50	mV	$T_J = 25^\circ\text{C}$, $11 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $I_O = 200 \text{ mA}$
Load Regulation	REG_L	25	160	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 500 \text{ mA}$
		10	80	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 200 \text{ mA}$
Quiescent Current	I_{BIAS}	4.6	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.8	mA	$10.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $I_O = 200 \text{ mA}$
			0.5	mA	$5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Output Noise Voltage	V_N	52		μV	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	56	80	dB	$T_J = 25^\circ\text{C}$, $f = 120 \text{ Hz}$, $11.5 \text{ V} \leq V_{IN} \leq 21.5 \text{ V}$, $I_O = 300 \text{ mA}$
Dropout Voltage			2.0	V	$T_A = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	250		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 35 \text{ V}$
Peak Output Current	I_{OPEAK}	1.0		A	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$

Electrical Characteristics — μ PC78M10 $V_{IN} = 17 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_O	9.6	10	10.4	V $T_J = 25^\circ\text{C}$
		9.5		10.5	V $12.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Line Regulation	REG_{IN}	1.0	100	mV	$T_J = 25^\circ\text{C}$, $12.5 \text{ V} \leq V_{IN} \leq 28 \text{ V}$, $I_O = 200 \text{ mA}$
		2.0	50	mV	$T_J = 25^\circ\text{C}$, $14 \text{ V} \leq V_{IN} \leq 28 \text{ V}$, $I_O = 200 \text{ mA}$
Load Regulation	REG_L	25	200	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 500 \text{ mA}$
		10	100	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 200 \text{ mA}$
Quiescent Current	I_{BIAS}	4.5	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.8	mA	$12.5 \text{ V} \leq V_{IN} \leq 28 \text{ V}$, $I_O = 200 \text{ mA}$
			0.5	mA	$5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Output Noise Voltage	V_N	70		μV	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	55	80	dB	$T_J = 25^\circ\text{C}$, $f = 120 \text{ Hz}$, $13 \text{ V} \leq V_{IN} \leq 23 \text{ V}$, $I_O = 300 \text{ mA}$
Dropout Voltage			2.0	V	$T_A = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	250		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 35 \text{ V}$
Peak Output Current	I_{OPEAK}	1.0		A	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$

μ PC78M00 SERIES

NEC

Electrical Characteristics — μ PC78M12

$V_{IN} = 19 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_O	11.5	12.0	12.5	V $T_J = 25^\circ\text{C}$
		11.4		12.6	V $14.5 \text{ V} \leq V_{IN} \leq 27 \text{ V}$, $5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Line Regulation	REG_{IN}	8.0	100	mV	$T_J = 25^\circ\text{C}$, $14.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $I_O = 200 \text{ mA}$
		2.0	50	mV	$T_J = 25^\circ\text{C}$, $16 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $I_O = 200 \text{ mA}$
Load Regulation	REG_L	25	240	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 500 \text{ mA}$
		10	120	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 200 \text{ mA}$
Quiescent Current	I_{BIAS}	4.8	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.8	mA	$14.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $I_O = 200 \text{ mA}$
			0.5	mA	$5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Output Noise Voltage	V_N	75		μV	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection		55	80	dB	$T_J = 25^\circ\text{C}$, $f = 120 \text{ Hz}$, $15 \text{ V} \leq V_{IN} \leq 25 \text{ V}$, $I_O = 300 \text{ mA}$
Dropout Voltage			2.0	V	$T_A = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	250		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 35 \text{ V}$
Peak Output Current	I_{OPEAK}	1.0		A	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$

Electrical Characteristics — μ PC78M15

$V_{IN} = 23 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_O	14.4	15	15.6	V $T_J = 25^\circ\text{C}$
		14.25		15.75	V $17.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Line Regulation	REG_{IN}	10	100	mV	$T_J = 25^\circ\text{C}$, $17.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $I_O = 200 \text{ mA}$
		3.0	50	mV	$T_J = 25^\circ\text{C}$, $20 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $I_O = 200 \text{ mA}$
Load Regulation	REG_L	25	300	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 500 \text{ mA}$
		10	150	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_O \leq 200 \text{ mA}$
Quiescent Current	I_{BIAS}	4.8	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.8	mA	$17.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$, $I_O = 200 \text{ mA}$
			0.5	mA	$5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Output Noise Voltage	V_N	90		μV	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	54	70	dB	$T_J = 25^\circ\text{C}$, $f = 120 \text{ Hz}$, $18.5 \text{ V} \leq V_{IN} \leq 28.5 \text{ V}$, $I_O = 300 \text{ mA}$
Dropout Voltage			2.0	V	$T_A = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	250		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 35 \text{ V}$
Peak Output Current	I_{OPEAK}	1.0		A	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$

Electrical Characteristics — μ PC78M18 $V_{IN} = 27 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Output Voltage	V_0	17.3	18.0	18.7	V	$T_J = 25^\circ\text{C}$
		17.1		18.9	V	$21 \text{ V} \leq V_{IN} \leq 33 \text{ V}$, $5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Line Regulation	REG_{IN}		10	100	mV	$T_J = 25^\circ\text{C}$, $21 \text{ V} \leq V_{IN} \leq 33 \text{ V}$, $I_0 = 200 \text{ mA}$
			4.0	50	mV	$T_J = 25^\circ\text{C}$, $24 \text{ V} \leq V_{IN} \leq 30 \text{ V}$
Load Regulation	REG_L		30	360	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_0 \leq 500 \text{ mA}$
			10	180	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_0 \leq 200 \text{ mA}$
Quiescent Current	I_{BIAS}		4.8	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.8	mA		$27 \text{ V} \leq V_{IN} \leq 38 \text{ V}$
			0.5	mA		$5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Output Noise Voltage	V_N		100		μV	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	53	70		dB	$T_J = 25^\circ\text{C}$, $f = 120 \text{ Hz}$, $22 \text{ V} \leq V_{IN} \leq 32 \text{ V}$, $I_0 = 300 \text{ mA}$
Dropout Voltage			2.0		V	$T_A = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}		250		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 35 \text{ V}$
Peak Output Current	I_{OPEAK}		1.0		A	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$		-1.0		$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$

Electrical Characteristics — μ PC78M24 $V_{IN} = 27 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$


5

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Output Voltage	V_0	23	24	25	V	$T_J = 25^\circ\text{C}$
		22.8		25.2	V	$27 \text{ V} \leq V_{IN} \leq 38 \text{ V}$, $5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Line Regulation	REG_{IN}		10	100	mV	$T_J = 25^\circ\text{C}$, $27 \text{ V} \leq V_{IN} \leq 38 \text{ V}$, $I_0 = 200 \text{ mA}$
			5.0	50	mV	$T_J = 25^\circ\text{C}$, $28 \text{ V} \leq V_{IN} \leq 38 \text{ V}$
Load Regulation	REG_L		30	480	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_0 \leq 500 \text{ mA}$
			10	240	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_0 \leq 200 \text{ mA}$
Quiescent Current	I_{BIAS}		5.0	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.8	mA		$27 \text{ V} \leq V_{IN} \leq 38 \text{ V}$, $I_0 = 200 \text{ mA}$
			0.5	mA		$5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Output Noise Voltage	V_N		170		μV	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection		50	70		dB	$T_J = 25^\circ\text{C}$, $f = 120 \text{ Hz}$, $28 \text{ V} \leq V_{IN} \leq 38 \text{ V}$, $I_0 = 300 \text{ mA}$
Dropout Voltage			2.0		V	$T_A = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}		250		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = 35 \text{ V}$
Peak Output Current	I_{OPEAK}		1.0		A	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$		-1.2		$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$


Operating Characteristics

$T_A = 25^\circ\text{C}$


Power Dissipation vs. Ambient Temperature




Current Limiting Characteristics




Dropout Voltage as a Function of Junction Temperature




Peak Output Current as a Function of Input/Output Differential Voltage



Load Transient Response ($\mu\text{PC78M05H}$)



Line Transient Response ($\mu\text{PC78M05H}$)



NEC

NEC Electronics Inc.

μ PC7800 SERIES THREE-TERMINAL 1.0 A POSITIVE VOLTAGE REGULATORS


Description

The μ PC7800 series of three terminal regulators are monolithic positive voltage regulators which feature internal current limiting and thermal shutdown. They are intended for use as fixed voltage regulators in a wide range of applications, including local on-card regulators where distribution with single point regulation is a problem.


Features

- Output current in excess of 1.0 A
- No external components required
- Internal thermal overload protection
- Internal short circuit current limiting

Pin Configuration




Equivalent Circuit



Ordering Information

Part Number	Package	Operating Temperature Range
μ PC7805H	Plastic SIP	-20°C to +80°C
μ PC7808H	Plastic SIP	-20°C to +80°C
μ PC7812H	Plastic SIP	-20°C to +80°C
μ PC7815H	Plastic SIP	-20°C to +80°C
μ PC7818H	Plastic SIP	-20°C to +80°C
μ PC7824H	Plastic SIP	-20°C to +80°C

Typical Application



Absolute Maximum Ratings

Input Voltage (μ PC7805/08/12/15/18)	35 V
Input Voltage (μ PC7824)	40 V
Internal Power Dissipation	Internally Limited
Operating Temperature Range	-20 to +80°C
Storage Temperature Range	-55 to +150°C
Operating Junction Temperature Range	-20 to 150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics — μ PC7805

$V_{IN} = 10$ V, $I_O = 500$ mA, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions	
		Min.	Typ.	Max.	Unit	
Output Voltage	V_O	4.8	5.0	5.2	V	$T_J = 25^\circ\text{C}$
		4.75		5.25	V	$7\text{ V} \leq V_{IN} \leq 20\text{ V}, 5\text{ mA} \leq I_O \leq 1.0\text{ A}, P_T \leq 15\text{ W}$
Line Regulation	REG_{IN}	15	100	mV	$T_J = 25^\circ\text{C}, 7\text{ V} \leq V_{IN} \leq 25\text{ V}$	
		4	50	mV	$T_J = 25^\circ\text{C}, 8\text{ V} \leq V_{IN} \leq 12\text{ V}$	
Load Regulation	REG_L	4	100	mV	$T_J = 25^\circ\text{C}, 5\text{ mA} \leq I_O \leq 1.5\text{ A}$	
		2	50	mV	$T_J = 25^\circ\text{C}, 250\text{ mA} \leq I_O \leq 750\text{ mA}$	
Quiescent Current	I_{BIAS}	5.3	8.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.3	mA	$7\text{ V} \leq V_{IN} \leq 25\text{ V}$	
			0.5	mA	$5\text{ mA} \leq I_O \leq 1.0\text{ A}$	
Output Noise Voltage	V_N	40	200	μVRMS	$T_A = 25^\circ\text{C}, 10\text{ Hz} \leq f \leq 100\text{ kHz}$	
Ripple Rejection	RR	62	69	dB	$T_J = 25^\circ\text{C}, f = 120\text{ Hz}, 8\text{ V} \leq V_{IN} \leq 18\text{ V}$	
Dropout Voltage			1.8	V	$I_O = 1.0\text{ A}, T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	1.1		A	$T_J = 25^\circ\text{C}, V_{IN} = 25\text{ V}$	
Peak Output Current	I_{OPEAK}	1.7	2.2	2.8	A	$T_J = 25^\circ\text{C}, V_{IN} = 10\text{ V}$
Output Voltage Drift	$\Delta V_O/\Delta T$		-0.4	mV/ $^\circ\text{C}$	$I_O = 5\text{ mA}, 0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7808 $V_{IN} = 14 \text{ V}$, $I_O = 500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	7.7	8.0	8.3	V	$T_J = 25^\circ\text{C}$
		7.6		8.4	V	$10.5 \text{ V} \leq V_{IN} \leq 23 \text{ V}$, $5 \text{ mA} \leq I_0 \leq 1.0 \text{ A}$, $P_T \leq 15 \text{ W}$
Line Regulation	REG_{IN}	34	160	mV	$T_J = 25^\circ\text{C}$, $10.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$	
		18	80	mV	$T_J = 25^\circ\text{C}$, $11 \text{ V} \leq V_{IN} \leq 17 \text{ V}$	
Load Regulation	REG_L	24	160	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_0 \leq 1.5 \text{ A}$	
		8	80	mV	$T_J = 25^\circ\text{C}$, $250 \text{ mA} \leq I_0 \leq 750 \text{ mA}$	
Quiescent Current	I_{BIAS}	4.7	8.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$10.5 \text{ V} \leq V_{IN} \leq 25 \text{ V}$	
			0.5	mA	$5 \text{ mA} \leq I_0 \leq 1.0 \text{ A}$	
Output Noise Voltage	V_N	50	250	μV_{RMS}	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	56	63	dB	$f = 120 \text{ Hz}$, $11.5 \text{ V} \leq V_{IN} \leq 21.5 \text{ V}$	
Dropout Voltage		1.8		V	$I_0 = 1.0 \text{ A}$, $T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	1.0		A	$T_J = 25^\circ\text{C}$, $V_{IN} = 25 \text{ V}$	
Peak Output Current	I_{OPEAK}	1.7	2.3	2.8	A	$T_J = 25^\circ\text{C}$, $V_{IN} = 14 \text{ V}$
Output Voltage Drift	$\Delta V_0/\Delta T$		0.4	$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7812 $V_{IN} = 19 \text{ V}$, $I_O = 500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	11.5	12.0	12.5	V	$T_J = 25^\circ\text{C}$
		11.4		12.6	V	$14.5 \text{ V} \leq V_{IN} \leq 27 \text{ V}$, $5 \text{ mA} \leq I_0 \leq 1.0 \text{ A}$, $P_T \leq 15 \text{ W}$
Line Regulation	REG_{IN}	44	240	mV	$T_J = 25^\circ\text{C}$, $14.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$	
		16	120	mV	$T_J = 25^\circ\text{C}$, $16 \text{ V} \leq V_{IN} \leq 22 \text{ V}$	
Load Regulation	REG_L	45	240	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_0 \leq 1.5 \text{ A}$	
		16	120	mV	$T_J = 25^\circ\text{C}$, $250 \text{ mA} \leq I_0 \leq 750 \text{ mA}$	
Quiescent Current	I_{BIAS}	4.7	8.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$14.5 \text{ V} \leq V_{IN} \leq 30 \text{ V}$	
			0.5	mA	$5 \text{ mA} \leq I_0 \leq 1.0 \text{ A}$	
Output Noise Voltage	V_N	70	300	μV_{RMS}	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	55	60	dB	$f = 120 \text{ Hz}$, $15 \text{ V} \leq V_{IN} \leq 25 \text{ V}$	
Dropout Voltage		1.8		V	$I_0 = 1.0 \text{ A}$, $T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	0.7		A	$T_J = 25^\circ\text{C}$, $V_{IN} = 30 \text{ V}$	
Peak Output Current	I_{OPEAK}	1.7	2.3	2.8	A	$T_J = 25^\circ\text{C}$, $V_{IN} = 19 \text{ V}$
Output Voltage Drift	$\Delta V_0/\Delta T$		0.8	$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7815

$V_{IN} = 23\text{ V}$, $I_O = 500\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	14.4	15.0	15.6	V	$T_J = 25^\circ\text{C}$
		14.25		15.75	V	$17.5\text{ V} \leq V_{IN} \leq 30\text{ V}$, $5\text{ mA} \leq I_0 \leq 1.0\text{ A}$, $P_T \leq 15\text{ W}$
Line Regulation	REG_{IN}	46	300	mV	$T_J = 25^\circ\text{C}$, $17.5\text{ V} \leq V_{IN} \leq 30\text{ V}$	
		22	150	mV	$T_J = 25^\circ\text{C}$, $20\text{ V} \leq V_{IN} \leq 26\text{ V}$	
Load Regulation	REG_L	66	300	mV	$T_J = 25^\circ\text{C}$, $5\text{ mA} \leq I_0 \leq 1.5\text{ A}$	
		24	150	mV	$T_J = 25^\circ\text{C}$, $250\text{ mA} \leq I_0 \leq 750\text{ mA}$	
Quiescent Current	I_{BIAS}	4.7	8.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$17.5\text{ V} \leq V_{IN} \leq 30\text{ V}$	
			0.5	mA	$5\text{ mA} \leq I_0 \leq 1.0\text{ A}$	
Output Noise Voltage	V_N	85	400	μV_{RMS}	$T_A = 25^\circ\text{C}$, $10\text{ Hz} \leq f \leq 100\text{ kHz}$	
Ripple Rejection	RR	54	58	dB	$f = 120\text{ Hz}$, $18.5\text{ V} \leq V_{IN} \leq 28.5\text{ V}$	
Dropout Voltage		1.8		V	$I_0 = 1.0\text{ A}$, $T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	0.7		A	$T_J = 25^\circ\text{C}$, $V_{IN} = 30\text{ V}$	
Peak Output Current	I_{OPEAK}	1.7	2.3	2.8	A	$T_J = 25^\circ\text{C}$, $V_{IN} = 23\text{ V}$
Output Voltage Drift	$\Delta V_0/\Delta T$		1.0	$\text{mV}/^\circ\text{C}$	$I_0 = 5\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7818

$V_{IN} = 27\text{ V}$, $I_O = 500\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	17.3	18.0	18.7	V	$T_J = 25^\circ\text{C}$
		17.1		18.9	V	$21\text{ V} \leq V_{IN} \leq 33\text{ V}$, $5\text{ mA} \leq I_0 \leq 1.0\text{ A}$, $P_T \leq 15\text{ W}$
Line Regulation	REG_{IN}	52	360	mV	$T_J = 25^\circ\text{C}$, $21\text{ V} \leq V_{IN} \leq 33\text{ V}$	
		26	180	mV	$T_J = 25^\circ\text{C}$, $24\text{ V} \leq V_{IN} \leq 30\text{ V}$	
Load Regulation	REG_L	100	360	mV	$T_J = 25^\circ\text{C}$, $5\text{ mA} \leq I_0 \leq 1.5\text{ A}$	
		32	180	mV	$T_J = 25^\circ\text{C}$, $250\text{ mA} \leq I_0 \leq 750\text{ mA}$	
Quiescent Current	I_{BIAS}	5.0	8.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$21\text{ V} \leq V_{IN} \leq 33\text{ V}$	
			0.5	mA	$5\text{ mA} \leq I_0 \leq 1.0\text{ A}$	
Output Noise Voltage	V_N	95	450	μV_{RMS}	$T_A = 25^\circ\text{C}$, $10\text{ Hz} \leq f \leq 100\text{ kHz}$	
Ripple Rejection	RR	53	56	dB	$f = 120\text{ Hz}$, $22\text{ V} \leq V_{IN} \leq 32\text{ V}$	
Dropout Voltage		1.8		V	$I_0 = 1.0\text{ A}$, $T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	0.7		A	$T_J = 25^\circ\text{C}$, $V_{IN} = 33\text{ V}$	
Peak Output Current	I_{OPEAK}	1.7	2.3	2.8	A	$T_J = 25^\circ\text{C}$, $V_{IN} = 27\text{ V}$
Output Voltage Drift	$\Delta V_0/\Delta T$		1.2	$\text{mV}/^\circ\text{C}$	$I_0 = 5\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7824 $V_{IN} = 33 \text{ V}$, $I_O = 500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	23.0	24.0	25.0	V	$T_J = 25^\circ\text{C}$
		22.8		25.2	V	$27 \text{ V} \leq V_{IN} \leq 38 \text{ V}$, $5 \text{ mA} \leq I_0 \leq 1.0 \text{ A}$, $P_T \leq 15 \text{ W}$
Line Regulation	REG_{IN}	64	480	mV	$T_J = 25^\circ\text{C}$, $27 \text{ V} \leq V_{IN} \leq 38 \text{ V}$	
		34	240	mV	$T_J = 25^\circ\text{C}$, $30 \text{ V} \leq V_{IN} \leq 36 \text{ V}$	
Load Regulation	REG_L	130	480	mV	$T_J = 25^\circ\text{C}$, $5 \text{ mA} \leq I_0 \leq 1.5 \text{ A}$	
		44	240	mV	$T_J = 25^\circ\text{C}$, $250 \text{ mA} \leq I_0 \leq 750 \text{ mA}$	
Quiescent Current	I_{BIAS}	5.0	8.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$27 \text{ V} \leq V_{IN} \leq 38 \text{ V}$	
			0.5	mA	$5 \text{ mA} \leq I_0 \leq 1.0 \text{ A}$	
Output Noise Voltage	V_N	120	500	μVRMS	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	50	54	dB	$f = 120 \text{ Hz}$, $28 \text{ V} \leq V_{IN} \leq 38 \text{ V}$	
Dropout Voltage		2.0		V	$I_0 = 1.0 \text{ A}$, $T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	0.4		A	$T_J = 25^\circ\text{C}$, $V_{IN} = 38 \text{ V}$	
Peak Output Current	I_{OPEAK}	1.7	2.4	2.8	A	$T_J = 25^\circ\text{C}$, $V_{IN} = 33 \text{ V}$
Output Voltage Drift	$\Delta V_0/\Delta T$		1.4	$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Operating Characteristics $T_A = +25^\circ\text{C}$

5







Worst Case Power Dissipation vs.
Ambient Temperature

Output Voltage vs. Ambient Temperature



Operating Characteristics (Cont.)

$T_A = +25^\circ\text{C}$



PRELIMINARY INFORMATION


Description

The μ PC79L00 series is composed of four monolithic three terminal negative voltage regulators that employ current limiting, thermal shutdown, and output transistor safe area protection. They are intended as fixed voltage regulators in a wide range of applications, including local or on-card regulation for elimination of noise and distribution problems associated with single-point regulation. The four devices in the μ PC79L00 series (μ PC79L05, 08, 12, and 15) have output voltage ratings of -5, -8, -12, and -15 volts, respectively.

Features

- Output current up to 100 mA
- Internal thermal overload protection
- Internal short circuit current limiting
- Low noise


Equivalent Circuit



83-003116A

5

Pin Configuration



83-003117B

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC79L05J	T092	-20°C to +85°C
μ PC79L08J	T092	-20°C to +85°C
μ PC79L12J	T092	-20°C to +85°C
μ PC79L18J	T092	-20°C to +85°C

Recommended Operating Conditions

Parameter	Symbol	Type Number	Limits		
			Min.	Typ.	Max.
Input Voltage	V_{IN}	μ PC79L05	-7	-10	-20
		μ PC79L08	-10.5	-14	-23
		μ PC79L12	-14.5	-19	-27
		μ PC79L15	-17.5	-23	-30
Output Current	I_O	All	0	40	70
Operating Junction Temperature	T_J	All	-20	75	125
					mA
					°C

Electrical Characteristics — μ PC79L05

$V_{IN} = -10$ V, $I_O = 40$ mA, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_O	-4.8	-5.0	-5.2	$T_J = 25^\circ\text{C}$
		-4.75		-5.25	$-7 \text{ V} \leq V_{IN} \leq -20 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$
Line Regulation	REG_{IN}	5	60	mV	$T_J = 25^\circ\text{C}, -7 \text{ V} \leq V_{IN} \leq -20 \text{ V}$
Load Regulation	REG_L	10	50	mV	$T_J = 25^\circ\text{C}, 1 \text{ mA} \leq I_O \leq 100 \text{ mA}$
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.5	mA	$-7 \text{ V} \leq V_{IN} \leq -20 \text{ V}, I_O \leq 40 \text{ mA}$
			0.1	mA	$V_{IN} = -10 \text{ V}, 1 \text{ mA} \leq I_O \leq 40 \text{ mA}$
Output Noise Voltage	V_N	100		$\mu\text{V rms}$	$T_J = 25^\circ\text{C}, 10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	50	70	dB	$f = 120 \text{ Hz}, -8 \text{ V} \leq V_{IN} \leq -18 \text{ V}, T_J = 25^\circ\text{C}$
Dropout Voltage	V_{DIF}	1.1		V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	120		mA	$T_J = 25^\circ\text{C}, V_{IN} = -20 \text{ V}$
Peak Output Current	I_{OPEAK}	180		mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_O / \Delta T$	0.4		$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$

Absolute Maximum Ratings

($T_A = 25^\circ\text{C}$)	
Input Voltage	-30 or -35 V (Note 1)
Internal Power Dissipation	700 mW
Operating Ambient Temperature	-20 to +85°C
Storage Temperature	-55 to +150°C
Operating Junction Temperature Range	-20 to +150°C
Thermal Resistance	180°C/W

Note:

- (1) -30 V for μ PC79L05, 08
- 35 V for μ PC79L12, 15

Comment: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics — μ PC79L08 $V_{IN} = -14 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	-7.7	-8.0	-8.3	V	$T_J = 25^\circ\text{C}$
		-7.6		-8.4	V	$-10.5 \text{ V} \leq V_{IN} \leq -23 \text{ V}$
Line Regulation	REG_{IN}	7	60	mV	$T_J = 25^\circ\text{C}$, $-10.5 \text{ V} \leq V_{IN} \leq -23 \text{ V}$	
Load Regulation	REG_L	12	80	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$	
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}			0.5	mA	$-10.5 \text{ V} \leq V_{IN} \leq -23 \text{ V}$, $I_0 \leq 40 \text{ mA}$
				0.1	mA	$V_{IN} = -14 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
Output Noise Voltage	V_N	110			$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	50	70		dB	$f = 120 \text{ Hz}$, $-12 \text{ V} \leq V_{IN} \leq -22 \text{ V}$, $T_J = 25^\circ\text{C}$
Dropout Voltage	V_{DIF}	1.1			V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	85			mA	$T_J = 25^\circ\text{C}$, $V_{IN} = -23 \text{ V}$
Peak Output Current	I_{OPEAK}	180			mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$	0.6			$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$

Electrical Characteristics — μ PC79L12 $V_{IN} = -19 \text{ V}$, $I_O = 40 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	-11.5	-12.0	-12.5	V	$T_J = 25^\circ\text{C}$
		-11.4		-12.6	V	$-14 \text{ V} \leq V_{IN} \leq -27 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
Line Regulation	REG_{IN}	9	45	mV	$T_J = 25^\circ\text{C}$, $-14.5 \text{ V} \leq V_{IN} \leq -27 \text{ V}$	
Load Regulation	REG_L	14	100	mV	$T_J = 25^\circ\text{C}$, $1 \text{ mA} \leq I_0 \leq 100 \text{ mA}$	
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}			0.5	mA	$-14.5 \text{ V} \leq V_{IN} \leq -30 \text{ V}$, $I_0 \leq 40 \text{ mA}$
				0.1	mA	$V_{IN} = -19 \text{ V}$, $1 \text{ mA} \leq I_0 \leq 40 \text{ mA}$
Output Noise Voltage	V_N	140			$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$
Ripple Rejection	RR	52	70		dB	$f = 120 \text{ Hz}$, $-15 \text{ V} \leq V_{IN} \leq -25 \text{ V}$, $T_J = 25^\circ\text{C}$
Dropout Voltage	V_{DIF}	1.1			V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	40			mA	$T_J = 25^\circ\text{C}$, $V_{IN} = -27 \text{ V}$
Peak Output Current	I_{OPEAK}	180			mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$	0.8			$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$

Electrical Characteristics — μ PC79L15 $V_{IN} = -23\text{ V}$, $I_O = 40\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_O	-14.4	-15.0	-15.6	V	$T_J = 25^\circ\text{C}$
		-14.25		-15.75	V	$-17.5\text{ V} \leq V_{IN} \leq -30\text{ V}$, $1\text{ mA} \leq I_O \leq 40\text{ mA}$
Line Regulation	REG_{IN}	10	45	mV	$T_J = 25^\circ\text{C}, -17.5\text{ V} \leq V_{IN} \leq -30\text{ V}$	
Load Regulation	REG_L	15	125	mV	$T_J = 25^\circ\text{C}, 1\text{ mA} \leq I_O \leq 100\text{ mA}$	
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		0.5	mA	$-17.5\text{ V} \leq V_{IN} \leq -30\text{ V}, I_O \leq 40\text{ mA}$	
Output Noise Voltage	V_N	180		$\mu\text{V rms}$	$T_J = 25^\circ\text{C}, 10\text{ Hz} \leq f \leq 100\text{ kHz}$	
Ripple Rejection	RR	50	67	dB	$f = 120\text{ Hz}, -18.5\text{ V} \leq V_{IN} \leq -28.5\text{ V}$, $T_J = 25^\circ\text{C}$	
Dropout Voltage	V_{DIF}	1.1		V	$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	5		mA	$T_J = 25^\circ\text{C}, V_{IN} = -30\text{ V}$	
Peak Output Current	I_{OPEAK}	180		mA	$T_J = 25^\circ\text{C}$	
Output Voltage Drift	$\Delta V_O/\Delta T$	1.0		$\text{mV}/^\circ\text{C}$	$I_O = 5\text{ mA}$	

Typical Connection

PRELIMINARY INFORMATION


Description

The µPC79M00 series is comprised of five monolithic three terminal negative voltage regulators that employ current limiting, thermal shutdown, and output transistor safe area protection. They are intended as fixed voltage regulators in a wide range of applications, including local or on-card regulation for elimination of noise and distribution problems associated with single-point regulation. Five output voltages are available: -5, -8, -12, -15, and -24 volts.


Features

- Output current up to 500 mA
 - Internal thermal overload protection
 - Internal short circuit current limiting
 - Low noise

Pin Configuration



Equivalent Circuit



5

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC79M05H	SIP	-20°C to +85°C
μ PC79M08H	SIP	-20°C to +85°C
μ PC79M12H	SIP	-20°C to +85°C
μ PC79M15H	SIP	-20°C to +85°C
μ PC79M18H	SIP	-20°C to +85°C

Recommended Operating Conditions

Parameter	Symbol	Type Number	Limits		
			Min.	Typ.	Max.
Input Voltage	V_{IN}	μ PC79M05	-7	-10	-25
		μ PC79M08	-10.5	-14	-25
		μ PC79M12	-14.5	-19	-30
		μ PC79M15	-17.5	-23	-30
		μ PC79M24	-27	-33	-38
Output Current	I_O	All	5	350	mA
Operating Junction Temperature	T_J	All	-20	125	°C

Electrical Characteristics — μ PC79M05 $V_{IN} = -10$ V, $I_O = 350$ mA, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_O	-4.8		-5.2	$T_J = 25^\circ\text{C}$
		-4.75		-5.25	$-7 \text{ V} \leq V_{IN} \leq -25 \text{ V},$ $5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Line Regulation	REG_{IN}	7.0	50	mV	$T_J = 25^\circ\text{C}, -7 \text{ V} \leq V_{IN} \leq -25 \text{ V}$
		3.0	30	mV	$T_J = 25^\circ\text{C}, -8 \text{ V} \leq V_{IN} \leq -18 \text{ V}$
Load Regulation	REG_L	30	100	mV	$T_J = 25^\circ\text{C}, 5 \text{ mA} \leq I_O \leq 500 \text{ mA}$
		20		mV	$T_J = 25^\circ\text{C}, 5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.5	mA	$-8 \text{ V} \leq V_{IN} \leq -25 \text{ mA}$
			0.4	mA	$5 \text{ mA} \leq I_O \leq 350 \text{ mA}$
Output Noise Voltage	V_N	100	200	$\mu\text{V rms}$	$T_J = 25^\circ\text{C}, f = 10 \text{ Hz to } 100 \text{ kHz}$
Ripple Rejection	RR	54	60	dB	$T_J = 25^\circ\text{C}$
		50		dB	$-8 \text{ V} \leq V_{IN} \leq -18 \text{ V},$ $f = 120 \text{ Hz}$
Ripple Rejection	RR				$I_O = 300 \text{ mA}$
Dropout Voltage	V_{DIF}	1.1		V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	400		mA	$T_J = 25^\circ\text{C}, V_{IN} = -25 \text{ V}$
Peak Output Current	I_{OPEAK}	620	800	1020	mA
Output Voltage Drift	$\Delta V_O / \Delta T$		0.4	$\text{mV}/^\circ\text{C}$	$I_O = 5 \text{ mA}$

Absolute Maximum Ratings

($T_A = 25^\circ\text{C}$)	
Input Voltage	-35 V
Internal Power Dissipation	20 W (Note 1)
Operating Ambient Temperature	-20 to +85°C
Storage Temperature	-55 to +150°C
Junction to Case Thermal Resistance	4.0°C/W
Junction to Air Thermal Resistance	83°C/W

Note: (1) Output automatically turns off if $T_J > 150^\circ\text{C}$.

Comment: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics — μ PC79M08 $V_{IN} = -14 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_0	-7.7	-8.0	-8.3	V $T_J = 25^\circ\text{C}$
		-7.6		-8.4	V $-10.5 \text{ V} \leq V_{IN} \leq -25 \text{ V}$, $5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Line Regulation	REG_{IN}	8.0	80	mV	$T_J = 25^\circ\text{C}, -10.5 \text{ V} \leq V_{IN} \leq -25 \text{ V}$
		4.0	50	mV	$T_J = 25^\circ\text{C}, -11 \text{ V} \leq V_{IN} \leq -21 \text{ V}$
Load Regulation	REG_L	30	160	mV	$T_J = 25^\circ\text{C}, 5 \text{ mA} \leq I_0 \leq 500 \text{ mA}$
		20		mV	$T_J = 25^\circ\text{C}, 5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.5	mA	$-10.5 \text{ V} \leq V_{IN} \leq -25 \text{ mA}$
			0.4	mA	$5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Output Noise Voltage	V_N	110	220	$\mu\text{V rms}$	$T_J = 25^\circ\text{C}, f = 10 \text{ Hz to } 100 \text{ kHz}$
Ripple Rejection	RR	54	60	dB	$T_J = 25^\circ\text{C}$
		50		dB	$-11 \text{ V} \leq V_{IN} \leq -21.5 \text{ V}$, $f = 120 \text{ Hz}$ $I_0 = 100 \text{ mA}$
Dropout Voltage	V_{DIF}	1.1		V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	400		mA	$T_J = 25^\circ\text{C}, V_{IN} = -25 \text{ V}$
Peak Output Current	I_{OPEAK}	620	800	1020	mA $T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$	0.6		$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$

Electrical Characteristics — μ PC79M12 $V_{IN} = -19 \text{ V}$, $I_O = 350 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V_0	-11.5	-12.0	-12.5	V $T_J = 25^\circ\text{C}$
		-11.4		-12.6	V $-14 \text{ V} \leq V_{IN} \leq -30 \text{ V}$, $5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Line Regulation	REG_{IN}	9.0	80	mV	$T_J = 25^\circ\text{C}, -14.5 \text{ V} \leq V_{IN} \leq -30 \text{ V}$
		5.0	50	mV	$T_J = 25^\circ\text{C}, -15 \text{ V} \leq V_{IN} \leq -25 \text{ V}$
Load Regulation	REG_L	30	240	mV	$T_J = 25^\circ\text{C}, 5 \text{ mA} \leq I_0 \leq 500 \text{ mA}$
		20		mV	$T_J = 25^\circ\text{C}, 5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$
Quiescent Current Change	ΔI_{BIAS}		0.5	mA	$-14.5 \text{ V} \leq V_{IN} \leq -30 \text{ mA}$
			0.4	mA	$5 \text{ mA} \leq I_0 \leq 350 \text{ mA}$
Output Noise Voltage	V_N	140	280	$\mu\text{V rms}$	$T_J = 25^\circ\text{C}, f = 10 \text{ Hz to } 100 \text{ kHz}$
Ripple Rejection	RR	54	60	dB	$T_J = 25^\circ\text{C}$
		50		dB	$-15 \text{ V} \leq V_{IN} \leq -25 \text{ V}$, $f = 120 \text{ Hz}$ $I_0 = 100 \text{ mA}$
Dropout Voltage	V_{DIF}	1.1		V	$T_J = 25^\circ\text{C}$
Short Circuit Current	I_{OSHORT}	200		mA	$T_J = 25^\circ\text{C}, V_{IN} = -30 \text{ V}$
Peak Output Current	I_{OPEAK}	620	800	1020	mA $T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$	0.8		$\text{mV}/^\circ\text{C}$	$I_0 = 5 \text{ mA}$


Electrical Characteristics — μ PC79M15 $V_{IN} = -23\text{ V}$, $I_O = 350\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	-14.4	-15.0	-15.6	V	$T_J = 25^\circ\text{C}$
		-14.25		-15.75	V	$-17.5\text{ V} \leq V_{IN} \leq -30\text{ V}$, $5\text{ mA} \leq I_0 \leq 350\text{ mA}$
Line Regulation	REG_{IN}	9.0	80	mV	$T_J = 25^\circ\text{C}$, $-17.5\text{ V} \leq V_{IN} \leq -30\text{ V}$	
		7.0	50	mV	$T_J = 25^\circ\text{C}$, $-18\text{ V} \leq V_{IN} \leq -28\text{ V}$	
Load Regulation	REG_L	30	240	mV	$T_J = 25^\circ\text{C}$, $5\text{ mA} \leq I_0 \leq 500\text{ mA}$	
		20		mV	$T_J = 25^\circ\text{C}$, $5\text{ mA} \leq I_0 \leq 350\text{ mA}$	
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}	0.5		mA	$-17.5\text{ V} \leq V_{IN} \leq -30\text{ mA}$	
		0.4		mA	$5\text{ mA} \leq I_0 \leq 350\text{ mA}$	
Output Noise Voltage	V_N	180	360	$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $f = 10\text{ Hz to } 100\text{ kHz}$	
Ripple Rejection	RR	54	60	dB	$T_J = 25^\circ\text{C}$	$I_0 = 300\text{ mA}$
		50		dB	$-18.5\text{ V} \leq V_{IN} \leq -28.5\text{ V}$, $f = 120\text{ Hz}$	$I_0 = 100\text{ mA}$
Dropout Voltage	V_{DIF}	1.1		V	$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	200		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = -30\text{ V}$	
Peak Output Current	I_{OPEAK}	620	800	1020	mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$	1.0		$\text{mV}/^\circ\text{C}$	$I_0 = 5\text{ mA}$	

Electrical Characteristics — μ PC79M24 $V_{IN} = -33\text{ V}$, $I_O = 350\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_0	-23.0	-24.0	-25.0	V	$T_J = 25^\circ\text{C}$
		-22.8		-25.2	V	$-27\text{ V} \leq V_{IN} \leq -38\text{ V}$, $5\text{ mA} \leq I_0 \leq 350\text{ mA}$
Line Regulation	REG_{IN}	9.0	80	mV	$T_J = 25^\circ\text{C}$, $-27\text{ V} \leq V_{IN} \leq -38\text{ V}$	
		5.0	50	mV	$T_J = 25^\circ\text{C}$, $-30\text{ V} \leq V_{IN} \leq -36\text{ V}$	
Load Regulation	REG_L	30	360	mV	$T_J = 25^\circ\text{C}$, $5\text{ mA} \leq I_0 \leq 500\text{ mA}$	
		20		mV	$T_J = 25^\circ\text{C}$, $5\text{ mA} \leq I_0 \leq 350\text{ mA}$	
Quiescent Current	I_{BIAS}	4.2	6.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}	0.5		mA	$-27\text{ V} \leq V_{IN} \leq -38\text{ mA}$	
		0.4		mA	$5\text{ mA} \leq I_0 \leq 350\text{ mA}$	
Output Noise Voltage	V_N	300	600	$\mu\text{V rms}$	$T_J = 25^\circ\text{C}$, $f = 10\text{ Hz to } 100\text{ kHz}$	
Ripple Rejection	RR	54	59	dB	$T_J = 25^\circ\text{C}$	$I_0 = 300\text{ mA}$
		50		dB	$-28\text{ V} \leq V_{IN} \leq -38\text{ V}$, $f = 120\text{ Hz}$	$I_0 = 100\text{ mA}$
Dropout Voltage	V_{DIF}	1.1		V	$T_J = 25^\circ\text{C}$	
Short Circuit Current	I_{OSHORT}	10		mA	$T_J = 25^\circ\text{C}$, $V_{IN} = -38\text{ V}$	
Peak Output Current	I_{OPEAK}	620	800	1020	mA	$T_J = 25^\circ\text{C}$
Output Voltage Drift	$\Delta V_0/\Delta T$	1.4		$\text{mV}/^\circ\text{C}$	$I_0 = 5\text{ mA}$	

Typical Connection



μ PC79MOO SERIES

NEC


Description

The μ PC7900 series of three terminal regulators are monolithic negative voltage regulators which feature internal current limiting and thermal shutdown. They are intended for use as fixed voltage regulators in a wide range of applications, including local on-card regulators where distribution with single point regulation is a problem.


Features

- Output current in excess of 1.0 A
- No external components required
- Internal thermal overload protection
- Internal short circuit current limiting

Pin Configuration



Equivalent Circuit



Ordering Information

Part Number	Package	Operating Temperature Range
μ PC7905H	Plastic SIP	-20°C to +80°C
μ PC7908H	Plastic SIP	-20°C to +80°C
μ PC7912H	Plastic SIP	-20°C to +80°C
μ PC7915H	Plastic SIP	-20°C to +80°C
μ PC7918H	Plastic SIP	-20°C to +80°C
μ PC7924H	Plastic SIP	-20°C to +80°C


Absolute Maximum Ratings

Input Voltage (μ PC7905/08/12/15/18)	-35 V
Input Voltage (μ PC7924)	-40 V
Internal Power Dissipation	Internally Limited
Operating Temperature Range	-20 to +80°C
Storage Temperature Range	-55 to +150°C
Operating Junction Temperature Range	-20 to 125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics — μ PC7905V_{IN} = -10 V, I_O = -500 mA, 0°C ≤ T_J ≤ 125°C

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Output Voltage	V _O	-4.8	-5.0	-5.2	V	T _J = 25°C
		-4.75		-5.25	V	-7 V ≤ V _{IN} ≤ -20 V, -5 mA ≤ I _O ≤ -1.0 A, P _T ≤ 15 W
Line Regulation	REG _{IN}	3	100	mV	T _J = 25°C, -7 V ≤ V _{IN} ≤ -25 V	
		1	50	mV	T _J = 25°C, -8 V ≤ V _{IN} ≤ -12 V	
Load Regulation	REG _L	70	150	mV	T _J = 25°C, -5 mA ≤ I _O ≤ -1.5 A	
		20	80	mV	T _J = 25°C, -250 mA ≤ I _O ≤ -750 mA	
Quiescent Current	I _{BIAS}	1.0	2.0	mA	T _J = 25°C	
Quiescent Current Change	ΔI _{BIAS}		1.3	mA	-7 V ≤ V _{IN} ≤ -25 V	
			0.5	mA	-5 mA ≤ I _O ≤ -1.0 A	
Output Noise Voltage	V _N	100		μV _{RMS}	T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz	
Ripple Rejection	RR	54	62	dB	f = 120 Hz, -8 V ≤ V _{IN} ≤ -18 V, I _O = -500 mA	
Dropout Voltage		1.1		V	I _O = -1.0 A, T _J = 25°C	
Peak Output Current	I _{OPEAK}	-2.1		A	T _J = 25°C	
Output Voltage Drift	ΔV _O /ΔT	-0.4		mV/°C	I _O = -5 mA, 0°C ≤ T _J ≤ 125°C	

Typical Application

83-002539A

Electrical Characteristics — μ PC7908 $V_{IN} = -14 \text{ V}$, $I_O = -500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Output Voltage	V_0	-7.7	-8.0	-8.3	V	$T_J = 25^\circ\text{C}$
		-7.6		-8.4	V	$-10.5 \text{ V} \leq V_{IN} \leq -23 \text{ V}$, $-5 \text{ mA} \leq I_O \leq -1.0 \text{ A}$, $P_T \leq 15 \text{ W}$
Line Regulation	REG_{IN}	6.0	160	mV	$T_J = 25^\circ\text{C}$, $-10.5 \text{ V} \leq V_{IN} \leq -25 \text{ V}$	
		2.0	80	mV	$T_J = 25^\circ\text{C}$, $-11 \text{ V} \leq V_{IN} \leq -17 \text{ V}$	
Load Regulation	REG_L	80	200	mV	$T_J = 25^\circ\text{C}$, $-5 \text{ mA} \leq I_O \leq -1.5 \text{ A}$	
		30	100	mV	$T_J = 25^\circ\text{C}$, $-250 \text{ mA} \leq I_O \leq -750 \text{ mA}$	
Quiescent Current	I_{BIAS}	1.0	2.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$-10.5 \text{ V} \leq V_{IN} \leq -25 \text{ V}$	
			0.5	mA	$-5 \text{ mA} \leq I_O \leq -1.0 \text{ A}$	
Output Noise Voltage	V_N	200		μV_{RMS}	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	54	62	dB	$f = 120 \text{ Hz}$, $-11.5 \text{ V} \leq V_{IN} \leq -21.5 \text{ V}$, $I_O = -500 \text{ mA}$	
Dropout Voltage			1.1	V	$I_O = -1.0 \text{ A}$, $T_J = 25^\circ\text{C}$	
Peak Output Current	I_{OPEAK}	-2.1		A	$T_J = 25^\circ\text{C}$	
Output Voltage Drift	$\Delta V_0/\Delta T$	-0.6		$\text{mV}/^\circ\text{C}$	$I_O = -5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7912 $V_{IN} = -19 \text{ V}$, $I_O = -500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Output Voltage	V_0	-11.5	-12.0	-12.5	V	$T_J = 25^\circ\text{C}$
		-11.4		-12.6	V	$-14 \text{ V} \leq V_{IN} \leq -27 \text{ V}$, $-5 \text{ mA} \leq I_O \leq -1.0 \text{ A}$, $P_T \leq 15 \text{ W}$
Line Regulation	REG_{IN}	10	240	mV	$T_J = 25^\circ\text{C}$, $-14.5 \text{ V} \leq V_{IN} \leq -30 \text{ V}$	
		3.0	120	mV	$T_J = 25^\circ\text{C}$, $-16 \text{ V} \leq V_{IN} \leq -22 \text{ V}$	
Load Regulation	REG_L	85	240	mV	$T_J = 25^\circ\text{C}$, $-5 \text{ mA} \leq I_O \leq -1.5 \text{ A}$	
		30	120	mV	$T_J = 25^\circ\text{C}$, $-250 \text{ mA} \leq I_O \leq -750 \text{ mA}$	
Quiescent Current	I_{BIAS}	1.5	3.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$-14.5 \text{ V} \leq V_{IN} \leq -30 \text{ V}$	
			0.5	mA	$-5 \text{ mA} \leq I_O \leq -1.0 \text{ A}$	
Output Noise Voltage	V_N	300		μV_{RMS}	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$	
Ripple Rejection	RR	54	62	dB	$f = 120 \text{ Hz}$, $-15 \text{ V} \leq V_{IN} \leq -25 \text{ V}$, $I_O = -500 \text{ mA}$	
Dropout Voltage			1.1	V	$I_O = -1.0 \text{ A}$, $T_J = 25^\circ\text{C}$	
Peak Output Current	I_{OPEAK}	-2.1		A	$T_J = 25^\circ\text{C}$	
Output Voltage Drift	$\Delta V_0/\Delta T$	-0.8		$\text{mV}/^\circ\text{C}$	$I_O = -5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7915

$V_{IN} = -23\text{ V}$, $I_O = -500\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Output Voltage	V_O	-14.4	-15.0	-15.6	V	$T_J = 25^\circ\text{C}$
		-14.25		-15.75	V	$-17.5\text{ V} \leq V_{IN} \leq -30\text{ V}$, $-5\text{ mA} \leq I_O \leq -1.0\text{ A}$, $P_T \leq 15\text{ W}$
Line Regulation	REG_{IN}	11	300	mV	$T_J = 25^\circ\text{C}$, $-17.5\text{ V} \leq V_{IN} \leq -30\text{ V}$	
		3.0	150	mV	$T_J = 25^\circ\text{C}$, $-20\text{ V} \leq V_{IN} \leq -26\text{ V}$	
Load Regulation	REG_L	90	300	mV	$T_J = 25^\circ\text{C}$, $-5\text{ mA} \leq I_O \leq -1.5\text{ A}$	
		30	150	mV	$T_J = 25^\circ\text{C}$, $-250\text{ mA} \leq I_O \leq -750\text{ mA}$	
Quiescent Current	I_{BIAS}	1.5	3.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$-17.5\text{ V} \leq V_{IN} \leq -30\text{ V}$	
			0.5	mA	$-5\text{ mA} \leq I_O \leq -1.0\text{ A}$	
Output Noise Voltage	V_N	375		μVRMS	$T_A = 25^\circ\text{C}$, $10\text{ Hz} \leq f \leq 100\text{ kHz}$	
Ripple Rejection	RR	54	60	dB	$f = 120\text{ Hz}$, $-18.5\text{ V} \leq V_{IN} \leq -28.5\text{ V}$, $I_O = -500\text{ mA}$	
Dropout Voltage			1.1	V	$I_O = -1.0\text{ A}$, $T_J = 25^\circ\text{C}$	
Peak Output Current	I_{OPEAK}	-2.1		A	$T_J = 25^\circ\text{C}$	
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = -5\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	



Electrical Characteristics — μ PC7918





$V_{IN} = -27\text{ V}$, $I_O = -500\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Output Voltage	V_O	-17.3	-18.0	-18.7	V	$T_J = 25^\circ\text{C}$
		-17.1		-18.9	V	$-21\text{ V} \leq V_{IN} \leq -33\text{ V}$, $-5\text{ mA} \leq I_O \leq -1.0\text{ A}$, $P_T \leq 15\text{ W}$
Line Regulation	REG_{IN}	15	360	mV	$T_J = 25^\circ\text{C}$, $-21\text{ V} \leq V_{IN} \leq -33\text{ V}$	
		5.0	180	mV	$T_J = 25^\circ\text{C}$, $-24\text{ V} \leq V_{IN} \leq -30\text{ V}$	
Load Regulation	REG_L	90	360	mV	$T_J = 25^\circ\text{C}$, $-5\text{ mA} \leq I_O \leq -1.5\text{ A}$	
		30	180	mV	$T_J = 25^\circ\text{C}$, $-250\text{ mA} \leq I_O \leq -750\text{ mA}$	
Quiescent Current	I_{BIAS}	1.5	3.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}		1.0	mA	$-21\text{ V} \leq V_{IN} \leq -33\text{ V}$	
			0.5	mA	$-5\text{ mA} \leq I_O \leq -1.0\text{ A}$	
Output Noise Voltage	V_N	450		μVRMS	$T_A = 25^\circ\text{C}$, $10\text{ Hz} \leq f \leq 100\text{ kHz}$	
Ripple Rejection	RR	54	60	dB	$f = 120\text{ Hz}$, $-22\text{ V} \leq V_{IN} \leq -32\text{ V}$, $I_O = -500\text{ mA}$	
Dropout Voltage			1.1	V	$I_O = -1.0\text{ A}$, $T_J = 25^\circ\text{C}$	
Peak Output Current	I_{OPEAK}	-2.1		A	$T_J = 25^\circ\text{C}$	
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0		$\text{mV}/^\circ\text{C}$	$I_O = -5\text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	

Electrical Characteristics — μ PC7924 $V_{IN} = -33 \text{ V}$, $I_O = -500 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Output Voltage	V_O	-23.0	-24.0	-25.0	V	$T_J = 25^\circ\text{C}$
		-22.8		-25.2	V	$-27 \text{ V} \leq V_{IN} \leq -38 \text{ V}$, $-5 \text{ mA} \leq I_O \leq -1.0 \text{ A}$
Line Regulation	REG_{IN}	18	480	mV	$T_J = 25^\circ\text{C}$, $-27 \text{ V} \leq V_{IN} \leq -38 \text{ V}$	
		6	240	mV	$T_J = 25^\circ\text{C}$, $-30 \text{ V} \leq V_{IN} \leq -36 \text{ V}$	
Load Regulation	REG_L	90	480	mV	$T_J = 25^\circ\text{C}$, $-5 \text{ mA} \leq I_O \leq -1.5 \text{ A}$	
		30	240	mV	$T_J = 25^\circ\text{C}$, $-250 \text{ mA} \leq I_O \leq -750 \text{ mA}$	
Quiescent Current	I_{BIAS}	1.5	3.0	mA	$T_J = 25^\circ\text{C}$	
Quiescent Current Change	ΔI_{BIAS}	1.0	mA	$-27 \text{ V} \leq V_{IN} \leq -38 \text{ V}$		
		0.5	mA	$-5 \text{ mA} \leq I_O \leq -1.0 \text{ A}$		
Output Noise Voltage	V_N	600	μVRMS	$T_A = 25^\circ\text{C}$, $10 \text{ Hz} \leq f \leq 100 \text{ kHz}$		
Ripple Rejection	RR	51	59	dB	$f = 120 \text{ Hz}$, $-28 \text{ V} \leq V_{IN} \leq -38 \text{ V}$, $I_O = -500 \text{ mA}$	
Dropout Voltage		1.1	V	$I_O = -1.0 \text{ A}$, $T_J = 25^\circ\text{C}$		
Peak Output Current	I_{OPEAK}	-2.1	A	$T_J = 25^\circ\text{C}$		
Output Voltage Drift	$\Delta V_O/\Delta T$	-1.0	$\text{mV}/^\circ\text{C}$	$I_O = -5 \text{ mA}$, $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.) $T_A = 25^\circ\text{C}$ 

NEC

D/A AND A/D CONVERTERS

6

Section 6 — D/A and A/D Converters**Digital-to-Analog**

μ PC603 6-Bit High-Performance D/A Converter	6-1
μ PC610 10-Bit Polarized D/A Converter	6-9
μ PC624 8-Bit High-Speed Multiplying D/A Converter	6-17
μ PC6012 12-Bit High-Speed Multiplying D/A Converter	6-27
μ PD6900 8-Bit CMOS Video D/A Converter	6-35
μ PD7011 8-Bit NMOS D/A Converter	6-39

Analog-to-Digital

μ PD6950 8-Bit CMOS Video A/D Converter	6-45
μ PD7001 8-Bit CMOS Serial Output A/D Converter	6-51
μ PD7002 10-Bit CMOS Integrating A/D Converter	6-59
μ PD7003 8-Bit CMOS High-Speed A/D Converter	6-69
μ PD7004 10-Bit CMOS Successive Approximation A/D Converter	6-75

Description

The μPC603 is a monolithic digital-to-analog converter designed to convert 6-bit binary coded decimal signals to an analog output voltage signal. The reference voltage, weighted current source, current switch, and output op-amp, are all integrated on board the device.

Features

- Linearity error: 0.4% (1/4 LSB of 6-bit) max
- Response speed: 3 μ s max
- Temperature coefficient at full speed: 160 ppm/ $^{\circ}$ C max
- Input level TTL, DTL level, active low
- The output voltage range can be applied to any of the 3 following ranges: 0 to 10 V, -5 to +5 V, -10 to +10 V
- Built-in output short-circuit protection
- Possesses a linearity equivalent to that of a 7-bit converter, and can be used as a 7-bit D/A converter by the addition of external circuits
- Pin-for-pin compatible with PMI's "DAC-01C"

Ordering Information

Part Number	Package	Operating Temperature Range
μPC603D	Ceramic DIP	-20°C to +80°C


Absolute Maximum Ratings

T_A = 25°C

Voltage Between V ⁺ and V ⁻	±18 V
Power Dissipation	500 mW
Input Voltage	-0.7 to +6 V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to +80°C
Storage Temperature Range	-55 to +150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Pin Configuration



Pin Identification

Pin	Name	Function
1	MSB	Data Bit 1
2	2nd	Data Bit 2
3	3rd	Data Bit 3
4	4th	Data Bit 4
5	5th	Data Bit 5
6	LSB	Data Bit 6
7	V ⁺	Power Supply Positive
8	Analog Output	
9	Ground	Power Supply Ground
10	F.S. Range	Full Scale Range Setting
11	Current Adder	
12	Bipolar/Unipolar	Bipolar/Unipolar Control
13	V ⁻	Power Supply Negative
14	F.S. Adj.	Full Scale Adjust

Equivalent Circuit



83-002363B

Electrical Characteristics $T_A = +25^\circ\text{C}$, $V \pm = \pm 15\text{ V}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Linearity Error	NL		0.4	%FSR	Fig. 1, 2, 3
			0.45	%FSR	Fig. 1, 2, 3; $T_A = -20$ to $+80^\circ\text{C}$
Full Scale Temperature Coefficient (Note 2)	$\frac{\Delta I_{FS}}{I_{FS} - \Delta T}$	80	160	ppm/ $^\circ\text{C}$	Fig. 1 each bit "ON" after FS adjust $T_A = -20$ to $+80^\circ\text{C}$
				FSR	
Analog Output Offset Voltage:					
Unipolar			25	mV	Fig. 1 each bit "OFF" without FS adjust $T_A = -20$ to $+80^\circ\text{C}$
Bipolar (Note 3)		50		mV	Fig. 2; $\pm 5\text{ V}$ output without FS adjust
		100		mV	Fig. 3; $\pm 10\text{ V}$ output without FS adjust
Low Level Input Voltage (Note 4)	V_{IL}		0.5	V	Bit "ON"
High Level Input Voltage (Note 4)	V_{IH}	2.1		V	Bit "OFF"
Input Terminal Current	I_{IN}		5.0	μA	$0\text{ V} \leq V_{IN} \leq 5\text{ V}$
Analog Output FS Voltage:					
Unipolar		+10.00	+11.75	V	$R_L = 2\text{ k}\Omega$ Fig. 1; without FS adjust
Bipolar		+4.93	+5.94	V	Fig. 2; $\pm 5\text{ V}$ range; $R_L = 2\text{ k}\Omega$ without offset adjust and FS adjust
		-5.94	-4.93	V	
		+9.86	+11.89	V	Fig. 3; $\pm 10\text{ V}$ range; $R_L = 2\text{ k}\Omega$ without offset adjust and FS adjust
		-11.89	-9.86	V	
Supply Voltage Rejection Ratio	SVRR		0.15	%FSR/V	$\pm 12\text{ V} \leq V \pm \leq \pm 18\text{ V}$
Settling Time (Note 5)	T_S		3	μs	Error $\leq \frac{1}{2}$ LSB, $R_L = 5\text{ k}\Omega$, $C_L = 30\text{ pF}$
Power Consumption	P_D		250	mW	





Notes: 1. %FSR and ppm FSR are the percentage and parts per million against full scale, respectively.

2. The average value of the differential coefficient at $T_C = -20$ to $+80^\circ\text{C}$.

3. Care should be taken, since the temperature drift after bipolar offset adjustment has been made will become larger for ICs in which the offset voltage of the bipolar analog output is larger than the LSB value.


4. The input is active "Low."

5. When the load capacitance exceeds 30 pF there is a possibility of oscillation.


Typical Applications**Unipolar Operation, Output 0 to 10 V Range****Bipolar Operation (2), -10 V to +10 V Output****Bipolar Operation (1), Output -5 V to +5 V Range****Compensation against Capacitive Loads (1)**

Typical Applications (Cont.)

Compensation against Capacitive Loads (2)




7-Bit D/A Converter




Operating Characteristics

Output Response (1)




Output Response (2)



6


Glitch Waveform at 1/2 Scale




Application Circuits

Progressive comparison type A/D converter

Input : 0 to 10 V
Output : 6-bit straight binary
(parallel, serial)



83-002375C

Application Circuits (Cont.)**Tracking type A/D converter**

μ PC603

NEC

Description

The μPC610 is a high performance precision monolithic digital-to-analog converter which converts 10-bit binary coded digital signals to an analog DC output voltage. All of the necessary circuit blocks are incorporated on board the converter to make designing simple. With the built-in voltage reference and reference input, multiplier operation is also possible.

Features

- Full Scale Temperature: 100 ppm/°C max
- Linearity error: 0.2% (1/2 LSB of 8th bit) max
- Settling Time: 1.5 µs typ
- Built-in band-gap reference voltage source
- Multiplying type
- Sign-Magnitude binary code
- Low noise
- Low power dissipation

Ordering Information


Part Number	Package	Operating Temperature Range
μPC610D	Ceramic DIP	-20°C to +80°C

Absolute Maximum Ratings

T _A = 25°C	
Voltage Between V ⁺ and V ⁻	±18 V
Power Dissipation	500 mW
Analog Ground to Digital Ground	±0.5 V
Logic Input Voltage	-5 to +15 V
Reference Input Voltage	0 to +7 V
Reference Voltage Source Output Current	1.0 mA
Output Short Circuit Duration	Indefinite
Operating Temperature Range	-20 to +80°C
Storage Temperature Range	-55 to +150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration




83-002377A

Pin Identification

Pin	Name	Function
1	MSB	Data Bit 1
2	2nd	Data Bit 2
3	3rd	Data Bit 3
4	4th	Data Bit 4
5	5th	Data Bit 5
6	6th	Data Bit 6
7	7th	Data Bit 7
8	8th	Data Bit 8
9	9th	Data Bit 9
10	LSB	Data Bit 10
11	Digital Ground	
12	V ⁻ Supply	Power Supply Negative
13	Analog Ground	
14	V _{OUT} - Output	Voltage Output
15	Reference Input	
16	V ⁺ Supply	Power Supply Positive
17	Reference Output	
18	Sign Bit	Sign + or -

Equivalent Circuit



83-002378C

Electrical Characteristics $T_A = +25^\circ\text{C}$, $V^\pm = \pm 15\text{ V}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Resolution (Note 1)			11	Bit	Bipolar Operation
					Unipolar Operation
Linearity Error (Note 1)	NL	0.1	0.2	%FSR	$T_A = -20 \sim +80^\circ\text{C}$
Settling Time	T_S	1.5	6.0	μs	Final Value $\pm 20\text{ mV}$
Full Scale Temperature Coefficient (Note 2)		50	100	ppm/ $^\circ\text{C}$	Using internal reference voltage source
		30	60	ppm/ $^\circ\text{C}$	Using external reference voltage source
Reference Input Bias Current	I_{IS}	100	500	nA	
Reference Input Slew Rate	SR	1.5		V/ μs	
Reference Voltage	V_{REF}	2.2	2.4	2.6	V $R_L \geq 2\text{k}\Omega$
Zero Scale Offset Voltage		± 5	± 10	mV	Signbit "ON", other bits "OFF"
Zero Scale Offset Symmetry		± 1	± 5	mV	
Full Scale Output Offset		± 10	± 80	mV	
Supply Voltage Rejection Ratio	SVRR	0.015	0.15	%FSR/V	$\pm 12\text{ V} \leq V^\pm \leq \pm 18\text{ V}$
Power Dissipation	P_D		300	mW	
Logic Input Terminal Current	I_{IN}		10	μA	$V_{IN} = -5\text{ V} \sim +15\text{ V}$
High Level Input Voltage (Note 3)	V_{IH}	2.0		V	
Low Level Input Voltage (Note 3)	V_{IL}		0.8	V	
Full Scale Output Voltage (Note 4)	V_O	10.0	11.0	V	All bits "ON", $R_L \geq 2\text{k}\Omega$
		-11.0	-10.0	V	Signbit "OFF", other bits "ON", $R_L \geq 2\text{k}\Omega$

Notes: 1. Though the IC possesses a resolution of 10 or 11 bits, the linearity error is equivalent to 9 bits. In applications where perfect monotonicity is expected, employ the IC as an 8-bit D/A converter.

2. The average value of the differential coefficient at $T_A = -20^\circ\text{C}$ to $+80^\circ\text{C}$.



3. The digital input is active "High" binary code.

4. The value when the internal reference voltage is directly applied to the reference input terminals.

6



Typical Characteristics $(T_A = 25^\circ\text{C})$

Digital Input Response Characteristics


 $V_{REF} - V_O$ Characteristic

Typical Characteristics (Cont.)

($T_A = 25^\circ\text{C}$)




Output Noise Voltage




Typical Applications

Using internal reference voltage source




External reference and multiplier type



Application Circuits

8-Bit + sign A/D converter

Successive approximation type (sheet 1 of 2)




6


Application Circuits (Cont.)

8-bit + sign A/D converter

Successive approximation type (sheet 2 of 2)



Note: D, V_{IN} , V'_{IN} and V_O show in case when an input equivalent to an output of "101110110".

Application Circuits (Cont.)**Peak detector (positive/negative)**

Precautions for Usage

1. To absorb surges and prevent oscillation, bypass the power supply terminals with a capacitor of 0.01 μ F.
2. To utilize the characteristics of the μ PC610D in full, employ components of good stability for the full-scale adjustment resistor and the trimmer.
3. Since the settling time may increase or oscillation may occur in the case of capacitive loads, the μ PC610D should be used with load capacitance of 100 pF or less.
4. The output amplifier will saturate at: $|V_{REF}| \geq 3$ V in the case of multiplier type operation. In this case the response time and power supply current will increase.
5. Since the reference potential inside the μ PC610D is connected to the analog GND, common mode noise in regard to analog GND will present a direct error. Since analog GND and digital GND have independent circuits within the IC, these should be connected together outside the IC (if required).

Description

The μPC624 is a monolithic multiplying digital-to-analog converter designed for high speed performance and design/application flexibility. Advanced circuit design allows settling time of 85 ns. The outputs are high impedance dual complementary current types, which allow simple resistive loading, op-amp voltage conversion, and other configurations. The adjustable threshold logic input allows connection to all popular logic families.

Features

- Wide range multiplying capability
- Wide power supply range ± 5 V to ± 18 V
- High output impedance and compliance
- Variable logic threshold
- Direct interface to TTL, CMOS, PMOS
- Differential current outputs
- Pin to pin compatible with PMI'S DAC-08

Ordering Information


Part Number	Package	Operating Temperature Range
μPC624C	Plastic DIP	-20°C to +70°C
μPC624D	Ceramic DIP	-20°C to +80°C

Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$	
Supply Voltage	36 V
Logic Inputs	V^- to $(V^- + 36)$ V
Logic Threshold Control Voltage	V^- to V^+
Analog Current Outputs	4.2 mA
Reference Inputs	V^- to V^+
Reference Input Differential Voltage	± 18 V
Reference Input Current	5.0 mA
Power Dissipation, D or C Package	500 mW
Operating Temperature Range, D Package	-20 to +80°C
Operating Temperature Range, C Package	-20 to +70°C
Storage Temperature Range, D Package	-55 to +150°C
Storage Temperature Range, C Package	-55 to +125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration




83-002390A

Pin Identification

Pin	Name	Function
1	Threshold Control	
2	I_{OUT}	Current Output
3	V^-	Power Supply Negative
4	I_{OUT}	Current Output
5	MSB	Data Bit 1
6	2nd	Data Bit 2
7	3rd	Data Bit 3
8	4th	Data Bit 4
9	5th	Data Bit 5
10	6th	Data Bit 6
11	7th	Data Bit 7
12	LSB	Data Bit 8
13	V^+	Power Supply Positive
14	V_{REF}^+	Positive Reference Voltage
15	V_{REF}^-	Negative Reference Voltage
16	Compensation	Amp Compensation

Equivalent Circuit




83-002389B

Electrical Characteristics $T_A = +25^\circ\text{C}$, $V^\pm = \pm 15 \text{ V}$, $I_{\text{REF}} = 2.0 \text{ mA}$


Parameter	Symbol	Min.	Typ.	Max.	Limits	Unit	Test Conditions
Resolution		8	8	8		Bit	
Monotonicity		8	8	8		Bit	
Nonlinearity	NL			0.19	%FSR		
Settling Time	T_S		85	150	ns	$\pm \frac{1}{2} \text{ LSB}$, $R_L \leq 50 \Omega$ All bits ON/OFF	
Full Scale Temperature Coefficient			10	50	ppm/ $^\circ\text{C}$		
Output Voltage Compliance	V_{OC}	-10		+18	V	$\Delta I_{FS} \leq \frac{1}{2} \text{ LSB}$	
Full Scale Current	I_{FS}	1.94	1.99	2.04	mA	$V_{\text{REF}} = 10,000 \text{ V}$, $R_{\text{REF}} = 5,000 \text{ k}\Omega$	
Full Scale Symmetry	$ I_{FS} - I_{FS} $		± 1.0	± 8.0	μA		
Zero Scale Offset Current	I_{ZS}		0.2	2.0	μA		
Output Current Range	I_O	0	2.0	2.1	mA	$V^- = 5.0 \text{ V}$	
		0	2.0	4.2	mA	$V^- = 8.0 \text{ V to } -18 \text{ V}$	
Low Level Input Voltage	V_{IL}			0.8	V	$V_{LC} = 0 \text{ V}$, Bit "OFF"	
High Level Input Voltage	V_{IH}	2.0			V	$V_{LC} = 0 \text{ V}$, Bit "ON"	
Low Level Input Current	I_{IL}		-2.0	-10	μA	$V_{LC} = 0 \text{ V}$, $V_{IN} = -10 \text{ V to } +0.8 \text{ V}$	
High Level Input Current	I_{IH}		0.002	10	μA	$V_{LC} = 0 \text{ V}$, $V_{IN} = 2.0 \text{ V to } 18 \text{ V}$	
Logic Input Swing	V_{IS}	-10		+18	V		
Logic Threshold Range	V_{TH}	-10		+13.5	V	$V_{TH} \approx V_{LC} + 1.3 \text{ V}$	
Reference Bias Current	I_{b+}			-3	μA		
Reference Input Slew Rate	$\Delta I_{\text{REF}}/\Delta T$	4.0	8.0		mA/ μs	$R_{\text{REF}} \leq 200 \Omega$, $C_C = 0 \text{ pF}$	
Power Supply Voltage Rejection Ratio	$SVRR^+ \text{ V}$		0.0003	0.01	%FSR/%	$V^+ = 4.5 \text{ to } 18 \text{ V}$, $I_{\text{REF}} = 1 \text{ mA}$	
	$SVRR^- \text{ V}$		0.002	0.01	%FSR/%	$V^- = -4.5 \text{ to } -18 \text{ V}$, $I_{\text{REF}} = 1 \text{ mA}$	
Power Supply Current	I^+		2.5	3.8	mA		
	I^-		-6.5	-7.8	mA		
	I^+		2.4	3.8	mA	$V^+ = 5 \text{ V}$, $V^- = -15 \text{ V}$, $I_{\text{REF}} = 2 \text{ mA}$	
	I^-		-6.4	-7.8	mA	$V^+ = 5 \text{ V}$, $V^- = -15 \text{ V}$, $I_{\text{REF}} = 2 \text{ mA}$	
	I^+		2.3	3.8	mA	$V^\pm = \pm 5 \text{ V}$, $I_{\text{REF}} = 1 \text{ mA}$	
	I^-		-4.3	-5.8	mA	$V^\pm = \pm 5 \text{ V}$, $I_{\text{REF}} = 1 \text{ mA}$	

Typical Applications


Basic Positive Reference Operation



Basic Negative Reference Operation




Basic Unipolar Negative Operation




Typical Applications (Cont.)


Basic Bipolar Output Operation



Positive Low Impedance Output Operation




Negative Low Impedance Output Operation




Typical Applications (Cont.)

**Comparator Connection Method for A/D Conversion
(Positive Analog Input)**




83-002398A

**Comparator Connection Method for A/D Conversion
(Negative Analog Input)**



83-002399A

Low Impedance Output Operation (Both Outputs)

83-002397A


Note: For buffer amplifier, high slew rate op-amp is recommended to obtain fast settling time.

Interfacing with Various Logic Families

The logic threshold is set about 1.4 V above V_{LC} . This enables TTL level acceptance by simply grounding pin 1. By placing an appropriate voltage at the logic threshold control pin (pin 1), various threshold values are available for the other logic families.







TTL interface permission gives the interval logic threshold $-4 \text{ mV}/^{\circ}\text{C}$ temperature coefficient. $V_{TH} = V_{LC} + 1.4 \text{ V} - 0.004 \text{ V} \times (T_A - 25^{\circ}\text{C})$.



Anti-temperature coefficient circuits



Operating Characteristics

($T_A = 25^\circ\text{C}$)



Operating Characteristics (Cont.)(T_A = 25°C)**A/D Conversion Program List**

0000	MVI	A, 89H	: CONTROL WORD FOR 8255
0002	OUT	(8255)	: PROGRAM TO 8255
0004	MVI	B, 80H	: BIT POINTER INITIALIZE
0006	MOV	A, B	: BIT SET WORD
0007	BIT TEST	OUT (PORT B)	: BIT SET OUTPUT TO PB OF 8255
0009	MOV	C, A	
000A	NOP		
000B	IN	(PORT C)	: READ COMPARATOR
000D	RRC		: Ag → CARRY FLG
000E	JC	DEC POINTER	: COMPARATOR TEST
0011	MOV	A, C	
0012	SUB	B	: BIT RESET
0013	MOV	C, A	
0014	DEC POINTER	MOV A, B	
0015	RRC		: DECREMENT BIT POINTER
0016	JC	RETURN	: LSB WAS TESTED?
0019	MOV	B,A	
001A	ORA	C	: NEW BIT SET WORD
001B	JMP	BIT TEST	
001E	RETURN	RET (MAIN PROGRAM)	: CONVERSION END & RETURN TO MAIN PROGRAM
PROGRAM MEMORY		: 31 BYTE	
CONVERSION TIME		: 371 μ s (741 STATE) MAX, 323 μ s (645 STATE) MIN (@ $\phi + 2$ MHz)	
WORKING REGISTER		: B & C (C REGISTER; FINAL ANSWER MEMORY)	

μ PC624

NEC

Description

The μ PC6012 monolithic multiplying digital-to-analog converter is designed to set new standards of speed and accuracy for 12-bit converters. This device is the first 12-bit DAC to use standard processing without the need of thin film resistors and/or active trimming of individual devices. The μ PC6012 features high voltage compliance, and high impedance dual complementary outputs, which enable differential operation to effectively double the peak-to-peak output swing. The outputs can be used without op-amps in many applications.

Features

- Differential nonlinearity to $\pm 0.025\%$ FS max
- Fast setting time: 400 ns typical
- Full scale current 4 mA
- High output impedance and compliance: -5 to +10 V
- Differential current output
- High speed multiplying capability
- Direct interface to TTL, CMOS, ECL, HTL, NMOS
- Am6012 direct replacement

Ordering Information


Part Number	Package	Operating Temperature Range
μ PC6012C	Plastic DIP	0°C to +70°C

Absolute Maximum Ratings

$T_A = 25^\circ C$	
Power Supply Voltage Range, $V^+ - V^-$	36 V
Logic Input Voltage Range, $V \pm$	-5 to +18 V
Output Voltage Range, V_O	-8 to +12 V
Reference Input Voltage Range, V^+_{REF}	V^- to V^+
Reference Input Differential Voltage Range, $V^+_{REF} - V^-_{REF}$	± 18 V
Reference Input Current Range, I_{REF}	0 - 1.25 mA
Total Power Dissipation, P_T	500 mW
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-55 to +125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Pin Configuration



83-002412A

Pin Identification Table

Pin	Name	Function
1	MSB	Data Bit 1
2	2nd	Data Bit 2
3	3rd	Data Bit 3
4	4th	Data Bit 4
5	5th	Data Bit 5
6	6th	Data Bit 6
7	7th	Data Bit 7
8	8th	Data Bit 8
9	9th	Data Bit 9
10	10th	Data Bit 10
11	11th	Data Bit 11
12	LSB	Data Bit 12
13	V _{LC}	Threshold Control
14	V _{REF+}	Positive Reference Voltage
15	V _{REF-}	Negative Reference Voltage
16	Compensation	Amp Compensation
17	V ₋ Supply	Negative Supply Voltage
18	I _O	Current Out +
19	I _O	Current Out -
20	V ₊ Supply	Positive Supply Voltage

Block Diagram**Recommended Operating Conditions**

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Power Supply Voltage	V+	+4.5	+15		V	
	V-	-15	-10.8		V	
Ambient Temperature	T _A	0	+25	+70	°C	
Reference Input Current	I _{REF}	0.2	1.0	1.1	mA	
High Level Input Voltage	V _{IH}	+2.0	+18	V		V _{LC} = 0 V
Low Level Input Voltage	V _{IL}	-5.0	+0.8	V		V _{LC} = 0 V
Output Voltage Compliance	V _{OC}	-5.0	0	+10	V	DNL ≤ ±0.025% FSR

Electrical Characteristics $T_A = 0 \text{ to } 70^\circ\text{C}$, $V^\pm = \pm 15 \text{ V}$, $I_{REF} = 1.0000 \text{ mA}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Resolution		12	12	12	Bit
Monotonicity		12	12	12	Bit
Differential Nonlinearity	DNL		± 0.025	%FSR	
Nonlinearity	NL		± 0.05	%FSR	
Full Scale Output Current	I_{FS}	3.935	3.999	4.063	mA $V_{REF} = 10.000 \text{ V}$, $T_A = 25^\circ\text{C}$, $R_{14} = R_{15} = 10.000 \text{ k}\Omega$
Full Scale Temperature Coefficient	$\frac{\Delta I_{FS}}{I_{FS} - \Delta T}$		± 40	ppm/ $^\circ\text{C}$	
Full Scale Symmetry	$I_{FS} - I_{FS}$		± 2.0	μA	
Zero Scale Current	I_{ZS}		0.10	μA	
Settling Time	t_s	400		ns	$\frac{1}{2}$ LSB, $T_A = 25^\circ\text{C}$, all bits ON or OFF
Propagation Delay	t_{PLH}, t_{PHL}		50	ns	50% to 50%
Output Capacitance	C_0	35		pF	
Logic Input Current	I_{IN}		40	μA	$-5 \text{ V} < V_I < +18 \text{ V}$
Reference Bias Current	I_{b+}		-2.0	μA	
Reference Input Slew Rate	$ \Delta I_{REF}/\Delta t $	4.0	8.0	mA/ μs	$C_C = 0$, $R_{14} = 800 \Omega$
Supply Voltage Rejection Ratio	$ SVRR^+ $		± 0.001	%FSR/%	$V^+ = +13.5 \text{ to } +16.5 \text{ V}$, $V^- = -15 \text{ V}$
	$ SVRR^- $		± 0.001	%FSR/%	$V^- = +13.5 \text{ to } -16.5 \text{ V}$, $V^+ = +15 \text{ V}$
Power Supply Current	I^{+1}		8.5	mA	$V^+ = +5 \text{ V}$
	I^{-1}		-18.0	mA	$V^- = -15 \text{ V}$
	I^{+2}		8.5	mA	$V^+ = +15 \text{ V}$
	I^{-2}		-18.0	mA	$V^- = -15 \text{ V}$
Power Dissipation	P_{D1}		312	mW	$V^+ = +5 \text{ V}$, $V^- = -15 \text{ V}$
	P_{D2}		397	mW	$V^+ = +15 \text{ V}$, $V^- = -15 \text{ V}$


Typical Applications

There is a 1 to 4 scale factor between the reference current (I_{REF}) and the full scale output current (I_{FS}).


If $V_{REF} = +10\text{ V}$ and $I_{FS} = 4\text{ mA}$, the value of the R_{REF} is:

$$R^{+}_{REF} = \frac{4 \times 10\text{ V}}{4\text{ mA}}$$

$$R^{+}_{REF} = R^{-}_{REF}$$

Positive Reference Voltage


83-002413A

Negative Reference Voltage


83-002414B

Typical Applications (Cont.)

Unipolar Negative Output




Bipolar Output




Typical Applications (Cont.)

Unipolar Positive Output (Straight Binary)




83-002417B

Unipolar Negative Output (Complementary Binary)



83-002418B

Typical Applications (Cont.)**Symmetrical Offset**

83-002419B

μ PC6012

NEC

PRELIMINARY INFORMATION

Description

The μPD6900 is an 8-bit D/A converter for video signals. Although it is a CMOS converter ($V_+ = 5\text{ V}$), its conversion rate is very high because a high-speed CMOS processing technique and matrix current cell method are used.

With its low power consumption and conversion rate of 20Msps, this converter can be applied to various units such as digital video processing systems and high-speed facsimiles.

Features

- Conversion rate: 20 Megasamples/sec
- Linearity: $\pm 1/2$ LSB typ
- Reference voltage: 2.0 V typ
- Single 5 V power supply
- Low power consumption: 150 mW typ.
- TTL compatible digital input


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Power supply voltage	-0.3 to +7.0 V
Input/output terminal voltage	-0.3 to $V_+ + 0.3\text{ V}$
Operating temperature range	-10 to $+75^\circ\text{C}$
Storage temperature range	-40 to $+125^\circ\text{C}$

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



83-001907A

Pin Configuration

GND _D	1	V+
NC	2	DB ₈
CLK	3	DB ₇
I ₀	4	DB ₆
I ₀	5	DB ₅
AV+	6	DB ₄
I _{REF}	7	DB ₃
AV+	8	DB ₂
V _{REF}	9	DB ₁
f _{COMP}	10	GND _A
AV+	11	NC
	12	
	13	
	14	
	15	
	16	
	17	
	18	
	19	
	20	
	21	
	22	

83-001907A

6

Pin Identification

Pin	Symbol	Function
1	GND _D	Digital GND
2	NC	No connection
3	CLK	Clock input
4	I ₀	Complementary current output
5	I ₀	Current (analog) output
6	AV+	Analog power supply
7	I _{REF}	Full-scale current adjustment
8	AV+	Analog power supply
9	V _{REF}	Reference voltage input
10	f _{COMP}	Frequency compensation
11	AV+	Analog power supply
12	NC	No connection
13	GND _A	Analog GND
14	DB ₁	Digital input (MSB)
15	DB ₂	Digital input (2nd)
16	DB ₃	Digital input (3rd)
17	DB ₄	Digital input (4th)
18	DB ₅	Digital input (5th)
19	DB ₆	Digital input (6th)
20	DB ₇	Digital input (7th)
21	DB ₈	Digital input (LSB)
22	V+	Digital power supply

Ordering Information

Part Number	Package	Operating Temperature Range
μPD6900C	Plastic DIP	-20°C to +75°C

Pin Function**DB₁ to DB₈**

DB₁ to DB₈ are the 8-bit digital signal input terminals. DB₁ corresponds to MSB, and DB₈ corresponds to LSB.

CLK

CLK is the sampling clock input terminal. An 8-bit digital signal is latched within the IC by the rising edge of the sampling clock and is converted into an analog signal.

I_O

I_O is the analog output terminal. This output is current output. It outputs the current of 10 mA (typ) at the full scale (Reference voltage = 2 V, R_{REF} = 800 Ω).

I_O

I_O is the complementary current output terminal.

I_{REF}

I_{REF} is the full-scale current adjustment terminal. Normally, a resistance of 800 Ω is set between this terminal and GND_A. (When V_{REF} is 2.0 V, the full-scale current I_{FS} is 10 mA typ.)

V_{REF}

V_{REF} is the reference voltage input terminal. Normally, the input level is 2.0 V.

f_{COMP}

f_{COMP} is the terminal to which a frequency compensation capacitor should be connected. Normally, a capacitance of 1.0 μF is set between this terminal and GND_A.

AV+

AV+ is the power supply terminal (+5 V) for an analog system.

GND_A

GND_A is the ground terminal for an analog system.

V+

V+ is the power supply terminal (+5 V) for a digital system.

GND_D

GND_D is the ground terminal for a digital system.

NC

NC is a non-connection terminal, but normally it is connected to GND_A.

Recommended Operating Conditions

T_A = -20 to +75°C

Parameter	Symbol	Limit			Test Conditions
		Min.	Typ.	Max.	
Power supply voltage	V+, AV+	4.5	5.0	5.5	V
Reference voltage	V _{REF}	1.8	2.0	2.2	V
Reference resistance	R _{REF}		800		Ω
Sampling clock	f _{SAMP}	DC		20	MHz
Sampling clock low level pulse width	t _{PWL}	10			ns
Sampling clock high level pulse width	t _{PWH}	10			ns
Data set up time	t _S	20			ns
Data hold time	t _H	10			ns
Digital input high level	V _{IH}		2.7		V
Digital input low level	V _{IL}			0.4	V
Compensation capacitance	C _{COMP}	1.0			μF


Electrical Characteristics

T_A = -20 to +75°C, V+ = AV+ = 5 V ± 10%


Parameter	Symbol	Limit			Test Conditions
		Min.	Typ.	Max.	
Power supply current	I+		30	50	mA
Resolution			8		bit
Non-linearity error	NL	±1/2	±1		LSB
Differential non-linearity	DNL	±1/2	±1		LSB
Differential gain	DG	3	4	%	f _{SAMP} = 14.318 MHz
Differential phase	DP	1	3	°	f _{SAMP} = 14.318 MHz
Output compliance	V _O	2.5	3.0		V V+ = 5.0 V
Analog output delay time	t _d		40		ns
Settling time	t _{SET}		40		ns
Full-scale current	I _{FS}	9	10	11	mA
Zero-scale offset current	I _{ZS}			20	μA
Digital input capacitance	C _{IN}			30	pF
Digital input current	I _{IN}			10	μA

Typical Applications

Full-Scale Current (I_{FS}) Setting Method




Test Circuit




Typical Applications (Cont.)

Application Circuit



Timing Waveforms



Description

The μPD7011 is a low cost 8-bit NMOS digital-to-analog converter featuring single +5 V power supply operation and on board voltage reference. The serial interface option allows easy interface to the μCOM-43, -87, and -75 series of single chip microcomputers and the μPD7720 Signal Processing chip (SPI). In parallel mode the μPD7011 is easily connected to the 8080 and 8085 type bus structures by the bus interface facilities.

Features

- Single +5 V power supply
- Internal voltage reference
- Complementary current output
- Wide output compliance (2.4 V to 8 V)
- Serial interface with μCOM-43, -87, -75 and μPD7720 (SPI)
- Bus interface with 8080 and 8085A-2
- Pure binary and 2's complement code available in serial mode
- MSB 1st and LSB 1st serial input available
- Applications: CPU peripherals, toys, displays, instrumentation, speech synthesis
- Two performance ranges linearity error: μPD7011C, 1 LSB; μPD7011C-1, 1/2 LSB

Ordering Information

Part Number	Package	Operating Temperature Range
μPD7011C	Plastic DIP	-20°C to +70°C


Absolute Maximum Ratings

T_A = 25°C

Operating Temperature	-20°C to +70°C
Storage Temperature	-65°C to +125°C
All Input Voltages	-0.3 to V _{DD} + 0.3 V
Power Supply	-0.3 V to +7.0 V
Power Dissipation	300 mW
SO Pin Pull-up Voltage	V _{DD} + 0.3 V
I _O /I _G Output Pull-up Voltage	+10 V

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration




83-002472A

Pin Identification

Pin	Name	Function
1	V+	+5 V power supply
2	WR/SCK	WR: write SCK: serial shift clock
3	MODE	High: serial input mode Low: parallel bus input mode
4	I _O	Complementary current outputs (open drain)
5	I _O	
6	COMP	Frequency compensation
7	VREF(F)	Voltage reference output
8	VREF(S)	Reference sense
9	GND	Digital analog common GND
10	DB ₀ /SI	Serial data input (serial) LSB input (bus)
11	DB ₁	7th bit input (bus)
12	DB ₂	6th bit input (bus)
13	DB ₃	5th bit input (bus)
14	DB ₄ /SHIFT	Shift select; High: MSB 1st Low: LSB 1st 4th bit input (bus)
15	DB ₅ /CODE	High: 2s complement code Low: pure binary code 3rd bit input (bus)
16	DB ₆ /STB	Strobe input 2nd bit input (bus)
17	DB ₇ /SO	Serial output (open drain) MSB input (bus)
18	CS	Chip select

Block Diagram



83-002473C

DC Characteristics

$T_A = 25^\circ\text{C} \pm 2^\circ\text{C}$; $I_{FS} = 1 \text{ mA}$;
 $C_{COMP} = 0.1 \mu\text{F}$; $V+ = 5 \text{ V} \pm 5\%$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Resolution		8	8	8	Bits $-20^\circ\text{C} \text{ to } +70^\circ\text{C}$
Nonlinearity, 7011C-1	NL	0.25	0.5	LSB	$-20^\circ\text{C} \text{ to } +70^\circ\text{C}$
Nonlinearity, 7011C	NL	0.5	1	LSB	$-20^\circ\text{C} \text{ to } +70^\circ\text{C}$
Differential Nonlinearity	DNL	0.1	0.1	LSB	$-20^\circ\text{C} \text{ to } +70^\circ\text{C}$
Zero-Scale Error			0.5	LSB	$-20^\circ\text{C} \text{ to } +70^\circ\text{C}$
Zero-Scale Symmetry		-1.5	-1.0	0.5	LSB Note 1
Gain Error, 7011C-1			3	%FSR	Note 2
Gain Error, 7011C			5	%FSR	Note 2
Full-Scale Symmetry		-1.5	-1.0	-0.5	LSB Note 3
Reference Voltage	V_{REF}	1.41	2.0	2.59	V
Power Supply Current	I_{DD}	8	13	mA	
Logic Input Leakage	I_{ILK}	0.1	10	μA	$0 \leq V_{IN} \leq V+$
Low-Level Output Voltage	V_{OL}		0.5	V	S0 (Pin 17) $ I_{SINK} \leq 2 \text{ mA}$
Output Leakage	I_{OH}	0.1	10	μA	S0 (pin 17) $V_O = V+$
Full-Scale Drift		70		PPM/ $^\circ\text{C}$	$\Delta I_{FS}/\Delta T$
Supply Voltage 7011C-1 Rejection Ratio	SVRR		0.8	%FSR/V	$\Delta I_{FS}/\Delta T$
Supply Voltage 7011C Rejection Ratio	SVRR		1.2	%FSR/V	$\Delta I_{FS}/\Delta V+$
Analog Output Compliance		2.4	8.0	V	$\Delta I_{FS} \leq \frac{1}{1 \text{ LSB}}$

Notes: 1. Zero-scale symmetry is defined as follows:

$$255(I_O(ZS) - \bar{I}_O(ZS))/I_O(FS).$$

2. Gain error is defined as follows:

$$100(I_O(FS) \times 256/255 - 4I_{REF})/4I_{REF}.$$

3. Full-scale symmetry is defined as follows:

$$255(I_O(ZS) - \bar{I}_O(ZS))/I_O(FS).$$

Recommended Operating Conditions

Parameter	Symbol	Limits			
		Min.	Typ.	Max.	Unit
Supply Voltage	V^+	4.75	5.0	5.25	V
Reference Current	I_{REF}	225	250	275	μA
Full-Scale Current	I_{FS}	0.9	1.0	1.1	mA
Reference Force Terminal Voltage	V_{REF}	2.65	2.7	2.75	V
Low-Level Logic Input	V_{IL}	0		0.8	V
High-Level Logic Input	V_{IH}	2.0		V^+	V
Analog Output Pull-up Voltage	V_P	2.4		3.0	V
SO Pin 17 Output Pull-up Voltage	V_{OP}			V^+	V
Frequency Compensation Capacitor (See Note)	C_{COMP}	0.01	0.1	1.0	μF

Note: Using a frequency compensation capacitor larger than $1 \mu\text{F}$ will promote low noise operation of the μ PD7001C. However, the turn-on time at initial power on will increase.

AC Recommended Conditions

T_A = 25°C ± 2°C;
V₊ = 5 V ± 0.25 V; Note 1

Limits		Test Conditions			
Parameter	Symbol	Min.	Typ.	Max.	Unit
Serial Mode					
Serial Clock Setup Time	t _{SKCS}	30			ns SCK ↑ → CS ↓
CS Setup Time	t _{SCSK}	300			ns CS ↓ → SCK ↑
Data Setup Time	t _{SIK}	120			ns SI → SCK ↑
Data Hold Time	t _{HKI}	50			ns SCK ↑ → SI
High-Level Serial Clock Pulse Width	t _{WHK}	300			ns
Low-Level Serial Clock Pulse Width	t _{WLK}	300			ns
Strobe Hold Time	t _{HKST}	100			ns SCK ↑ → STB ↑
High-Level Strobe Pulse Width	t _{WHST}	200			ns
Low-Level Strobe Pulse Width	t _{WLST}	200			ns
Chip Select Hold Time	t _{HKCS}	0			ns SCK ↑ → CS ↓
Serial Clock Hold Time	t _{HCSK}	100			ns CS ↑ → SCK ↓
Strobe Setup Time	t _{SSTCS}	300			ns STB ↑ → CS ↓
Parallel Mode					
Address Setup Time	t _{AW}	0			ns CS ↓ → WR ↑
Low-Level WR Pulse Width	t _{WW}	200			ns
Address Hold Time	t _{WA}	0			ns WR ↑ → CS ↓
Data Setup Time	t _{DW}	180			ns DB → WR ↑
Data Hold Time	t _{WD}	0			ns WR ↑ → DB

Note: t_r, t_f ≤ 50 ns.

AC Characteristics


T_A = 25°C ± 2°C; V₊ = +5 V



Limits		Test Conditions			
Parameter	Symbol	Min.	Typ.	Max.	Unit
Analog Output Setting Time	t _{SET1}	1	3		μs Parallel Mode, Note 1
	t _{SET2}	1	3		μs Serial Mode, Note 2
Serial Data Delay Time	t _{OKO}		450		ns SCK ↑ → SO, Note 2
Delay Time T _D Floating S _Q	t _{FCS0}		250		ns CS ↑ → SO, High Impedance

Notes: 1. R_L ≤ 2 kΩ; C_L ≤ 20 pF.
2. R_L = 2 kΩ; C_L ≤ 20 pF.

Typical Applications

Connection Diagram



Timing Waveforms**Parallel Mode****Serial Mode**

μ PC7011

NEC

NEC

NEC Electronics Inc.

μPD6950
8-BIT CMOS VIDEO
A/D CONVERTER

PRELIMINARY INFORMATION

Description

The μPD6950 is an 8-bit A/D converter for video signals. Although it is a CMOS converter ($V_+ = 5\text{ V}$), its conversion rate is very high because a high-speed CMOS processing technique and full-parallel (flash) conversion method are used.

With its low power consumption and conversion rate of 20 Msps, this converter can be applied to various units such as digital video processing systems and high-speed facsimiles.

Features

- Resolution: 8 bits
- Conversion rate: 20 Msps ($V_+ = 5\text{ V}$)
- Linearity: $\pm 1/2 \text{ LSB}$ typ
- Reference voltage: 3.5 V typ
- Power supply: 5 V single
- Low power consumption (350 mW typ)
- Available in 24 lead DIP

Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$


Power Supply Voltage	-0.3 to +7.0V
Input/Output Terminal Voltage	-0.3 to $V_{DD} + 0.3\text{V}$
Analog GND Voltage	-0.3 to $V_{IN} + 0.3\text{V}$
Reference GND Voltage	-0.3 to +0.3V
Operating Temperature Range	-20 to +75 °C
Storage Temperature Range	-40 to +125 °C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Ordering Information

Part Number	Package	Operating Temperature Range
μPD6950C	Plastic DIP	-20 °C to +75 °C


Pin Configuration



83-001915A

Pin Identification

Pin	Symbol	Function
1	DB ₄	Digital output 4th
2	DB ₃	Digital output 3rd
3	DB ₂	Digital output 2nd
4	DB ₁	Digital output MSB
5	OVER	Overrange
6	AV+	Analog power supply
7	V+	Power supply
8	RT	Reference voltage (high voltage side)
9	GND _D	Digital GND
10	CLK	Clock input
11	V+	Power supply
12	AV+	Analog power supply
13	GND _A	Analog GND
14	GND _A	Analog GND
15	NC	No connection
16	V _{IN}	Analog input
17	NC	No connection
18	RB	Reference voltage (low voltage side)
19	GND _A	Analog GND
20	GND _D	Digital GND
21	DB ₈	Digital output LSB
22	DB ₇	Digital output 7th
23	DB ₆	Digital output 6th
24	DB ₅	Digital output 5th

Block Diagram

83-001914B

Electrical Characteristics $T_A = 25^\circ C, V = AV+ = 5V$, sampling rate = 20 MHz

Item	Symbol	Limit	Test Conditions
Current Consumption	I_{DD}	50	mA
Resolution	RES	8	bit
Non-Linearity	NL	1.5	LSB $V_{REF} = 3.5V$
Differential Gain	DG	5	% $f_{SAMP} = 14.318 \text{ MHz}$
Differential Phase	DP	5	° $f_{SAMP} = 14.318 \text{ MHz}$
Reference Resistance	R_{ref}	1.5	kΩ
Data Output High-Level Current	I_{OH}	1.0	mA $V_{OH} = 2.5V$
Data Output Low-Level Current	I_{OL}	1.8	mA $V_{OL} = 0.4V$

Recommended Operating Conditions $T_A = 25^\circ C$

Item	Symbol	Limit	Test Conditions
Power Supply Voltage	$V+, AV+$	4.5 5.0 5.5	V
Reference Voltage	V_{REF}	2.5 3.5 3.5	V
Sampling Clock	f_{SAMP}	20	MHz
CLK Input High Level	V_{IH}	2.7	V
CLK Input Low Level	V_{IL}	0.4	V
Output Code		Binary	

Pin Functions

DB₁ to DB₈

DB₁ to DB₈ are the 8-bit digital signal output terminals. The analog signal input to terminal 16 (analog input terminal) is converted and sent from these terminals as an 8-bit digital signal. DB₁ corresponds to MSB, and DB₈ corresponds to LSB.

OVER

OVER is the overflow output terminal. When the analog input level (terminal 16) exceed the value of V_{OVER}, a high level is sent from this terminal.

$$(V_{OVER} = (255 + 1/2) \text{ LSB}, 1\text{ LSB} = (V_{RT}-V_{RS})/256)$$

CLK

CLK is the A/D conversion clock input terminal. The analog data is latched on the rising edge of this clock. The internal encoder and latch circuit operations are synchronized with the timing pulses generated by this clock.

VIN

VIN is the analog input terminal. The analog signal to this terminal is converted on the rising edge of the CLK input clock and is sent from terminals DB₁ to DB₈ as an 8-bit digital signal.

RT

RT is the reference voltage input terminal on the high voltage side. It is the V_{REF} input terminal.

RB

RB is the reference voltage input terminal on the low voltage side. Normally, 0V is applied to this terminal.

AV+

AV+ is the power supply terminal for an analog system.

V+

V+ is the power supply terminal for a digital system.

GND_A

GND_A is the ground terminal for an analog system.

GND_D


GND_D is the ground terminal for a digital system.

NC

NC is a non-connection terminal, but normally, it is connected to GND_A.


Typical Applications


Test Circuit



Typical Applications (Cont.)

Application Circuit



Timing Waveform

83-001918A

Output Data Format

Analog input	Digital output								
	OVER	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8
V _{RB} to 1/2 LSB	0	0	0	0	0	0	0	0	0
1/2 LSB to 1+1/2 LSB	0	0	0	0	0	0	0	0	1
254 + 1/2 LSB to 255 + 1/2 LSB	0	1	1	1	1	1	1	1	1
255 + 1/2 LSB to V _{RT}	1	1	1	1	1	1	1	1	1
V _{RT} to V+	1	1	1	1	1	1	1	1	1

$$\text{LSB} = \frac{V_{RT} - V_{RB}}{256}$$

μ PD6950

NEC

Description

The μPD7001 is a high performance, low power, 8-bit CMOS analog-to-digital converter. Using the Successive Approximation Register (SAR) technique, the 7001 offers the designer the convenience of serial data output and microprocessor interface, with the versatility of four addressable multiplexed analog inputs and low power CMOS operation.

Features

- 4 channel multiplexed analog input
- Auto zero and full scale correction without external components
- Serial data output
- High input impedance 1000 MΩ
- Operates from a single +5 V supply
- Low power operation (CMOS)
- 140 µs conversion speed
- Linearity: 0.8% FSR

Ordering Information

Part Number	Package	Operating Temperature Range
μPD7001C	Plastic DIP	0°C to +70°C


Absolute Maximum Ratings

T_A = 25°C

Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to 125°C
Analog Input Voltage	-0.3 V to V+ + 0.3 V
Reference Input Voltage	-0.3 V to V+ + 0.3 V
Digital Input Voltage	-0.3 V to +12 V
Maximum Pull-up Voltage	+12 V
Supply Voltages	-0.3 V to +7 V
Power Dissipation	200 mW

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration




B3-002429A

Pin Identification

Pin	Name	Symbol	Function
1	End of Conversion	EOC	High impedance when CS = Low. Open drain output.
2	Data Latch	DL	MPX addresses are latched at the falling edge of DL input.
3	Serial Input	SI	Pin to accept MPX address data. Data read at the rising edge of SCK input.
4	Serial Clock	SCK	SCK controls the shift operation of I/O interface 8-bit shift register. Input.
5	Serial Output	SO	Conversion data in shift register are output at the falling edge of SCK. High impedance when CS = High. Open drain output.
6	Chip Select	CS	CS = High: A/D conversion mode CS = Low: Interface mode. Input.
7	Clock	CLO	Pin for clock oscillation.
8	Clock	CL1	Pin for clock oscillation.
9	Digital Ground	V _{SS}	Ground terminal. Tie to GND with analog GND externally.
10-13	Analog Inputs	A ₀ to A ₃	Analog input terminals.
14	Analog GND	GND	Ground terminal for analog inputs and references.
15	Reference Input	V _{REF}	Pin to set full scale voltage. V _{REF} ~ 2.5 V.
16	Power Supply	V+	+5 V

Block Diagram



83-002430C

DC Characteristics $T_A = +25^\circ\text{C} \pm 2^\circ\text{C}$; $f_{\text{clk}} = 400 \text{ kHz}$; $V+ = 5 \text{ V}, \pm 0.25 \text{ V}$, $V_{\text{REF}} = 2.500 \text{ V}$, Note 1

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Resolution			8	Bit	
Nonlinearity	NL		0.8	%FSR	
Full-Scale Error		1	2	LSB	
Full-Scale Error Temperature Coefficient		30		ppm/ $^\circ\text{C}$	
Zero Error			2	LSB	
Zero Error Temperature Coefficient		30		ppm/ $^\circ\text{C}$	
Total Unadjusted Error 1	TUE1		2	LSB	Note 4
Total Unadjusted Error 2	TUE2		2	LSB	Note 5
Analog Input Voltage	V_{IN}	0	V_{REF}	V	Note 1
Analog Input Resistance	R_{IN}	1000		M Ω	$V_1 = 0 \text{ to } V$
Conversion Time	t_{CONV}	140		μs	Note 2
Clock Frequency Range	f_{clk}	0.01	0.4	0.5	MHz
Clock Frequency Distribution	Δf_{clk}	± 5	± 20	%	$R = 27 \text{ k}\Omega$, $C = 47 \text{ pF}$, $f_{\text{CK}} = 400 \text{ kHz}$
Serial Clock Frequency	t_{SCK}	0.5		MHz	Note 3
High Level Voltage	V_{IH}	3.6		V	
Low Level Voltage	V_{IL}		1.4	V	
Digital Input Leakage Current	I_{ILK}	1.0	10	μA	$V_I = V_{\text{SS}} \text{ to } +10 \text{ V}$
Low Level Output Voltage	V_{OL}		0.4	V	$I_{\text{OL}} = 1.7 \text{ mA}$
Output Leakage Current	I_{OLK}	1.0	10	μA	$V_O = +10 \text{ V}$
Power Dissipation	P_D	5	15	mW	

Notes: 1. All digital outputs are put at a high level when $V_I > V_{\text{REF}}$.2. A/D conversion is started with \bar{CS} going high; at the final step of the first A/D conversion, $\overline{\text{EOC}}$ is low. The conversion time is:
 $t_{\text{CONV}} = 56/\text{CK}$ 3. For $'\text{SCK} < 500 \text{ kHz}$, the load capacitor (stray capacitance included) and the pull-up resistor, which are connected to serial output, are required to be not more than 30 pF and 4 k Ω respectively.4. $V+ = 5.0 \text{ V}$, $V_{\text{REF}} = 2.5 \pm 0.25 \text{ V}$.5. $V+ = 4.5 \text{ to } 5.5 \text{ V}$.

AC Characteristics

$T_A = +25^\circ\text{C} \pm 2^\circ\text{C}$; $f_{\text{clk}} = 400 \text{ kHz}$; $V+ = 5 \text{ V}$,
Note 1

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
EOC Hold Time	t_{HECS}	0		μs	$\overline{\text{EOC}}$ to $\overline{\text{CS}}$
CS Setup Time	t_{SCSK}	12.5		μs	$\overline{\text{CS}}$ to $\overline{\text{SCK}}$ Note 1
Address Data Setup Time	t_{SIK}	150		ns	
Address Data Hold Time	t_{HKI}	100		ns	
High Level Serial Clock Pulse Width	t_{WHK}	400		ns	
Low Level Serial Clock Pulse Width	t_{WCK}	400		ns	
Data Latch Hold Time	t_{HKDL}	200		ns	$\overline{\text{SCK}}$ to DL
Data Latch Pulse Width	t_{DKO}	200		ns	
Serial Data Delay Time	t_{DKO}	500	ns	$\overline{\text{SCK}}$ to SO , $R_L = 3 \text{ K}$ (Note 2), $C_L = 30 \text{ pF}$	
Delay Time to Floating SO	t_{FCSO}	250	ns	$\overline{\text{CS}}$ to High Impedance SO	
CS Hold Time	t_{HKCS}	200		ns	

Notes: 1. When $\overline{\text{CS}}$ is high, the μ PD7001 performs A/D conversion and does not accept any external digital signal. It remains at the previous state continuously. When $\overline{\text{CS}}$ is low, the data is exchanged with the external digital circuits. However, 5 internal clock pulses are needed before digital data is output. The rating corresponds to the 5 clock signal pulses:

$$t_{\text{SCSK}} (\text{min}) = 5/f_{\text{clk}}$$

2. The serial data delay time depends on load capacitance and pull-up resistance: $t_{\text{DKO}} = 2.3 \times R_L \times C_L + 100 \text{ ns}$.

Addressing the Inputs

One of the four analog inputs is selected by toggling the chip select line at pin 6 "low" and presenting a 2-bit serial code (from the host controller) to the Serial Input (SI) at pin 3.


The "channel select" data is sent to the upper 2 bits of the 9-bit shift register on the rising edge of the Serial Clock ($\overline{\text{SCK}}$) at pin 4 and loaded into the Data Latch on the falling edge of the Data Latch signal at pin 2.

Referring to figure 1 the analog input addressing sequence is:

- Chip Select ($\overline{\text{CS}}$ pin 6) toggled "low" or 0
- 2-bit "channel select" data presented to SI and pin 3
- Data shifted in on $\overline{\text{SCK}}$ rising edge
- Data Latch signal present at pin 2 (pulse is 200 ns min.)
- Mux address data latched on falling edge of DL signal.

Multiplexer Channel Selection

Input	D0	D1
A0	Low	Low
A1	High	Low
A2	Low	High
A3	High	High

Figure 1. Analog Channel Selection

The Conversion Process

When Chip Select (\overline{CS}) at pin 6 is "high," all external inputs (except the selected analog input) and outputs are disabled and the internal Sequence Controller controls the conversion process on the selected analog input via the A/D converter section.

The A/D converter section is comprised of the comparator and buffer amplifier, the successive approximation register and an 8-bit digital to analog (D/A) converter. Because the SAR technique requires the input voltage be stable during the conversion process, it is recommended that a low pass filter and a sample and hold circuit precede the analog input. Failure to present stable input voltage will result in conversion errors.

A single conversion requires 56 internal clock periods, which are clock periods generated by the Sequence Controller Clock (CL0) and CL1 at pins 7 and 8 respectively. The internal clock speed is set by R_{CL} and C_{CL} and the values shown in figure 2 are recommended for proper timing.

The final step in the conversion process is the transfer of converted data to the shift register and signaling (to the external controlling device) that the converted data is available for reading, via the End of Conversion (EOC) pulse at pin 1.


If the data is not to be read then the Chip Select (\overline{CS}) line is kept in the "high" state and the Sequence Controller begins the next conversion of the last selected analog channel. Note again that "channel select" data and "converted" data output can only be initiated while the Chip Select line is "low." The sequence of data conversion and output is shown in figure 2.

Sequence:

- Analog channel selection (1 of 4):
 \overline{CS} = "low"
- Analog-to-digital conversion (internal):
 \overline{CS} = "high"
- Internal load of "converted data" to shift register (56 internal clock cycles):
 \overline{CS} = "high"
- EOC signals data ready to external controller:
 \overline{CS} = "high"
- Output of serial data to controlling device and/or refresh of analog input select data:
 \overline{CS} = "low"


Stability of the analog input voltage level is critical to the conversion accuracy of the μ PD7001, as with any SAR type converter, during the conversion cycle. When \overline{CS} is "high," the converter responds to whatever voltage level is present at the selected input. For DC level sampling from remote sensors a low pass filter (similar to that shown in figure 3) and a sample and hold circuit (such as the μ PC398) is recommended.

Figure 2. Digital Data Output










6

Figure 3. Low Pass Filter Circuit




Operating Characteristics




Operating Characteristics (Cont.)Total Unadjusted Error vs. V_{REF}


Clock Oscillation Frequency vs. Current Characteristics



Output Sink Current vs. Saturation Voltage Characteristics



Supply Voltage vs. Current Characteristics



μ PD7001

NEC

Description

The μPD7002 is a high performance, low power, 10-bit CMOS analog-to-digital converter. Using the integrating technique the 7002 offers the designer full microprocessor interface, four multiplexed analog inputs, and low power CMOS construction.

Features

- 8- or 10-bit resolution (selectable)
- 4 channel multiplexed analog input
- Auto zero and full scale correction without external components
- High input impedance — 1000 MΩ
- Internal status register can be accessed by host controller
- Operates from single +5 V supply
- Interfaces to most 8-bit microprocessors
- Low power operation (CMOS)
- 5 ms conversion speed (10 bits with f_{CK} = 2 MHz)
- Available in two performance ranges:
Conversion accuracy (maximum with
T_A = 0 to +50°C):
μPD7002C-1 0.1% FSR
μPD7002C 0.2% FSR

Ordering Information


Part Number	Package	Operating Temperature Range
μPD7002C	Plastic DIP	-20°C to +70°C

Absolute Maximum Ratings

T _A = +25°C	
Operating Temperature	-20°C to +70°C
Storage Temperature	-65°C to +150°C
Power Supply Voltage	-0.3 V to +7.0 V
All Input Voltages	-0.3 V to V+ 0.3 V
Power Dissipation	300 mW
Analog GND Voltage	± 0.3 V

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration




83-002445A

Pin Identification

Pin	Name	Function
1, 2	X ₀ , X ₁	External clock input
3	GND	TTL ground
4, 6	C ₁	Integrating capacitor
5, 7	GD	Guard
8	V _{REF}	Reference voltage input
9	GND	Analog ground
10	CH ₃	Analog channel 3
11	CH ₂	Analog channel 2
12	CH ₁	Analog channel 1
13	CH ₀	Analog channel 0
14	V+	Voltage (+5 V)
15-22	D ₇ -D ₀	Data bus
23	CS	Chip select
24, 25	WR, RD	Control bus
26, 27	A ₀ , A ₁	Address bus
28	EOC	End of conversion interrupt

Block Diagram



83-002446C

Digital I/O Pin Function

Pin	Symbol	Name	I/O	Function
1, 2	X ₀ , X ₁	Xtal	—	Xtal OSC. X ₁ can be used as the input of external clock.
15-22	D ₇ -D ₀	Data Bus	Three-state (1 TTL) I/O	A/D conversion data (High and Low Byte) and internal status output to 8-bit Data Bus. MPY Address, 8/10 select and flag data input from bus. High impedance when μPD7002 is not enabled (CS = High).
23	CS	Chip Select	Input	Low level of CS makes other input pins (WR, RD, A ₀ , A ₁) enable and data transmission and receiving are possible through data bus pins.
24	WR	Write	Input	When WR = Low, μPD7002 receives new data from data bus.
25	RD	Read	Input	When RD = Low, μPD7002 transmits conversion data and internal status to data bus.
26, 27	A ₀ , A ₁	Address	Input	A ₀ , A ₁ designate the data in data bus (High, Low, Status Byte).
28	EOC	End of Conversion	Output (1 TTL)	EOC indicates the end of conversion to external chips. Read mode operation (high byte output) resetable EOC.

DC Characteristics $T_A = 0^\circ\text{C}$ to $+50^\circ\text{C}$; $V+ = +5 \text{ V} \pm 0.25 \text{ V}$ $V_{\text{REF}} = +2.50 \text{ V}$, $f_{\text{clk}} = 1 \text{ MHz}$, $C_{\text{INT}} = 0.033 \mu\text{F}$, 10-Bit Mode

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Resolution, 7002C-1		10	11	12	Bits
Resolution, 7002C		9	11	12	Bits
Nonlinearity, 7002C-1		0.05	0.1	%FSR	
Nonlinearity, 7002C		0.1	0.2	%FSR	
Full Scale Error, 7002C-1		0.05	0.1	%FSR	
Full Scale Error, 7002C		0.1	0.2	%FSR	
Zero Scale Error, 7002C-1		0.05	0.1	%FSR	
Zero Scale Error, 7002C		0.1	0.2	%FSR	
Full Scale Temperature Coefficient		10		ppm/ $^\circ$	
Zero Scale Temperature Coefficient		10		ppm/ $^\circ\text{C}$	
Analog Input Resistance	R_{IN}	1000		$\text{M}\Omega$	$V_{\text{IN}} = 0 \text{ to } V+$
Total Unadjusted Error 1, 7002C-1	TUE1	0.05	0.1	%FSR	
Total Unadjusted Error 1, 7002C	TUE1	0.1	0.2	%FSR	
Total Unadjusted Error 2, 7002C-1	TUE2	0.05	0.1	%FSR	
Total Unadjusted Error 2, 7002C	TUE2	0.1	0.2	%FSR	
Clock Input Current	I_{clk}	5	50	μA	X_1 pin can be used as an external CMOS level clock input. When external clock is applied, X_0 pin should be left open.
High Level Output Voltage	V_{OH}	$V+ - 1.5$		V	$I_0 = -1.6 \text{ mA}$, $T_A = -20 \text{ to } +70^\circ\text{C}$
Low Level Output Voltage	V_{OL}		0.45	V	$I_0 = 1.6 \text{ mA}$, $T_A = -20 \text{ to } +70^\circ\text{C}$
Digital Input Leakage Current	I_{ILK}	1	10	μA	$0 \leq V_{\text{IN}} \leq V+$
Output Leakage Current	I_{OLK}	1	10	μA	$0 \leq V_{\text{IN}} \leq V+$
Power Dissipation	P_D	15	25	mW	

AC Characteristics $T_A = +25^\circ\text{C}$; $V+ = +5 \text{ V} \pm 0.25 \text{ V}$, $V_{\text{REF}} = +2.5 \text{ V}$, $f_{\text{clk}} = 1 \text{ MHz}$, $C_{\text{INT}} = 0.033 \mu\text{F}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Conversion Speed (10 bit)	t_{CONV}	8.5	10	15	ms	
Conversion Speed (8 bit)	t_{CONV}	2.4	4	5	ms	
Address Setup Time \bar{CS} , A_0, A_1 to \bar{WR}	t_{AW}	50			ns	
Address Setup Time \bar{CS} , A_0, A_1 to \bar{RD}	t_{AR}	50			ns	
Address Hold Time \bar{WR} to \bar{CS} , A_0, A_1	t_{WA}	50			ns	
Address Hold Time \bar{RD} to \bar{CS} , A_0, A_1	t_{RA}	50			ns	
Low Level \bar{WR} Pulse Width	t_{WW}	400			ns	
Low Level \bar{RD} Pulse Width	t_{RR}	400			ns	
Data Setup Time Input Data to \bar{WR}	t_{DW}	300			ns	
Data Hold Time \bar{WR} to Input Data	t_{WD}	50			ns	
Output Delay Time \bar{RD} to Output Data	t_{RD}		300		ns	Note 1
Delay Time to High Z Output \bar{RD} to Floating Output	t_{DF}		150		ns	

Note: 1 TTL load + 100 pF.



Recommended Operating Conditions $T_A = +25^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Supply Voltage	$V+$	4.75	5.00	5.25	V	
Reference Voltage	V_{REF}	2.25	2.50	2.75	V	
Analog Input Voltage	V_{IN}	0	V_{REF}	V		Note 1
Clock Frequency	f_{clk}	0.5	1	3	MHz	Note 2
Integrating Capacitor	C_{INT}	0.029	0.033		μF	
High Level Input	V_{IH}	2.2		V		Note 3
Low Level Input	V_{IL}		0.8	V		Note 3
High Level Clock Input	V_{XHL}	$V+$	-1.4	V		Note 3
Low Level Clock Input	V_{XLH}		1.4	V		Note 3


Notes: 1. Negative voltage input ($< -0.2 \text{ V}$) decreases the input impedance. Furthermore, conversion error for the input through another MPX channel also increases.

Notes [Cont.]:

- Integrating capacitor: C_{INT} depends on clock frequency and can be obtained as follows $C_{\text{INT}}(\mu\text{F}) = 0.033/f_{\text{clk}}$ (MHz). Note that conversion time is inversely proportional to the clock frequency.
- $T_A = -20^\circ\text{C}$ to $+70^\circ\text{C}$, $V+ = +5 \text{ V} \pm 0.25 \text{ V}$.


Timing Waveforms**Write Mode****Read Mode**

Timing Waveforms (Cont.)




6

Read Mode (Status, Low Byte)






Read Mode (High Byte)



There is some uncertainty whether EOC is set or not, when data read operation is made simultaneously with the end of A/D conversion. Furthermore, the reading error occurs at this time, so in this case a dual read operation is recommended.

Operating Characteristics



Addressing the Inputs

One of the four analog inputs is selected by initiating a write mode from the external controller with the control signals as follows: CS (pin 23) = "low," RD (pin 25) = "high," WR (pin 24) = "low," A1 (pin 27) and A0 (pin 26) = "low."

The analog input select data is presented to D0 (pin 22) and D1 (pin 21) and the desired channel (1 to 4) is selected. The conversion resolution mode is also selected during "write" mode by presenting a "high" for 10-bit mode or "low" for 8-bit mode, to D3 at pin 19.

Sequence

- Initiate "write" mode ($\overline{CS} = 0$, $\overline{RD} = 1$, $\overline{WR} = 0$, A1/A2 = 0).
- Present data for analog channel select to D0, D1.

D0	D1
CH0 = L	L
CH1 = H	L
CH2 = L	H
CH3 = H	H

- Present conversion resolution data to D3.

10 BIT = H
8 BIT = L

During the write mode the only available function of the μ PD7002 is data input from the controlling system. When the write function is terminated the A/D conversion process starts.

The Conversion Process

During the "write" mode the internal sequence controller is initialized and ready to take control of the conversion process on the rising edge of the write pulse. All conversion functions take place with the μ PD7002 in the "not selected" mode with the control signals set at: CS = "low," RD and WR "high . . . A0" and A1 "don't care." In the A/D section the analog signal is input via the multiplexer and compared to V_{REF} at pin 8 (V_{REF} sets the maximum full-scale input signal which can be converted). At this point the internal sample and hold for auto zero function and full scale correction are accomplished.

The processed analog signal is then passed to the analog section where the integrating capacitor is charged for a given time period controlled by the clock. In this case the period is 8192 clock periods. The capacitor is then terminated to ground and the falling slope is measured by the number of clock cycles to the zero crossing point. The number of clock cycles from peak to zero (falling slope) is proportional to the value of V_{IN} . The integrator is then set up for the next conversion cycle.

The digital section converts the pulses from the analog section to 12-bit code and sends the converted code to the conversion data register where the data is latched and ready for "reading" by the controlling device. The data is then "read" in two bytes by addressing A0 and A1 while in the read mode. A1 = "low" A0 = "high" reads the high data byte (D0 to D7), and A1 = "high" A0 = "either" reads the low data byte (D7 to D4). During the low data byte read D0 to D3 are low and the data on D4 and D5 (bits 11 and 12) may not be accurate data.

The internal status can also be checked while in the read mode by setting A0 and A1 both "low."

Operation of Individual Sections

Sequence Controller (See Sequence Chart)

The Sequence Controller controls the internal sequence of A/D conversion and the operation of the three-state I/O buffer. It is initialized by the write mode operation (analog MPX address and 10-/8-bit choice). After the write mode operation, the Sequence Controller starts the A/D conversion, and outputs an \bar{EOC} signal when the conversion is completed. There is no power-on-reset circuitry.

A/D Conversion Block

In the A/D section, an analog signal is input through the MPX and is compared to V_{REF} , after which it is converted to a digital output signal. Full scale analog input is equal to V_{REF} . GND as an analog input is equal to zero scale. A/D conversion time depends on both analog input voltage and conversion mode (10/8 bit).

Three-State I/O Port Section

The three-state I/O port section is controlled by the Sequence Controller. It accepts the MPX address input and conversion mode input (10-/8-bit choice). The three-state I/O port section outputs the internal status and conversion data high/low bytes.

Conversion Data Latch

After the end of conversion, the A/D section outputs new data to the Data Latch. The output of the Data Latch is connected to the three-state I/O ports, and the data can be read at any time. When Data Read occurs simultaneously with an internal data transfer, a read error occurs. Therefore, two read operations should be made, unless Data Read occurs after the end of conversion.

Status Latch

The status latch stores the status data internal to the chip, and the internal operation state can be referenced by the status data. Status includes the following:

BUSY, EOC: Internal sequence state of μ PD7002. Write mode operation sets BUSY, and this is reset at the end of conversion. EOC is set at the end of conversion, and High Byte Read Operation resets EOC.

MSB, 2nd; 10-/8-Bit Flag MPX

The data stored in the conversion Data Latch when the status reading operation is made can be output. Therefore, the data is refreshed at the end of conversion.

Access to the μ PD7002 from the CPU can be made by both interrupt and polling methods. In the interrupt method use \bar{EOC} as an interrupt signal. In the polling method, use \bar{EOC} and \bar{BUSY} in Status Byte.

After the A/D conversion, the data in the conversion Data Latch does not change, and can be read repeatedly. Therefore, fundamental instructions like Load, Store, Move, etc. can be used to access data (by placing the address of the μ PD7002 in memory area). Note that the access time (t_{RD}) and the data setup time (t_{DW}) of the μ PD7002 are longer than that of the 8080 and 8085. The following program example shows the accessing of the μ PD7002 by polling method in an 8080-based system.

MPX Channel Address Functions

MPX Address Bit	Analog Input Channel			
	CH0	CH1	CH2	CH3
D1	L	L	H	H
D0	L	H	L	H

Control Terminal Functions

Control Terminals						Internal Function	Data I/O Terminals
CS	RD	WR	A ₁	A ₇	Mode		
H	x	x	x	x	Not selected	—	High impedance
L	H	H	x	x	Not selected	—	High impedance
L	H	L	L	L	Write mode	Data latch A/D start	Input status, D ₁ , D ₀ = MPX address D ₃ = 8-bit/10-bit conversion designation. Note 1, D ₇ = Flag input.
L	H	L	L	H	Not selected	—	High impedance
L	H	L	H	L	Not selected	—	High impedance
L	H	L	H	H	Test mode	Test status	Input status, Note 2
L	L	H	L	L	Read mode	Internal status	D ₇ = EOC, D ₆ = BUSY, D ₅ = MSB, D ₄ = 2nd MSB, D ₃ = 8/10, D ₂ = Flag Output, D ₁ = MPX, D ₀ = MPX
L	L	H	L	H	Read mode	High data byte	D ₇ –D ₀ = MSB – 8th bit
L	L	H	H	L	Read mode	Low data byte	D ₇ –D ₀ = 9th – 10th bit
L	L	H	H	H	Read mode	Low data byte	D ₃ –D ₀ = L

Notes: 1. Designation of number of conversion bits: 8 bit = L; 10 bit = H.

2. Test Mode: used for inspecting the device. The data input-output terminals assume an input state and are connected to the A/D counter. Therefore, the A/D conversion data read out after this is meaningless.

Bit Function

Bit	I/O	Write Mode		Read Mode			
		Function	Status Output	High Byte Output		Low Byte Output	
				10-Bit Note 2	8-Bit	10-Bit Note 2	8-Bit
D ₇	Output	EOC	MSB	MSB	9th	Not 3	Not 3
D ₆	Output	Busy	2nd	2nd	LSB	Not 3	Not 3
D ₅	Output	MSB Note 1	3rd	3rd	Q ₁₁	Not 3	Not 3
D ₄	Output	2nd Bit Note 1	4th	4th	Q ₁₂	Not 3	Not 3
D ₃	I/O	10/8-Bit	10/8-Bit Note 1	5th	5th	Low	Low
D ₂	I/O	Flag input	Flag Output Note 1	6th	6th	Low	Low
D ₁	I/O	MPX Address	MPX Note 1	7th	7th	Low	Low
D ₀	I/O	MPX Address	MPX Note 1	8th	8th	Low	Low

Notes: 1. Previous conversion data.


2. In 10-bit mode, the μ PD7002 operates as a 12-bit converter. Therefore, 11th and 12th bit data appear at Q₁₁ and Q₁₂, and the output of Q₁₁ and Q₁₂ varies with analog input; however, the data contain internal noise and are meaningless.

3. Not to be determined.


Typical Applications



1. The high level input voltage of the μ PD7002C is 2.2 V. In a minimum component system configuration, tying 50 k Ω resistors to DB₀-DB₇, A₀, A₁, CS, RD, and WR is recommended. The fan-out of DB₀-DB₇ is 1 TTL level. In larger systems, use bus drivers as shown here.
2. Use EOC as an interrupt signal if you have an interrupt-driven system.
3. Use a 100 Hz low pass filter to decrease the conversion error. Using the diode protection circuit shown here is effective protection against high voltage surges.
4. The μ PD7002 uses the integration technique for A/D conversion, and it operates at a very low current level. The external integrating capacitor (C_{INT}) is directly connected to the internal integrator. Using the guard pattern as shown below makes the operation less sensitive to leakage current.
5. Capacitors are tied to the X and X₀ pins to stabilize the oscillation, use a ceramic capacitor about 50 pF. About 50 ms is required for stable oscillation after initial power-on. Therefore, the first Write Mode Operation should occur after this interval.

Typical Microprocessor Interface




Use of Bus Drivers



Typical Applications (Cont.)**Diode Protection Circuit****Guard Pattern****Noise Reduction**

The μ PD7002 is an integrating A/D converter; however, it operates at a relatively high speed and the normal mode noise rejection cannot be expected. Observance of the following points will minimize noise induction to the input of the analog circuit.

- Use lower impedance in GND connection
- Place the bypass capacitors for supply voltage and V_{REF} and analog input close to the μ PD7002 (one point GND is also effective)
- Isolate analog circuitry from digital circuitry:
 - Component layout
 - GND wire layout
 - Shielding of analog circuitry (pin configuration of the μ PD7002 is suitable for the layout shown in the next figure)

Shield for Analog Circuitry

Description

The μPD7003 is a high speed, high performance, low power, 8-bit analog-to-digital Converter designed to be easily interfaced to the 8080 and 8086, 8- and 16-bit microprocessors. Using the parallel conversion technique, the μPD7003 features a conversion speed of 4 μ s and eliminates the need of sample and hold circuits in most applications. The μPD7003 is also capable of running under DMA control using a DMA controller such as the μPD8257. Available in a 24-pin ceramic/plastic DIP, the μPD7003 is the ideal converter for high speed 8-bit designs.

Features

- High speed conversion (250 k samples/sec. max.)
- Input consists of 255/1 matched autozeroed comparators
- No missing codes over temperature range
- Linearity ± 1.25 LSB max.
- Three-state outputs
- Overrange output
- Operates from single +5 V supply
- Low power consumption (50 mW)

Ordering Information

Part Number	Package	Operating Temperature Range
μPD7003C	Plastic DIP	-20°C to +70°C
μPD7003D	Ceramic DIP	-20°C to +80°C


Absolute Maximum Ratings

T_A = 25°C

Operating Temperature, C Package	-20 to +70°C
Operating Temperature, D Package	-20 to +70°C
Storage Temperature	-65 to +125°C
All Input Voltages	-0.3 to V ₊ +0.3 V
Power Supply	-0.3 to +7 V
Power Dissipation	300 mW
Analog GND Voltage	±0.3 V

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration



83-002458A

Pin Identification

Pin	Name	Function
1	DB ₁	7th bit output
2	DB ₂	6th bit output
3	NC	Non connection
4	DB ₃	5th bit output
5	DB ₄	4th bit output
6	DB ₅	3th bit output
7	DB ₆	2th bit output
8	DB ₇	MSB output
9	OVER	Overrange output
10	V ₊	Power supply (+5 V)
11	V _{REF}	Reference voltage input (positive)
12	V ₊	Power supply (+5 V)
13	MODE	MODE control (note 1)
14	TEST	Low: Device test (used for inspecting the device) High: Conversion
15	CLK	Low: Previous data output High: Quantizing
16	CS	Chip select
17	DACK	DMA Acknowledge
18	OE	Low: Data output High: High impedance
19	AGND	Analog ground
20	V _{IN}	Voltage input
21	V _{REF(GND)}	GND for V _{REF}
22	AGND	Analog ground
23	GND	Digital ground
24	DB ₀ (LSB)	LSB


Pin Identification (Cont.)

Pin	Name	Function
19	GND _A	Analog ground
20	V _{SIN}	Analog input
21	V _{REFN}	Reference voltage input (negative) (Note 2)
22	GND _A	Analog ground
23	GND _D	Digital Ground
24	DB0	LSB output

Notes: 1.

Inputs		8-Bit Register
Mode	\overline{OE}	
1	1	Data refreshed with every CONV ↓
.....	0
0	1
.....	0	No change

2. Tie to the analog ground unless external zero adjustment required.

Block Diagram


83-002459C

DC Characteristics $T_A = +25^\circ\text{C}$, $V+ = V_{\text{REF}} = 5.0 \pm 0.25 \text{ V}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Power Supply Current	I_{CC}	6.0	18.0	mA	$t_{CY} = 4.0 \mu\text{s}$, $t_{WLC} = 2.0 \mu\text{s}$ Note 1
High Level Output Voltage	V_{OH}	2.8		V	$I_O = -2.0 \text{ mA}$
Low Level Output Voltage	V_{OL}		0.4	V	$I_O = -1.0 \text{ mA}$
Digital Input Leakage Current	I_{ILK}	1	10	μA	$0 \text{ V} \leq V_{IN} \leq V+$
Digital Output Leakage Current	I_{OLK}	1	10	μA	$0 \text{ V} \leq V_O \leq V+$
Reference Input Current	I_{REF}	1.19	1.79	3.57	CLK = H or L Note 1
Analog Input Resistance	R_{IN}	1	35	k Ω	$V_{EN} = 2.5 \text{ V}$, $t_{CY} = 4 \mu\text{s}$, $t_{WLC} = 2 \mu\text{s}$ Note 2
Reference Input Capacitance	C_{REF}	100		pF	$f_{\text{clk}} = 1 \text{ MHz}$; unmeasured pins returned to Ground
Analog Input Capacitance	C_{IN}	100		pF	$f_{\text{clk}} = 1 \text{ MHz}$; unmeasured pins returned to Ground
Power Dissipation	P_D		50	mW	$t_{CY} = 4.0 \mu\text{s}$, $t_{WLC} = 2.0 \mu\text{s}$

Notes: 1. This means DC current. Tie the bypass capacitors (electrolytic capacitor $\geq 10 \mu\text{F}$, ceramic capacitor $\approx 0.01 \mu\text{F}$) to $V+$ and V_{REF} pins, in order to absorb rush current ($\approx 10 \text{ mA}$).

2. DC input equivalent circuit is shown below.



Tie the bypass capacitor ($> 0.01 \mu\text{F}$) to the analog input pin. 3 mA peak current flows into this pin.

AC Characteristics $T_A = 25 \pm 2^\circ\text{C}$; $V+ = 5.0 \text{ V}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Delay Time	t_{DEO}	100	350	ns	$\overline{OE} \downarrow \rightarrow DO$
	t_{DCO}	150	450	ns	$CONV \downarrow \rightarrow DO$
	t_{DSO}	100	350	ns	$CS \downarrow \rightarrow DO$
	t_{DCOVR}	100	350	ns	$CONV \downarrow \rightarrow OVER$
Delay Time to Floating	t_{FEO}	70	200	ns	$\overline{OE} \uparrow \rightarrow DO$
	t_{FSO}	150	450	ns	$CS \uparrow \rightarrow DO$

Conversion Characteristics $T_A = 25 \pm 2^\circ\text{C}$; $V+ = V_{\text{REF}} = 5.0 \text{ V}$ $t_{CY} = 4.0 \mu\text{s}$; $t_{WLC} = 2.0 \mu\text{s}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Resolution	RES	8	8	8	Bits -20°C to $+80^\circ\text{C}$
Nonlinearity	NL			± 1.25	LSB
Full Scale Error				± 1.00	LSB
Full Scale Error Temperature Coefficient			20		ppm/ $^\circ\text{C}$
Zero Scale Error			-0.75	+0.75	LSB
Zero Scale Error Temperature Coefficient			20		ppm/ $^\circ\text{C}$

Note: μ PD7003C: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$.

Recommended Operating Conditions $T_A = 0^\circ\text{C}$ to 70°C : μ PD7003C, $T_A = -20^\circ\text{C}$ to $+80^\circ\text{C}$: μ PD7003D

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Supply Voltage	V+	4.75	5.0	5.25	V
Reference Input Voltage	V _{REF}	4.0	V+	V+	V
Analog Input Voltage	V _{IN}	-0.1	V+	+0.1	V
High Level Logic Input	V _{IH}	2.4	V+		V
Low Level Logic Input	V _{IL}	-0.1	0.8		V
Sampling Rate		10	250k	times/s	
Conversion Cycle Time	t _{CY}	4.0	100	μ s	
CONV High Level Width	t _{WHC}	2.0		μ s	
CONV Low Level Width	t _{WLC}	2.0		μ s	
CONV Setup Time	t _{SCE}	0	Note 1	ns	$\overline{\text{CONV}} \downarrow \rightarrow \overline{\text{OE}} \downarrow$
CS Setup Time	t _{SSE}	100		ns	$\overline{\text{CS}} \downarrow \rightarrow \overline{\text{OE}} \downarrow$
CS Hold Time	t _{HES}	0		ns	$\overline{\text{OE}} \uparrow \rightarrow \overline{\text{CS}} \uparrow$
OE Setup Time	t _{SEC}	600		ns	$\overline{\text{OE}} \downarrow \rightarrow \overline{\text{CONV}} \downarrow$
OE Hold Time	t _{HCE}	400		ns	$\overline{\text{CONV}} \uparrow \rightarrow \overline{\text{OE}} \uparrow$
OE Low Level Width	t _{WLE}	400	Note 2	ns	
Digital Input Rise and Fall Time	t _{r, f}		50	ns	

Notes: 1. t_{SCE} (ns) \leq t_{CY} (ns) - t_{WLE} (ns) - 100 (ns).2. t_{WLE} (ns) \leq t_{CY} (ns) - t_{SCE} (ns) - 100 (ns).**Converter Operation**

Referring to the block diagram, the reference voltage is set externally to some desired level which references the individual internal components such that V_{REF} is divided equally by 256 resistors in a ladder/divider configuration. The applied voltage to V_{IN} is then compared to the reference level and the individual samples are sent to the selector section where the individual signals are multiplexed to form an address data word. The data word is then further encoded to form the final 8-bit data byte by the encoder ROM, and stored in the 8-bit register until the Output Enable Command. Then the data is sent to the data bus via a three-state buffer.

Mode Select

There are two modes of operation for the μ PD7003. Figure 1 shows the timing diagram for mode "0" where the converter is operating in continuous output mode. The analog input is sampled when the clock is in the "low" state. When the clock is in the "high" state the conversion from analog-to-digital takes place and the resultant data is output on the next falling edge of the clock pulse and the cycle is repeated.

The second mode (Mode 1) is shown in figure 2. In this mode of operation, one conversion takes place while the clock is in the "low" state and the resultant data is held as long as output enable and Chip Select (CS) or DMA Acknowledge (DACK) are "low." Data refresh is inhibited until CS and DACK are recycled.




MODE = "HIGH"

Data is refreshed on the falling edge of CLK, loaded during the "low" clock state, and converted and output during the "high" clock state.

MODE = "LOW"

Data is loaded and converted when Output Enable is "low" and refreshed only when OE makes the transition from high to low again.

Note that in either case data will only be accepted and output when OE and CS or DACK are active ("low"). Output enable should not be changed during the intervals shown in figure 3. The timing for output enable change versus clock transition is 600 ns before and 500 ns after the rising or falling edge of CLK any attempt to change OE during these periods will be inhibited.

Timing Waveforms**Figure 1. (MODE;0)****Figure 2. (MODE;1)****Figure 3. Timing Chart**

μ PD7003

NEC

Description

The μPD7004 is a 10-bit monolithic CMOS analog-to-digital converter using the Successive Approximation Register (SAR) technique. The μPD7004 incorporates an 8-channel multiplexed analog input and full microprocessor interface to achieve a high degree of versatility. The designer has a choice of either serial or parallel output and interface to 8080 type microprocessors or advanced signal processors like the μPD7720.

Features

- 8-channel multiplexed analog input
- Serial or parallel interface
- 10-bit resolution
- Linearity: 1 LSB max. ($T_A = 25^\circ\text{C}$)
- Conversion time: 100 μs ($f_{\text{clk}} = 1 \text{ MHz}$)
- Input voltage range 0 to V₊
- Temperature range from -40 to $+85^\circ\text{C}$
- Operates from single +5 volt supply

Ordering Information

Part Number	Package	Operating Temperature Range
μPD7004C	Plastic DIP	-40°C to $+85^\circ\text{C}$


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Supply Voltage, V _{DD}	-0.3 to $+7.0 \text{ V}$
Input Voltage, V _I	-0.3 to V ₊ $+0.3 \text{ V}$
Reference Voltage, V _{REF}	-0.3 to V ₊ $+0.3 \text{ V}$
Operating Temperature, T _{OPT}	-40 to $+85^\circ\text{C}$
Storage Temperature, T _{OPT}	-65 to $+125^\circ\text{C}$

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration



83-002464A

Conversion Characteristics


$T_A = 25^\circ\text{C}$, V₊ = V_{REF} = 4.5 to 5.5 V,
 $f_{\text{clk}} = 1 \text{ MHz}$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Resolution		10	10	10	Bit	-40 to $+85^\circ\text{C}$
Nonlinearity	NL		± 1.0		LSB	
Zero Scale Error			± 0.5		LSB	
Zero Scale Temperature Coefficient			2		ppm/ $^\circ\text{C}$	-40 to $+85^\circ\text{C}$
Full Scale Error		-0.5	0.5		LSB	
Full Scale Temperature Coefficient			2		ppm/ $^\circ\text{C}$	-40 to $+85^\circ\text{C}$
Nonlinearity	NL		± 2		LSB	-40 to $+85^\circ\text{C}$ (T = T _{OPT})

Pin Identification

Pin	Symbol	Parallel Mode			Serial Mode	
		Direction	Function		Direction	Function
1	CH4		Analog input CH4			
2	CH5		Analog input CH5			
3	CH6		Analog input CH6			
4	CH7		Analog input CH7			
5	V ⁺ /REF		Positive reference input			
6	GND		Ground			
7	DB7/SO	O	Data bus (MSB)	O		Serial output
8	DB6/SI	O	Data bus (2nd)	I		Serial input
9	DB5/SHIFT	O	Data bus (3rd)	I		LSB/MSB 1st select
10	DB4/SCK _O	O	Data bus (4th)	I/O		Serial clock output
11	DB3/SOEN	O	Data bus (5th)	I/O		Serial output enable
12	DB2/CODE	I/O	Data bus (6th)	I		Code select
13	DB1/DEV1	I/O	Data bus (7th)	I		Frequency divide ratio set
14	DB0/DEV0	I/O	Data bus (LSB)	I		Frequency divide ratio set
15	V ⁺		Power supply			
16	EOC	O	End of conversion (active low)			
17	CLOCK	I	Clock input			
18	MC	I	MODE select (H = Parallel, L = Serial)			
19	WR/STB	I	Write input	I		Strobe input
20	A0	I	Address input	I		Internal/external shift clock
21	RD/SCK _I	I	Read input	I		Serial clock input
22	CS	I	Chip select			
23	V ⁺		Power supply			
24	GND		Ground			
25	CH0		Analog input CH0			
26	CH1		Analog input CH1			
27	CH2		Analog input CH2			
28	CH3		Analog input CH3			

Block Diagram



83-002463C

AC Characteristics

 $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V+ = V_{\text{REF}} = 5 \text{ V} \pm 0.5 \text{ V}$, $f_{\text{CKI}} = 1 \text{ MHz}$

6

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Delay Time	t_{RD}		250	ns	$\bar{RD} \downarrow \rightarrow DB$ (parallel mode)
	t_{DKO}		250	ns	$\bar{SCKI} \downarrow, SCKO \downarrow \rightarrow SO$ (serial mode)
Output Floating Delay Time	t_{DF}		150	ns	$\bar{RD} \downarrow \rightarrow DB$ floating (parallel mode)
	t_{FCSO}		150	ns	$CS \downarrow \rightarrow SO$ floating (serial mode 1)
Serial Clock Output Delay Time	t_{SKS}	40	200	ns	$SCKO \downarrow \rightarrow SOEN \downarrow$ (serial mode 2)
Serial Output Enable Delay Time	t_{HKS}	0	200	ns	$SCKO \downarrow \rightarrow SOEN \downarrow$ (serial mode 2)
Serial Clock Output Cycle	t_{CYK}		$1/f_{\text{clk}}$	ns	(Serial mode 2)
High Level Serial Clock Pulse Width	t_{WHK}	400		ns	(Serial mode 2)
Low Level Serial Clock Pulse Width	t_{WLK}	400		ns	(Serial mode 2)
Serial Clock Rise Time	t_{RSC}	20		ns	(Serial mode 2)
Serial Clock Fall Time	t_{FSC}	20		ns	(Serial mode 2)

DC Characteristics $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{\text{REF}} = 5 \text{ V} \pm 0.5 \text{ V}$, $f_{\text{clk}} = 1 \text{ MHz}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
High Level Output Voltage	V_{OH}	3.5			V	$I_O = -1.6 \text{ mA}$
Low Level Output Voltage	V_{OL}			0.4	V	$I_O = 1.6 \text{ mA}$
Digital Input Leakage Current	I_{ILK}	-10		10	μA	$V_{\text{IN}} = \text{GND}$
High-Z Output Leakage Current	I_{OLK}	-10		10	μA	$V_O = \text{GND}$
Analog Input Resistance	R_{IN}		1000		MΩ	$V_{\text{IN}} = \text{GND}$
Equivalent Analog Input Resistance	R_{IN}		10		kΩ	Analog input impedance is equivalent to that of the series circuit of R_{I} and C_{I}
	C_{IN}		100		pF	
Reference Input Resistance	R_{REF}	5		50	kΩ	
Power Dissipation	P_D		5	15	mW	

Recommended Operating Conditions $T_A = -20^\circ\text{C}$ to $+80^\circ\text{C}$

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Supply Voltage	V_+	4.5	5.0	5.5	V	
Reference Voltage	V_{REF}	4.0		V_{DD}	V	
Analog Input Voltage	V_{IN}	0.0		V_{REF}	V	
High Level Input Voltage	V_{IH}	2.4			V	
Low Level Input Voltage	V_{IL}			0.8	V	
Clock Frequency	f_{clk}	0.4		8.8	MHz	
Internal Clock Frequency	f_{clk_i}	0.4	1.0	1.1	MHz	$f_{\text{clk}_i} = f_{\text{clk}} \times \text{Divide Ratio}$
Parallel Mode (MC = High)						
Address Setup Time	t_{AW}	50			ns	$\overline{\text{CS}} \downarrow, \text{AO} \rightarrow \overline{\text{WR}} \downarrow$
	t_{AR}	50			ns	$\overline{\text{CS}} \downarrow, \text{AO} \rightarrow \text{RD} \downarrow$
Address Hold Time	t_{WA}	50			ns	$\overline{\text{WR}} \uparrow \rightarrow \overline{\text{CS}} \uparrow, \text{AO}$
	t_{RA}	50			ns	$\text{RD} \uparrow \rightarrow \overline{\text{CS}} \uparrow, \text{AO}$
WR Pulse Width	t_{WW}	400			ns	
RD Pulse Width	t_{RR}	400			ns	
Data Setup Time	t_{DW}	300			ns	$\text{DB} \rightarrow \overline{\text{WR}} \uparrow$
Data Hold Time	t_{WD}	100			ns	$\overline{\text{WR}} \uparrow \rightarrow \text{DB}$
Serial Mode 1 (MC = Low, AO = Low; External Serial Clock)						
EOC Hold Time	t_{HECS}	0			μs	$\overline{\text{EOC}} \downarrow \rightarrow \overline{\text{CS}} \downarrow$
CS Setup Time	t_{SCSK}	1			μs	$\overline{\text{CS}} \downarrow \rightarrow \overline{\text{SCKI}} \downarrow$
Serial Input Setup Time	t_{SIK}	150			ns	$\overline{\text{SI}} \rightarrow \overline{\text{SCKI}} \downarrow$
Serial Input Hold Time	t_{HKI}	100			ns	$\overline{\text{SCKI}} \uparrow \rightarrow \overline{\text{SI}}$
Low Level Serial Clock Pulse Width	t_{WLK}	400			ns	
High Level Serial Clock Pulse Width	t_{WHK}	400			ns	
Strobe Pulse Width	t_{WLST}	200			ns	
Strobe Hold Time	t_{HKST}	200			ns	$\overline{\text{SCK}} \uparrow \rightarrow \overline{\text{STB}} \uparrow$
Chip Select Hold Time	t_{HKCS}	100			ns	$\overline{\text{SCK}} \uparrow \rightarrow \overline{\text{CS}} \uparrow$


Addressing the Inputs

One of eight analog inputs can be selected with the μ PD7004 in the "write" mode and A0 at pin 20 set "low." The "write" mode is selected by setting the Chip Select (\overline{CS}) at pin 22, and Write (\overline{WR}) at pin 19, "low" or 0. The multiplex channel select is accomplished by presenting a 3-bit binary code to DB0 to DB2 at pins 14, 13, and 12 where 000 = channel 0 and 111 = channel 7.

Referring to figure 1, the sequence is:

- Chip Select (\overline{CS}) and A0 set "low."
- Write (\overline{WR}) set "low." (Read (RD) is left "high.")
- Analog input channel selected by presenting a 3-bit binary code on pins 14, 13, 12 (D0 to D2).
- The address is latched and the desired input channel is now selected.

Figure 1. Write Mode Timing Diagram



Initializing the Converter

The μ PD7004 gives the designer a choice of the type of data output format, either a 2's complement or binary, and the speed of operation by providing a programmable frequency divider. These options may be selected by the controlling system at any time by the "initialize" mode.

The "initialize mode" is set with \overline{CS} and \overline{WR} both "low." RD and A0 are set "high." Code select is accomplished by presenting either a "high" for 2's complement or "low" for binary output at DB2 (pin 12). The divide ratio of 1/1 to 1/8 is set by presenting a 2-bit code to DB0 (pin 14) and DB1 (pin 13).

Ratio	DB0	DB1
1/1	L	L
1/2	H	L
1/4	L	H
1/8	H	H


Data Output

Data can be read in 2 bytes from the data output at pins 7 through 14 (DB7 to DB0). To read the high byte, CS and RD are both "low." To read the low byte, A0 is set Low and data bit 9 and 10 are present at DB7 and DB6 respectively. During the low data byte read DB0 through DB5 are "low."

Referring to figure 2, the sequence is:

- Chip Select (\overline{CS}) "low" and A0 (pin 20) "high"
- Read (RD) set "low" and Write (\overline{WR}) set "high"
- Output high byte (MSB to 8th bit)
- A0 set "low"
- Output low byte (9th bit and LSB)

Figure 2. Data Output Timing Diagram



The Conversion Sequence

The μ PD7004C uses the Successive Approximation Register (SAR) technique to convert analog voltage levels to 10-bit digital code in either 2's complement or binary format. Regardless of the type of data output (either serial or parallel), the conversion process is the same.

Once the clock frequency and the output data format have been set, and the analog input selected, the conversion process begins with the analog level compared to the existing level from an internal 10-bit digital to analog converter. The D/A output level is proportional to the existing code output from the Successive Approximation Register which is proportional to the input level from the comparator.

Data Bus I/O Operation (Parallel Mode MC = H)

Pin	Symbol	Function							
22	<u>CS</u>	H	L	L	L	L	L	L	L
19	<u>WR</u>	x	H	L	L	H	H	L	L
21	<u>RD</u>	x	H	H	H	L	L	L	L
20	A0	x	x	H	L	H	L	X	
—	Operation	No Operation	Initialize	MPX address setting	High byte read	Low byte read	Inhibit		
7	DB7	—	—	DB2 = CODE select H = 2's comp L = binary DB1, DBO = divide ratio	DB2,1,0 = Analog CH select 0, 0 ~ 1, 1 = CHO ~ CH7 0, 0 ~ 1, 1 = 1/1 ~ 1/8	DB7 ~ DBO	DB7, DB6		
:	:	:	:		= MSB ~ 8th		= 9th, LSB		
:	:	:	:				DB5 ~ DBO		
:	:	:	:				= LOW level		
14	DB0	—	—						


Serial I/O Operation (Serial Mode 1, 2, MC = L)

Pin	Symbol	Direction	Serial Mode 1 (External SCK, A0 = L)		Serial Mode 2 (Signal Processor Mode, A0 = H)	
			Function	Direction	Function	Direction
7	SO	O	Serial output (three state). Data are output at the falling edge of SCKI or SCKO.			
8	SI	I	Serial input. Data read at the rising edge of SCKI or SCKO.	I	Tie to V+	
9	SC	I	Shift select (H/L – LSB/MSB first)			
10	<u>SCKO</u>	—	Tie to GND	O	Serial clock output (= internal clock)	
11	<u>SOEN</u>	—	Tie to GND	O	Serial output enable (active low)	
12	CODE	I	Code select (H = 2's complement, L = binary)			
13	DIV1	I	Frequency		DIV1, O = 0, 0 1, 1	
14	DIVO	I	Divide ratio setting		= 1/1 1/8	
19	<u>STB</u>	I	Address strobe input MPX addresses are latched at the rising edge of STB input.	I	Tie to GND	
21	<u>SCKI</u>	I	SCKI controls the shift operation of I/O interface shift register. Data are output at the falling edge, and input at the rising edge.	—	Tie to V+	
22	<u>CS</u>	I	Chip select signal input. Low level of CS resets the internal sequence, and I/O interface is enabled.	I	Internal sequence reset signal input. Sequence controller are reset at the low level of CS, and A/D conversion starts at the rising edge of CS.	


Notes: 1. In serial mode 1, I/O pins listed below are strobed by CS signal. Therefore, when CS = HIGH, input signals are ignored and output pins are left at high impedance state. Input terminal: SI, STB, SCKI Output terminal: SO

2. In serial mode 2 (signal processor interface mode). By initialization, analog input MPX of CH7 is automatically selected.

Parallel Operation




Serial Operation




Timing Waveforms

Serial Mode 1




Serial Mode 2




Timing Waveforms (Cont.)

Parallel Mode Timing Chart ($MC = H$)


1. Sequence Example



2. Status Write (Executive as Initialization)




3. Address Write



Internal Sequence Clear A/D Conversion

4. Data Read



μ PD7004

NEC

NEC

FUNCTIONAL BLOCKS

7

Section 7 — Functional Blocks

μ PC398 Monolithic Sample-and-Hold Circuit	7-1
μ PC494 Switching Regulator Control Circuit	7-3
μ PC751/752 Quad Addressable Read/Write Amplifier	7-13
μ PC754 Magnetic Servo Head Preamplifier	7-19
μ PC1042 Switching Regulator Control Circuit	7-21
μ PC1060 Precision 2.5 Volt Reference Regulator	7-27
μ PC1555 Precision Timer Circuit	7-29
μ PC1571 Compander	7-35
μ PC1663/1664 Ultra-Wideband Differential Amplifier	7-41
μ PC3423 Overvoltage "Crowbar" Sensing Circuit	7-45
μ PD5555/5556 CMOS Timers	7-51

Description

The μ PC398 is a monolithic sample and hold circuit which combines J-FET and bipolar circuitry on the same substrate to provide a high input impedance input buffer and a high speed output buffer. Operating as a unity gain input buffer circuit, DC accuracy is typically 0.004% and acquisition time is as low as 6 μ s with a maximum gain error of 0.01 %. This device is ideal for data acquisition circuits requiring high speed and high input impedance.


Features

- Fast acquisition time
- Gain accuracy: 0.004%
- Input offset voltage: 2 mV
- Direct interface to TTL/CMOS
- LF398 direct replacement

Ordering Information

Part Number	Package	Temperature Range
μ PC398C	Plastic DIP	-20°C to +70°C

Pin Configuration



Absolute Maximum Ratings


T_A = 25°C

Voltage Between V+ and V-	36 V
Input Voltage Range (Note 1)	± 15 V
Logic to Logic Reference Differential Voltage	-0.3 to +7.0 V
Output Short Circuit Duration	Indefinite
Hold Capacitor Short Circuit Duration	10 s
Power Dissipation	350 mW
Operating Temperature Range	-20 to +70 °C
Storage Temperature Range	-55 to +150 °C

Note: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Equivalent Circuit




Recommended Operating Conditions

$$T_A = 25^\circ\text{C}, V^\pm = \pm 15 \text{ V}$$


Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Power Supply Voltage	V _S	±5	±15	±16.5	V	
Analog Input Voltage	V _{IN}	-11.5		+11.5	V	
Sample Mode Logic Input Voltage	V _{SH}	2.7		5.25	V	V _{REF} = 0
Hold Mode Logic Input Voltage	V _{SH}	-15		0.5	V	V _{REF} = 0
Logic Input Voltage Slew Rate	SR	0.2			V/μs	
Hold Capacitor	C _H	0.001		0.1	μF	

Typical Connection



83-002548A

Guarding Technique (Bottom View)



83-0025494

Electrical Characteristics

Electrical Characteristics $T_A = 25^\circ\text{C}$, $V \pm = \pm 15 \text{ V}$, $-11.5 \text{ V} \leq V_{IN} \leq +11.5 \text{ V}$, $C_H = 0.01 \mu\text{F}$, $R_L = 10 \text{ k}\Omega$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Input Offset Voltage	V_{IO}			7.0	mV
Input Bias Current	I_B			50	nA
Input Impedance	R_{IN}		10^{10}		Ω
Gain Error				0.01	%
Feedthrough Attenuation Ratio		80			dB $f = 1 \text{ kHz}$
Output Impedance	Z_0		4.0		Ω
Hold Step Voltage	V_{HS}		2.5	mV	$V_0 = 0$
Leakage Current into Hold Capacitor	I_{OLK}		200	pA	$V^\pm = \pm 5 \text{ V} \text{ to } \pm 18 \text{ V}$
Acquisition Time	t_{aq}		4	μs	$\Delta V_0 = 10 \text{ V}, 0.1\% \text{ Error}, C_H = 1000 \text{ pF}$
	t_{sq}		20	μs	$\Delta V_0 = 10 \text{ V}, 0.1\% \text{ Error}, C_H = 0.01 \text{ pF}$
Hold Capacitor Charging Current	I_{CH}		5	mA	$V_{IN} - V_0 = 2 \text{ V}$
Logic Input Current	I_{IN}		10	μA	
Logic Threshold	V_{TH}	0.8		2.4	V
Supply Voltage Rejection Ratio	$SVRR$	80			dB
Supply Current	I_{CC}		± 6.5	mA	$V^\pm = \pm 15 \text{ V} \text{ to } \pm 18 \text{ V}$


Description

The μPC494 is a switching regulator controller designed for use in switch mode power supplies (SMPS) using Pulse Width Modulator (PWM) technique. The on-board control circuitry includes a voltage reference, dual error amplifiers, oscillator, pulse width modulator, pulse steering flip-flop, dual output drivers and dead time control circuit. The μPC494 is available in the plastic DIP package and the G2 mini flat package.

Features

- Complete PWM power control circuit
- Adjustable dead time (0 to 100%)
- No double pulsing of same output during load transient condition
- Dual error amplifiers have wide common mode input voltage capability (-0.3 V to V+ - 2 V)
- Circuit architecture provides easy synchronization
- Uncommitted outputs for 250 mA sink or source
- Equivalent to TL494

Equivalent Circuit



Ordering Information

Part Number	Package	Temperature Range
μ PC494C	Plastic DIP	-20°C to +85°C
μ PC494G2	Miniflat	-20°C to +85°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Supply Voltage	41 V
Error Amplifier Input Voltage	$V_+ - 0.3$ V
Output Voltage	41 V
Output Current	250 mA
Total Power Dissipation, C Package	1000 mW
Total Power Dissipation, G Package (Note 1)	780 mW
Operating Temperature Range	-20 to +85°C
Storage Temperature Range	-65 to +125°C

Note: 1. Mounted on 5x5 cm Glass-Epoxy PC board (thickness 1.6 mm)

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

$V_+ = 15$ V, $f = 10$ kHz, $-20 \leq T_{OPT} \leq +85^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Reference Section						
Output Voltage	V_{REF}	4.75	5	5.25	V	$I_{REF} = 1$ mA, $T_A = 25^\circ\text{C}$
Line Regulation	REG_{IN}	2	25	mV	7 V $\leq V_+ \leq 40$ V, $I_{REF} = 1$ mA, $T_A = 25^\circ\text{C}$	
Load Regulation	REG_L	1	15	mV	1 mA $\leq I_{REF} \leq 10$ mA, $T_A = 25^\circ\text{C}$	
Temperature Coefficient		0.01	0.03	%/ $^\circ\text{C}$	$-20^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$, $I_{REF} = 1$ mA	
Short Circuit Output Current	I_{SHORT}	35		mA	$V_{REF} = 0$	
Oscillator Section						
Frequency	f_{osc}	10		kHz	$C_t = 0.01 \mu\text{F}$, $R_t = 12 \text{ k}\Omega$	
Standard Deviation of Frequency		10		%	$7 \text{ V} \leq V_+ \leq 40 \text{ V}$, C_t , R_t const., $T_A = 25^\circ\text{C}$	
Frequency Change with Temperature	$\Delta f/\Delta T$	2		%	$0^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$, $C_t = 0.01 \mu\text{F}$, $R_t = 12 \text{ k}\Omega$	
Frequency Change with Voltage	$\Delta f/\Delta V$	1		%	$7 \text{ V} \leq V_+ \leq 40 \text{ V}$, $C_t = 0.01 \mu\text{F}$, $T_A = 25^\circ\text{C}$, $R_t = 12 \text{ k}\Omega$	
Dead-Time Control Section						
Input Bias Current	I_b	-2	-10	μA	$0 \leq V_{IN} \leq 5.25 \text{ V}$	
Maximum Duty Cycle (Each Output)		45		%	$V_I = 0$	
Input Threshold Voltage	V_{TH}	0	3	3.3	V	Zero duty cycle, maximum duty cycle

Recommended Operating Conditions

Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Supply Voltage	V_+	7	12	40	V	
Output Voltage	V_O	-0.3		40	V	
Output Current	I_O			-0.3 200	mA	
Error Amplifier Sink Current	I_O			-0.3	mA	
Timing Capacitor	C_t	0.47		10,000	nF	
Timing Resistance	R_t	1.8		500	k Ω	
Oscillation Frequency	f_{osc}	1	40	500	kHz	
Operating Temperature	T_{OPT}	-20		+85	$^\circ\text{C}$	

Electrical Characteristics (Cont.) $V_{CC} = 12 \text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted


Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Error Amplifier Section					
Input Offset Voltage	V_{IO}	2	10	mV	$V_{OAMP} = 2.5 \text{ V}$
Input Offset Current	I_{IO}	25	250	nA	$V_{OAMP} = 2.5 \text{ V}$
Input Bias Current	I_b	0.2	1	μA	$V_{OAMP} = 2.5 \text{ V}$
Common Mode Input Voltage, Low	V_{ICM}	-0.3		V	$7 \text{ V} \leq V+ \leq 40 \text{ V}$
Common Mode Input Voltage, High	V_{ICM}	$V_{CC}-2$		V	$7 \text{ V} \leq V+ \leq 40 \text{ V}$
Open Loop Voltage Amplification	A_{VOL}	60	74	dB	$V_{OAMP} = 3 \text{ V}$
Unity Gain Bandwidth	GBW	500	650	kHz	
Common Mode Rejection Ratio	CMRR	65	80	dB	$V+ = 40 \text{ V}$, $T_A = 25^\circ\text{C}$
Output Sink Current	$I_O \text{ SINK}$	0.3	0.6	mA	$V_{OAMP} = 0.7 \text{ V}$
Output Source Current	$I_O \text{ SOURCE}$	-2		mA	$V_{OAMP} = 3.5 \text{ V}$
PWM Section					
Input Threshold Voltage		4	4.5	V	Zero Duty Cycle
Input Sink Current	$I_O \text{ SINK}$	0.3	0.6	mA	$V_{(PIN3)} = 0.7 \text{ V}$
Output Section					
Collector Cutoff Current	I_{CBO}	2	100	μA	$V_{CE} = 40 \text{ V}$, $V+ = 40 \text{ V}$
Emitter Cutoff Current	I_{CEO}		-100	μA	$V+ = V_{CO} = 40 \text{ V}$
Collector Saturation Voltage	$V_{CE(\text{SAT})}$	1.1	1.3	V	$I_C = 200 \text{ mA}$, $V_E = 0$, common emitter
	$V_{CE(\text{ON})}$	1.5	2.5	V	$I_E = 200 \text{ mA}$, $V_C = 15 \text{ V}$, emitter follower
Output Voltage Rise Time, Common Emitter	t_r	100	200	ns	$V+ = 15 \text{ V}$, $R_L = 150 \Omega$, $T_A = 25^\circ\text{C}$
Output Voltage Rise Time, Emitter Follower	t_r	100	200	ns	$V+ = 15 \text{ V}$, $R_L = 150 \Omega$, $T_A = 25^\circ\text{C}$
Output Voltage Fall Time, Common Emitter	t_f	70	200	ns	$V+ = 15 \text{ V}$, $R_L = 150 \Omega$, $T_A = 25^\circ\text{C}$
Output Voltage Fall Time, Emitter Follower	t_f	70	200	ns	$V+ = 15 \text{ V}$, $R_L = 150 \Omega$, $T_A = 25^\circ\text{C}$
Total Device					
Standby Current	I_{CCSB}	8	12.5	mA	$V+ = 15 \text{ V}$, all other inputs and outputs open
Bias Current	I_b	10		mA	$V_{(PIN4)} = 2 \text{ V}$, see figure 1

Note: Standard deviation is a measure of the statistical distribution about the mean as derived from the formula:

$$\sigma = \sqrt{\frac{\sum_{n=1}^N (X_n - \bar{X})^2}{N-1}}$$


Test Circuit

Test Circuit



83-002492A







Typical Voltage Waveforms



83-002493A

Function Table


Output Control Input (13 pin)	Output Function
At Ref-Out	Normal push-pull operation
Grounded	Single-ended or parallel output

Operating Characteristics $T_A = 25 \pm 2^\circ\text{C}$, $V_{IN} = 15\text{ V}$ 


Operating Characteristics (cont.)

$T_A = 25 \pm 2^\circ\text{C}$, $V_{IN} = 15 \text{ V}$


Duty Cycle vs. Dead Time Control Input Voltage




Open-Loop Voltage Gain vs. Frequency



Collector Saturation Voltage vs. Output Current




Standby and Bias Current vs. Supply Voltage



Typical Application Circuit (IC)

Circuit




7

Connection Diagram


Output Function	Output Control Input (13 pin)	Output Mode	Output Voltage Waveform
Push-Pull Operation	At Ref-Out (JP1 Wired)	Open Collector ($R_g, R_{10} 0 \Omega$)	C1 C2 0 0
		Emitter Follower ($R_{11}, R_{12} 0 \Omega$)	E1 E2 0 0
Single-Ended or Partial Output	Grounded (JP2 Wired)	Open Collector ($R_g, R_{10} 0 \Omega$)	C1, C2 0
		Emitter Follower ($R_{11}, R_{12} 0 \Omega$)	E1, E2 0



Typical Application Circuits

Forward Type



Push-Pull Type (Isolated)




Typical Application Circuits (Cont.)**Push-Pull Type (Non Isolated)****Stepdown Chopper**

Synchronized Operation

If synchronized operation is needed, master-slave circuit can be used. This circuit is shown below. Initially, R_T terminal of slave IC is connected to Pin 14 (Ref Out) and internal oscillator is stopped.


Synchronized Operation



Mis-operation Prevention Method

If the supply voltage drops below 2.5 V, the mis-operation prevention circuit is disabled. However, the internal flip-flop is still active and each output will be high. Thus, if prevention from this condition is desired, the following circuit may be used.

Mis-operation Prevention Method



Description

The μ PC751 and the μ PC752 are monolithic integrated circuits designed for reading and writing data in high performance magnetic disk storage systems, and are designed to mount on the head stack arm of hard disk units. Each IC contains four read preamplifiers, four write drivers, an output line driver, head select decoder circuitry, and fault monitoring circuits. These devices offer three modes of operation: Read, Write and Idle.

The μ PC752 is similar to the μ PC751 in function, but provides a lower differential gain in the read mode for higher inductance and higher output heads.

All signal levels and current specifications are fully IBM 3350 head and support arm compatible.

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC751B	Ceramic Flat	0°C to +70°C
μ PC752B	Ceramic Flat	0°C to +70°C

Absolute Maximum Ratings


Positive Supply Voltage	-0.6 to 7.0 V
Negative Supply Voltage	-5.5 to 0.6 V
Input Voltage	V- - 0.3 to V+ + 0.3
Storage Temperature Range	-65 to +150°C
Operating Moving-Air Temperature Range	0 to +70°C
Operating Junction Temperature Range	+150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Limits

Parameter	Limits			Mode
	Min.	Max.	Unit	
V+	5.7	6.3	V	Read/Write/Idle
V-	-4.2	-3.8	V	Read/Write/Idle
Unsafe Voltage	4	V+ + 0.3	V	Read/Write/Idle
Head Center Tap Voltage	3.2	3.8	V	Write
Write Current (IWC)	45	mA	Write	

Pin Configuration



Electrical Characteristics


Test Conditions (unless otherwise specified)

Parameter	Range	Unit	Mode
V+	6.00 ± 0.01	V	Read/Write/Idle
V-	-4.00 ± 0.01	V	Read/Write/Idle
V _{WS}	0.00 ± 0.01	V	Read
V _{WS}	3.50 ± 0.01	V	Write
V _{CE}	0.00 ± 0.01	V	Read/Write
L _h	Max. 0.1	μH	Read/Write/Idle
R _h	Max. 0.01	Ω	Read/Write/Idle
V _{CET}	0.00 ± 0.01	V	Read
V _{CET}	3.50 ± 0.01	V	Write
V _{US}	6.00 ± 0.01	V	Read/Write/Idle
R _{L1}	200 ± 1	Ω	Read/Write/Idle
R _{L2}	101 ± 1	V	Read/Write/Idle
I _{WC}	0	mA	Read
I _{WC}	40 ± 1	mA	Write
Ambient Temperature	25 ± 2	°C	Read/Write/Idle

Head Selection Table

Head Selected	VHS1	VHS2
0	V _{HHS}	V _{HHS}
1	V _{LHS}	V _{HHS}
2	V _{RHS}	V _{LHS}
3	V _{LHS}	V _{LHS}

Connection Diagram



83-002584C

Mode Select

The circuit has three modes of operation: Read, Write and Idle. The state of the Chip Enable and Write Select determines the mode of operation as shown in the following table.

Mode Select

Parameter	Limits			Test Conditions
	Min.	Max.	Unit	
Chip Enable				
V_{HCE}	5.5	6.3	V	Idle
V_{LCE}	0.0	0.7	V	Read/Write
I_{HCE}	-110	-50	μ A	Idle, $V_{CE} = V_+ - 0.5$ V
I_{LCE}	-1.3	-0.7	mA	Read/Write, $V_{CE} = 0.0$ V
Write Select				
V_{HWS}	3.2	3.8	V	Write/Idle
V_{LWS}	-0.1	0.1	V	Read/Idle
I_{HWS}	0.35	2.7	mA	Write/Idle (transition unsafe current off)
	0.7	3.5	mA	Write (transition unsafe current on)
I_{LWS}		0.1	mA	Read/Idle
Switching Delay		0.5	μ s	All modes

Supply Current

Parameter	Limits			Test Conditions
	Min.	Max.	Unit	
I_{CCRW}	12	20	mA	Read/Write
I_{CCD}	150	μ A		Idle
I_{EERW}	70	mA		Read/Write
I_{EEID}	40	mA		Idle

Total Head Input Current

Sum of all head input currents with $I_{WC} = 0$

Parameter	Limits			Test Conditions
	Min.	Max.	Unit	
$I_{HC(W)}$	3.0	mA		Write, $V_{CT} = 3.5$ V
$I_{HC(R)}$	0.16	mA		Read, $V_{CT} = 0.0$ V
$I_{HC(ID)}$	0.10	mA		Idle, $V_{CT} = 3.5$ or 0.0 V

Head Select

One of four heads may be selected by controlling the state of two head select inputs. The head is selected as specified below:

Head Select

Parameter	Limits			Test Conditions
	Min.	Max.	Unit	
V_{HHS}	-0.97	-0.61	V	Temp = 0°C ~ 70°C
V_{LHS}	-2.38	-1.52	V	Temp = 0°C ~ 70°C
I_{HHS}		240	μ A	
I_{LHS}		60	μ A	
Switching Delay		50	ns	

Read Mode (μ PC751B)

In the Read mode the circuit functions as a low noise differential amplifier. The state of the head select inputs determines which amplifier is active.

Read Mode (μ PC751B)

Parameter	Limits			Test Conditions
	Min.	Max.	Unit	
Input Current		20	μ A	$V_{IN} = 0$ V
Differential Input Capacity		18.8	pF	$V_{IN} = 0$ V
Differential Input Resistance (Damping Resistor)	585	915	Ω	$V_{IN} = 0$ V, 25°C
	565	915	Ω	$V_{IN} = 0$ V, 0°C
	585	984	Ω	$V_{IN} = 0$ V, 70°C
Output Offset Voltage		100	mV	$V_{IN} = 0$ V
Common Mode Output Voltage	-0.75	-0.50	V	$V_{IN} = 0$ V
Differential Gain	28	43	V/V	$V_{IN} = 1$ mVp-p, OVDC, f = 300 kHz, 25°C
	30	45	V/V	$V_{IN} = 1$ mVp-p, OVDC, f = 300 kHz, 0°C
	27	40	V/V	$V_{IN} = 1$ mVp-p, OVDC, f = 300 kHz, 70°C
Gain Linearity (DC)	0.9	1.1		$\frac{V_0 (V_{IN} = 5 \text{ mV}) - V_0 (V_{IN} = 0 \text{ mV})}{V_0 (V_{IN} = 0.5 \text{ mV}) - V_0 (V_{IN} = 0 \text{ mV})} / \frac{5.0 \text{ mV}}{5.0 \text{ mV}}$
Bandwidth	30		MHz	$Z_{IN} = 0\Omega$, $V_{IN} = 1$ mVp-p Gain @ f_{BW} = -3dB Gain @ 300kHz
Input Noise		6.6	μ VRMS	$V_{IN} = 0$ V, $Z_{IN} = 0$ Ω , 15 MHz power bandwidth
Common Mode Input to Differential Output Rejection Ratio	45		dB	$V_{IN} = 5$ mVp-p, OVDC, f ≤ 5 MHz
Power Supply Rejection Ratio (referred to the ΔV_{CC} or $\Delta V_{EE} = 0.1$ Vp-p input)	45		dB	$V_{IN} = 0$ V, f ≤ 5 MHz
Channel Separation	40		dB	$V_{IN} = 1$ mVp-p, OVDC, f = 300 kHz, three channels driven
Unsafe Current	40	45	mA	Write Current = 0 mA Write Current = 45 mA

Read Mode (μ PC752B)

The same as μ PC751B except for the following characteristics.

Read Mode (μ PC752B)

Parameter	Limits			Test Conditions
	Min.	Max.	Unit	
Output Offset Voltage		50	mV	$V_{IN} = 0$ V
Differential Gain	8.5	12.5	V/V	$V_{IN} = 1$ mVp-p, OVDC, f = 300 kHz, 25°C
	8.5	13.25	V/V	$V_{IN} = 1$ mVp-p, OVDC, f = 300 kHz, 0°C
	7.5	12.5	V/V	$V_{IN} = 1$ mVp-p, OVDC, f = 300 kHz, 70°C
Gain Linearity (DC)	0.9	1.1		$\frac{V_0 (V_{IN} = 5 \text{ mV}) - V_0 (V_{IN} = 0 \text{ mV})}{V_0 (V_{IN} = 0.5 \text{ mV}) - V_0 (V_{IN} = 0 \text{ mV})} / \frac{5.0 \text{ mV}}{5.0 \text{ mV}}$
Input Noise		25	μ VRMS	$V_{IN} = 0$ V, $Z_{IN} = 0$ Ω , 15 MHz power bandwidth

Write Mode

In the Write mode the circuit functions as a current gate. Externally supplied Write current is gated by the state of the head select and data inputs to one side of one head.

Write Mode

Parameter	Limits			Test Conditions
	Min.	Max.	Unit	
Differential Input Voltage	0.225		V	
Single Ended Input Voltage	-2.0	-0.45	V	
DX DY Input Current	-2.0	+2.0	mA	
Current Gain	0.95	1.0		$I_{WC} = 45 \text{ mA}$
Write Current Voltage	-3.7	-3.0	V	$I_{WC} = 45 \text{ mA}$
Head Current Transition Time	15	ns		$I_{WC} = 45 \text{ ms}, L_H = 0, f = 5 \text{ MHz}$
Head Current Switching Delay Time	15	ns		$I_{WC} = 45 \text{ ms}, L_H = 0, f = 5 \text{ MHz}$
Head Current Switching Hysteresis	2	ns		$I_{WC} = 45 \text{ ms}, L_H = 0, f = 5 \text{ MHz}; \text{data rise and fall time} \leq 1 \text{ ns}$
Unsafe Current	20	0.1	mA	$I_{WC} = 30 \text{ mA}, f = 2 \text{ MHz}, L_H = 9 \mu\text{H}$
	20	mA		$I_{WC} = 30 \text{ mA}, f = 2 \text{ MHz}, L_H = 0 \mu\text{H}$
	20	mA		$I_{WC} = 45 \text{ mA}, R_H = \infty \text{ one side of head only}$
Unsafe Switching Delay Time	1.0	1.0	μs	$I_{WC} = 30 \text{ mA}, f = 2 \text{ MHz}, L_H = 9 \mu\text{H}$
	1.0	4.0	μs	$I_{WC} = 30 \text{ mA}, f = 2 \text{ MHz}, L_H = 0 \mu\text{H}$
	1.0	4.0	μs	$I_{WC} = 45 \text{ mA}, R_H = \infty$
Unselected Head Current	1.5	mAo-p		$I_{WC} = 45 \text{ mA}, f = 2 \text{ MHz}, L_H = 9.5 \mu\text{H}$
Differential Head Voltage	9.0	Vo-p		$I_{WC} = 45 \text{ mA}, L_H = 10 \mu\text{H}$

μ PC751/752

NEC

Description

The μ PC754 is a two stage wideband differential amplifier which features a very narrow gain range and 30 MHz bandwidth. This device is designed to be used primarily as the preamplifier for the servo head of the model 3348 head/arm assembly.

Features

- Very narrow gain range
- 30 MHz bandwidth

Ordering Information


Part Number	Package	Operating Temperature Range
μ PC754D	Ceramic DIP	0°C to +70°C

Absolute Maximum Ratings


Power Supply Voltage	-12 V
Differential Input Voltage	± 1 V
Operating Temperature Range	0 to +70°C
Storage Temperature Range	-65 to +150°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration



Connection Diagram



Recommended Operating Conditions

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Supply Voltage	V ₋	-7.45	-8.3	-9.15	V
Input Signal	V _{IN}	2		mVpp	
Ambient Temperature	T _A	0	70	°C	

Electrical CharacteristicsT_A = 25°C, V₋ = -8.3 V ±10%

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Differential Gain		77	93	110	R _L = 130 Ω
Bandwidth	BW	10	30	MHz	V _{IN} = 2 mVpp
Input Resistance	R _{IN}	800	1000	1250	Ω
Input Capacitance	C _{IN}		3	pF	
Output Dynamic Range (Differential)		350		mVpp	R _L = 130 Ω
Power Supply Current	I _{CC}		26	35	mA V ₋ = -9.15 V
Output Offset	V _{OS}		±600	mV	R _S = 0, R _L = 130 Ω
Equivalent Input Noise	e _n		8	14	μV R _S = 0, R _L = 130 Ω, BW = 4 MHz
PSPR, Input Referred	PSPR	50	65	dB	R _S = 0, f ≤ 5 MHz
Gain Sensitivity (Supply)		±1.3		%	R _L = 130Ω
Gain Sensitivity (Temperature)		-0.2		%/°C	T _A = 25°C to 70°C, R _L = 130 Ω
CMRR, Input Referred	CMRR	55	70	dB	f ≤ 5 MHz


Description

The μPC1042 is a switching regulator control circuit designed for use in Switch Mode Power Supplies (SMPS). The μPC1042 uses the Pulse Width Modulator Technique (PWM) and features on chip voltage reference, dual error amplifiers, oscillator, pulse width modulator comparator, pulse steering flip flop, dual phase output drivers, and deadtime adjustment. The μPC1042 is ideal for forward and push-pull converters with minimum external circuitry.

Features

- Internal oscillator has symmetrical triangular waveform
- Adjustable dead time (0 to 100%)
- Includes a misoperation-preventing circuit at low input voltage
- No double pulsing of outputs
- Error amplifier II can operate with 0 V input voltage level

Equivalent Circuit



Pin Configuration

+ Input A	1	16	Compensation 1
- Input A	2	15	V+
Compensation 2	3	14	GND2
Compensation 3	4	13	C _B
+ Input B	5	12	C _A
- Input B	6	11	V _{REF}
Dead Time Adj.	7	10	C _T
GND1	8	9	R _T

83-002495A

Ordering Information

Part Number	Package	Operating Temperature Range
μPC1042C	Plastic DIP	-20°C to +85°C

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Supply Voltage	30 V
Output Voltage	40 V
Output Current (Each Output)	100 mA
Reference Output Current	40 mA
Total Power Dissipation	800 mW
Operating Temperature Range	-20 to +85°C
Storage Temperature Range	-40 to +125°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions



Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Supply Voltage	V+	8	12	16	V	
Output Voltage	V _O		24	32	V	
Output Current	I _O	5	20	40	mA	
Reference Output Current	I _{REF}	0	3	5	mA	
Oscillation Frequency	f _{osc}	20	40	100	kHz	

Electrical Characteristics $V+ = 12 \text{ V}$, $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Reference Section						
Output Voltage	V _O	4.6	5.0	5.4	V	I _O = 0
Line Regulation	REG _{IN}	13	35	mV	8 V ≤ V+ ≤ 20 V, I _{REF} = 0	
Load Regulation	REG _L	-2.5	-10	mV	0 ≤ I _{REF} ≤ 20 mA	
Ripple Rejection	RR	60		dB	f = 120 Hz	
V _{REF} Drift	ΔV _{REF} /ΔT	200	750	μV/°C	-20°C ≤ T _{OPT} ≤ +85°C	
Low Voltage Stop Section						
Startup Voltage	V+(L to H)	7.5		V	0 ≤ V+ ≤ 12 V	
Hysteresis Voltage	V _{HYS}	0.5		V	0 ≤ V+ ≤ 12 V	
Oscillator Section						
Maximum Oscillation Frequency	f _{max}	100		kHz		
Initial Accuracy		±5	±10	%	R _T , C _T constant	
Temperature Stability		-6	-10	%	-20°C ≤ T _{OPT} ≤ +85°C	
Output Voltage (High)	V _{OH}	4		V		
Output Voltage (Low)	V _{OL}	2		V		
Line Frequency Stability		±1	±2	1%	8 V ≤ V+ ≤ 20 V	
Error Amplifier 1 Section						
Input Offset Voltage	V _{IO}	±2	±10	mV		
Input Offset Voltage Drift	ΔV _{IO} /ΔT	±4	±10	μV/°C	-20°C ≤ T _{OPT} ≤ +85°C	
Input Bias Current	I _B	+1.3	+10	μA		
Large Signal Voltage Gain	A _{VOL}	72	87	dB		
Common Mode Input Voltage	V _{ICM}	1.2		4.0	V	
Common Mode Rejection Ratio	CMRR	70		dB		
Small Signal Bandwidth	GBW	2		MHz	A _{V1} = 0 dB, C ₁ = 560 pF, C ₂ = 150 pF	







Electrical Characteristics (Cont.) $V_+ = 12 \text{ V}$, $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Error Amplifier 2 Section					
Input Offset Voltage	V_{IO}	± 3	± 10	mV	
Input Offset Voltage Drift	$\Delta V_{IO}/\Delta T$	± 3	± 10	$\mu\text{V}/^\circ\text{C}$	$-20^\circ\text{C} \leq T_{OPT} \leq +85^\circ\text{C}$
Input Bias Current	I_b	-1.5	-10	μA	
Large Signal Voltage Gain	A_{VOL}	72	100	dB	
Common Mode Input Voltage	V_{ICM}	0	3	V	
Common Mode Rejection Ratio	CMRR	70		dB	
Small Signal Bandwidth	GBW	1.2		MHz	$A_{V2} = 0 \text{ dB}$, $C_3 = 220 \text{ pF}$, $C_4 = 470 \text{ pF}$
Maximum Output Current			1.0	mA	
Dead Time Adjustment Section					
Input Bias Current	I_b	-4.5		μA	
Input Voltage (0% Duty)	V_{IN}	1.35		V	
Input Voltage (100% Duty)	V_{IN}	3.3		V	
Output Section					
Collector to Emitter Voltage	V_{CE}	40		V	$I_C = 1 \text{ mA}$
Collector to Emitter Cutoff Current	I_{CEO}		10	μA	$V_{CE} = 40 \text{ V}$
Collector Saturation Voltage	$V_{CE(SAT)}$	0.55	0.7	V	$I_C = 20 \text{ mA}$
Rise Time	t_r	80		ns	$I_C = 20 \text{ mA}$, $V_+ = 12 \text{ V}$, $R_L = 560 \Omega$
Fall Time	t_f	70		ns	
Total Standby Current	I_{CCSB}	12	15	mA	$V_+ = 20 \text{ V}$, $I_{REF} = 0$


Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)


$T_A = 25^\circ\text{C}$



Typical Application



Internal Waveforms (Timing Charts)



83-002505C


Description

The μ PC1060 is a precision low voltage reference regulator which uses the band gap voltage reference technique. It features low temperature drift and low supply current drain. The μ PC1060 is ideal for use in instrumentation and D/A converter applications.

Features

- High accuracy: $V_O = 2.5 \text{ V} \pm 1\%$
- Low temperature drift: $\Delta V_O/\Delta T \leq 40 \text{ ppm}/^\circ\text{C}$
- Low supply current: $I_{CC} \leq 1.5 \text{ mA}$
- Equivalent to MC1403

Pin Configuration




83-002507A

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC1060C	Plastic DIP	-20°C to +70°C

Equivalent Circuit



83-002506B

Absolute Maximum Ratings

Input Voltage	40 V
Power Dissipation	350 mW
Operating Temperature Range	-20 to +70°C
Storage Temperature Range	-55 to +125°C


Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Limits			Unit
		Min.	Typ.	Max.	
Input Voltage Range	V _{IN}	4.5		40	V
Output Current	I _O	0		10	mA
Power Dissipation	P _D			350	mW
Operating Temperature	T _{OPT}	-20		+70	°C

Electrical CharacteristicsT_A = 25°C, V_{IN} = 15 V, I_O = 0

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Output Voltage	V _O	2.475	2.50	2.525	V
Temperature Drift Output Voltage	ΔV _O /ΔT		40	ppm/°C	-20°C ≤ T _A ≤ +70°C
Output Voltage Change	V _O		7.0	mV	-20°C ≤ T _A ≤ +70°C
Line Regulation	REG _{IN}	4.5 3.0	mV		15 V ≤ V _{IN} ≤ 40 V 4.5 V ≤ V _{IN} ≤ 15 V
Load Regulation	REG _{LOAD}		10	mV	6 ≤ I _O ≤ 10 mA
Input Current	I _{IN}		1.5	mA	
Ripple Rejection Ratio	RR	90		dB	5 V ≤ V _{IN} ≤ 15 V, I _O = 0 f = 120 Hz
Output Noise Voltage	e _n	80		μV _{p-p}	4.5 V ≤ V _{IN} ≤ 40 V 0 ≤ I _O ≤ 10 mA
Output Short Circuit Current	I _{OSHORT}	17		mA	V _O = 0

Typical Circuit

83-002508B


Description

The μPC1555 is a highly stable precision timer capable of producing oscillation in the astable mode and accurate time delays in the monostable mode. In the astable mode as an oscillator, the free running frequency and duty cycle are accurately controlled using two resistors and a capacitor. In the monostable or time delay mode, only one external resistor and capacitor is required. The totem pole output drivers can sink or source up to 200 mA making these devices ideal for driving small speakers, transducers, and single ended AC/DC converters.


Features

- Operates in both astable and monostable mode
- Output can drive TTL loads
- Adjustable duty cycle
- NE555 direct replacement

Pin Configuration



Equivalent Circuit



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$







Voltage Between V ⁺ and GND	18 V
Power Dissipation, C Package	600 mW
Power Dissipation, G2 Package	440 mW
Operating Temperature Range	0 to +70 °C
Storage Temperature Range	-55 to +125 °C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $T_A = 25^\circ\text{C}$, $V^+ = +5 \text{ V}$ to $+15 \text{ V}$



Parameter	Symbol	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
Supply Voltage	V ⁺	4.5		16	V	
Supply Current	I _{CC}	3	6	mA	V ⁺ = 5 V, R _L = ∞ , V _O = 0 V
			10	15	mA	V ⁺ = 15 V, R _L = ∞ , V _O = 0 V
Threshold Voltage	V _{th}	2/3 V ⁺			V	
Threshold Current	I _{th}	0.1	0.25		μA	Note 1
Trigger Voltage	V _{TRIG}	5		V	V ⁺ = 15 V
			1.67		V	V ⁺ = 5 V
Trigger Current	I _{TRIG}	0.5			μA	
Reset Voltage	V _{RST}	0.4	0.7	1.0	V	
Reset Current	I _{RST}	0.1			mA	
Control Voltage Level		9.0	10	11	V	V ⁺ = 15 V
		2.6	3.33	4	V	V ⁺ = 5 V
		0.1	0.25	V	V ⁺ = 15 V, I _{SINK} = 10 mA
			0.4	0.75	V	V ⁺ = 15 V, I _{SINK} = 50 mA
Output Voltage Drop (Low)	V _{OL}	2.0	2.5	V	V ⁺ = 15 V, I _{SINK} = 100 mA
			2.5		V	V ⁺ = 15 V, I _{SINK} = 200 mA
		0.1	0.35	V	V ⁺ = 5 V, I _{SINK} = 5 mA
			12.5		V	V ⁺ = 15 V, I _{SOURCE} = 200 mA
Output Voltage Drop (High)	V _{OH}	12.75	13.3	V	V ⁺ = 15 V, I _{SOURCE} = 100 mA
			2.75	3.3	V	V ⁺ = 5 V, I _{SOURCE} = 100 mA
Rise Time Output	t _R	100			ns	
Fall Time Output	t _F	100			ns	
Timing Error, Astable:						
Initial Accuracy		1		%	R _A , R _B = 1 k to 100 k Ω , C = 0.1 μF
Drift with Temperature		50		ppm/ $^\circ\text{C}$	
Drift with Supply		0.01		%/V	

Notes: 1. This will determine the maximum value of R_A + R_B for 15 V operation. The maximum total resistance is 20 M Ω .

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



Applications

Monostable Operation

When the timer is operated as a monostable multivibrator, one external capacitor (C_1), and one external resistor (R_1), are used as shown in figure 1. When the trigger input is reduced below $1/3 V_+$, the timer internal flip-flop is set. This releases the short circuit across the external capacitor and the Q output goes HIGH. The voltage across the capacitor voltage reaches $2/3 V_+$, the internal comparator resets the flip-flop and the external capacitor (C_1), is rapidly discharged, provided the trigger voltage is returned above $1/3 V_+$ (figure 2). The output is now in LOW state and a new timing cycle may be initiated. The time that the output is in the HIGH state is given by $1.1 R C$, or can be taken directly from figure 3. Both the charge rate and internal threshold are directly proportional to the supply voltage. Thus, the timer output pulse width is independent of the power supply voltage. If a LOW is applied to the reset input, the output is forced LOW and the external capacitor discharged regardless of the other inputs.

Astable Operation

When the timer is operated in the astable mode, two external resistors (R_1 and R_2), and one external capacitor (C_1), are used as shown in figure 4. With this connection scheme, the external capacitor (C_1), charges and discharges between $1/3 V_+$ and $2/3 V_+$. The charge time (output HIGH) is:

$$t = 0.693(R_1 + R_2)C_1$$

The discharge time (output LOW) is:

$$t_2 = 0.693R_2C_1$$

The total period for one cycle of output HIGH and output LOW is:

$$t = t_1 + t_2 = 0.693 (R_1 + R_2)C_1$$

The frequency for this period, T , is:

$$f = \frac{1}{t} = \frac{1}{0.693(R_1 + R_2)C_1}$$

The astable free-running frequency can also be found from the graph shown in figure 6. The duty cycle, the time the output is LOW divided by the period, is given by:

$$D = \frac{t_2}{t_1 + t_2} = \frac{R_2}{R_1 + R_2}$$

Figure 1. Monostable Circuit




Figure 2. Monostable Waveforms




Figure 5. Astable Waveform




Figure 3. Time Delay




Figure 6. Free Running Frequency





Figure 4. Astable Circuit



μ PC1555

NEC

Description


The μ PC1571 is a dual gain control circuit in which either channel may be used as a dynamic range compressor or expander. Each channel contains a fullwave rectifier, a temperature compensated variable gain cell, and an operational amplifier.

This circuit is well suited for use in telephone systems, limiters, voltage control amplifiers, and noise reduction circuits.

Features

- Single power supply operation
- Temperature compensated
- Complete compressor and expander in a single package
- Dynamic range greater than 70 dB
- Outputs fully protected against short circuits

Block Diagram




83-003294A

Recommended Operating Conditions

Parameter	Symbol	Limits			
		Min	Typ	Max	Unit
Operating Temperature	T_{op}	0	70	70	$^{\circ}\text{C}$
Power Supply	V_+	6	8	13.5	V
Rectifier Capacitor	C_{RECT}	2.0	2.2	—	μF

Pin Configuration



83-003293A

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC1571C	16 pin Plastic DIP	0°C to +70°C

Absolute Maximum Ratings

$T_A = +25^{\circ}\text{C}$

Power Supply	16 V
Input Voltage (Note 1)	16 V
Power Dissipation	400 mW
Storage Temperature	-55 to +125°C






Note: 1. Applies to all input terminals.

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

TA = +25°C, V+ = 8 V, CRECT = 2.2 μF


Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Power Supply Current	I _{CC}		2.5	4.0	mA	V _{IN} = 0 V
Internal Reference Voltage	V _{ref}	1.7	1.8	1.9	V	
V _{ref} Change with Temperature	ΔV _{ref} /ΔT		15	30	mV/°C	TA = 0°C to +70°C
Output Current	I _O	±10		mA		
Slew Rate	SR		0.2		V/μs	
Internal Resistor Tolerance		-20		+20	%	
Change with Temperature		1200	1800		ppm/°C	TA = 0°C to +70°C
Unity Gain Level	f _{unity}	-1.5	0	+1.5	dBm	V _{IN} = V _O
Total Harmonic Distortion	THD		0.5	2	%	
Expander Output Noise	V _N	-100			dBm	Δf = 3 kHz
Gain Variation A	ΔG _A	-0.2	0	+0.2	dB	V _{IN} = -30 dBm
Gain Variation B	ΔG _B	-0.5	0	+0.5	dB	TA = 0° to +70°C
Compressor Output	V _O	-20.2	-20	-19.5	dB	V _{IN} = -20 dB
		-40.4	-40	-39.3	dB	V _{IN} = -40 dB
		-61.0	-60	-58.3	dB	V _{IN} = -60 dB
			-80		dB	V _{IN} = -80 dB
Expander Output	V _O	-10.5	-10	-9.8	dB	V _{IN} = -10 dB
		-20.7	-20	-19.6	dB	V _{IN} = -20 dB
		-31.5	-30	-29.0	dB	V _{IN} = -30 dB
			-40		dB	V _{IN} = -40 dB
Channel Separation	CS	60			dB	

Operating Characteristics $T_A = 25^\circ\text{C}$ 

Gain Cell Operation

The gain cell is a multiplier comprised of two transistor pairs. I_1 and I_2 are fixed within the IC; I_G is a control current supplied by the rectifier. This current determines the amount of output amplification:


$$I_0 = \frac{I_G \cdot I_{IN}}{140 \mu\text{A}} = \frac{I_G \cdot V_{IN}}{R_1}$$



Rectifier Operation

The output current of the op-amp is averaged by C_{RECT} , R_2 then doubled to become I_G :

$$I_G = \frac{V_{IN} (\text{avg})}{R_1}$$



Compressor Operation

Using the μ PC1571 as a compressor involves placing an expander in the op-amp feedback circuit. For example, if the input increases by 6 dB, the output is limited to 3 dB. The 3 dB increase produces a 3 dB increase in the output of the gain cell, which results in a 6 dB increase in feedback current.

$$\text{Gain} = \frac{.84}{V_{IN} (\text{avg})}$$

$$V_0 = (\text{gain}) (V_{IN})$$

Note that op-amp feedback is AC only. C_{DC} and the two R_{DC} provide DC feedback to set the DC bias at the op-amp output:


$$V_{OPO} (\text{DC}) = \left(1 + \frac{R_{DC} (\text{total})}{R_4}\right) V_{REF}$$

The output of the compressor will be biased at 3 V DC, assuming the internal resistors are used:

$$V_O (\text{DC}) = \left(1 + \frac{R_3}{R_4}\right) V_{REF}$$

Note that external resistors may be placed in series with R_3 to change the gain, or with R_4 to change the output DC bias.

1/2 μ PC1571




Expander Operation

When connected as an expander, the input signal is applied to both the rectifier and the gain cell. When the signal drops by 6 dB, the gain current drops by a factor of 2 so the overall gain drops by 6 dB. Thus the output level will drop by 12 dB.

$$\text{Gain} = (1.43) (V_{IN \text{ (avg)}})$$


$$V_o = (\text{gain}) (V_{IN})$$



Applications

A. Automatic Level Control

With the rectifier input tied to V_{IN} , a very high performance ALC can be built. Gain is inversely proportional to input level, so a 20 dB drop in input produces a 20 dB increase in gain. Circuit shown will maintain a fixed output ± 1 dB from -43 dBm to +14 dBm at 1 kHz.



PRELIMINARY INFORMATION

Description

The μ PC1663 and μ PC1664 are video amplifiers with differential input and output stages. An ultrahigh-frequency process ($f_T = 6$ GHz) improves ac performance compared with industry-standard type 733 video amplifiers. The μ PC1663 and μ PC1664 are excellent as sense amplifiers for high-density CCDs, as video or pulse amplifiers in high-resolution displays, and in communications equipment.

Features

- Bandwidth and typical gain
120 MHz at $A_{VOL} = 300$
170 MHz at $A_{VOL} = 90$
700 MHz at $A_{VOL} = 8$
- Very small phase delay
- Gain adjustable from 8 to 300
- Frequency compensation not required
- Pin compatible (μ PC1664C) with type 733
- Pin compatible (μ PC1663C) with type 592

Ordering Information

Part Number	Package	Operating Temperature Range
μ PC1663C	8-Pin Plastic DIP	0 to +70°C
μ PC1664C	14-Pin Plastic DIP	0 to +70°C



Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$


Voltage Between V_+ and V_-	± 8 V
Power Dissipation μ PC1663C	500 mW
Power Dissipation μ PC1664C	570 mW
Differential Input Voltage	± 5 V
Common Mode Input Voltage	± 6 V
Output Current	35 mA
Operating Temperature Range	-20 to $+70^\circ\text{C}$
Storage Temperature Range	-55 to $+125^\circ\text{C}$

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Configuration



Equivalent Circuit






83-003088B

Electrical Characteristics $T_A = 25^\circ\text{C}, V \pm = \pm 6\text{ V}$

Parameter	Symbol	Limits			Test Conditions
		Min.	Typ.	Max.	
Differential Voltage Gain	Gain 1	300			Note 1
	Gain 2	A _{VOL}	90		Note 2
	Gain 3		8		Note 3
Bandwidth	Gain 1	120			
	Gain 2	BW	170	MHz	$R_S = 50\Omega$: -3 dB point
	Gain 3		700		
Rise Time	Gain 1	2.9			
	Gain 2	t _r	2.7	ns	$R_S = 50\Omega$: $V_{OUT} = 1\text{ V}_{p-p}$
	Gain 3		2.9		
Propagation Delay	Gain 1	2			
	Gain 2	t _{pd}	1.6	ns	$R_S = 50\Omega$: $V_{OUT} = 1\text{ V}_{p-p}$
	Gain 3		1.2		
Input Offset Current	I _{IO}	0.4	5.0	μA	
Input Bias Current	I _b	9.0	30	μA	
Input Voltage Range	V _{IN}	1.0		V	
Output Offset Voltage	Gain 1	V _O (OFF)	0.6	1.5	V
	Gain 2		0.35	1.5	V
Output Common Mode Voltage	V _O (CM)	2.4	2.9	3.4	V
Output Voltage Swing	V _O (p-p)	3.0	4.0		V_{p-p}
Output Sink Current	I _{SINK}	2.5	3.6		mA
Supply Current	I _{CC}	15	24		mA




- Notes:**
1. Gain select pins G1A and G1B are connected.
 2. Gain select pins G2A and G2B are connected.
 3. All gain select pins are open.
 4. Insert adjustment resistor (0 to 10 k Ω) between G1A and G1B when variable gain is necessary.

Attention: Due to ultrahigh-frequency characteristics, the physical circuit layout is very critical. Supply voltage line bypass, double-sided printed-circuit board, and wide-area ground line layout are necessary for stable operation. Two signal resistors connected to both inputs and two load resistors connected to both outputs should be balanced for stable operation.



Operating Characteristics $T_A = 25^\circ\text{C}$ **Pulse Response****Pulse Response**

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



Measurement Circuit
 $V \pm = \pm 6 \text{ V}$



Description

The μPC3423 is an overvoltage protection circuit (OVP) that protects sensitive electronic circuitry from overvoltage transients or regulator failures when used in conjunction with an external "crowbar" SCR.

Features

- Threshold voltage easily programmed by external resistors
- Programmable trip delay
- 300 mA output current
- Equivalent to MC3423

Ordering Information


Part Number	Package	Operating Temperature Range
μPC3423C	8-pin Plastic DIP	-20°C to +70°C

Recommended Operating Conditions

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply Voltage	V+	4.5	36	V	
Output Current	I _O	0	300	mA	
Indication Output Current	I _{O(ind)}	0	10	mA	


Equivalent Circuit

1/4 Circuit




Electrical CharacteristicsV₊ = 5.0 V, T_A +25°C

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output Voltage	V _O	V ₊ - 2.2	V ₊ - 1.8		V	I _O = 100 mA
Indication Output Voltage	V _{O(Ind)}		0.2	0.4		I _{O(Ind)} = 8 mA
Sense Voltage (1), (2)	V _{sense1} V _{sense2}	2.4	2.6	2.8	V	
Sense Voltage Drift	ΔV _{sense} /ΔT	-0.04			%/°C	-20°C ≤ T _A ≤ +70°C
Remote Activation Input Current	I _{IH}	0.1	40		μA	V _{IH} = 2.0 V
Remote Activation Input Current	I _{IL}	-250			μA	V _{IL} = 0.8 V
Source Current	I _{source}	300			μA	See Test Circuit
Output Current Rise Time	t _r	400			mA/μs	
Propagation Delay	t _{pd}	0.5			μs	I _O = 100 mA
Supply Current	I _{CC}	5.0	8.0		mA	pin 5 grounded, other terminals open

Test Circuit**I_{source} Test Circuit**

Typical Applications


1. Basic Application



83-003250B


Typical Applications (Cont.)







2. Application when programmable duration of overvoltage condition before trip is needed



83-003249B


Timing Chart



Operating Characteristics $T_A = 25^\circ\text{C}$ 

Operating Characteristics (Cont.)

$T_A = 25^\circ\text{C}$



Description


The μPD5555/5556 are CMOS RC timers providing significantly improved performance over the standard bipolar 555/556 timers, while at the same time being direct replacements for those devices in most applications. Improved parameters include low supply current, wide operating supply voltage range, THRESHOLD, TRIGGER and RESET currents as low as 2 pA, no crow-barring of the power supply during output transitions, higher frequency performance, and no requirement to decouple control voltage for stable operation.

Specifically, the μPD5555/5556 are stable controllers capable of producing accurate time delays or frequencies. The 5556 is a dual 555, with the two timers operating independently of one another, sharing only V+ and GND. In the one-shot mode, the pulse width of each circuit is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are controlled by two external resistors and one capacitor. The circuits can source or sink current large enough to drive TTL loads or provide minimal offsets to drive CMOS loads.


Features

- Exact equivalent in most cases for industry standard 555/556 timers
- Low supply current
- 3 to 16 V operating voltage range
- Timing from microseconds through hours


Equivalent Circuit



Pin Configurations



83-001892A



83-002768A

Ordering Information

Part Number	Package	Type
μPD5555C	Plastic DIP	Single
μPD5555G2	Plastic Miniflat	Single
μPD5556C	Plastic DIP	Dual
μPC5556G2	Plastic Miniflat	Dual

Applications

Figure 1. Monostable Operation





Figure 1 shows the μPD5555 operating as a monostable (one-shot) multivibrator. The sequence of operation is described below.

1. When the trigger input is reduced below $1/3 V_+$, the timer internal flip-flop is set.
2. This releases the short-circuit across C1 and the output goes high.
3. When the voltage across C1 reaches $2/3 V_+$, an internal comparator resets the flip-flop.
4. If the trigger voltage has returned above $1/3 V_+$, C1 discharges rapidly.
5. The output is now low and a new timing cycle may be initiated.

The time that the output is high can be taken from the graph in figure 1 or calculated by this formula:

$$t(\text{seconds}) = 1.1 \times R1 (\text{M}\Omega) \times C1 (\mu\text{F})$$

If a low is applied to the reset input, the output is forced low and C1 is discharged regardless of the other inputs.

Applications (Cont.)**Figure 2. Astable Operation**

7

Figure 2 shows the μ PD5555 operating as a free-running multivibrator. Capacitor C1 charges and discharges between $1/3 V_+$ and $2/3 V_+$. The free-running frequency can be obtained from the graph in figure 2 or calculated by the formula below.

$$\text{Charge time (output high): } t_1 = 0.693 (R1 + R2) C1$$

$$\text{Discharge time (output low): } t_2 = 0.693 R2 C1$$

$$\text{Period: } t = t_1 + t_2 = 0.693 (R1 + 2R2) C1$$

$$\text{Frequency} = \frac{1}{t} = \frac{1}{0.693 (R1 + 2R2) C1}$$

$$\text{Duty cycle (output low): } D = \frac{t_2}{t} = \frac{R2}{R1 + 2R2}$$

In the formulas, the corresponding units in which time, frequency, resistance, and capacitance can be expressed are:

Time	Frequency	Resistance	Capacitance
s	Hz	MΩ	μF
ms	kHz	kΩ	μF
μs	MHz	Ω	μF

Electrical Characteristics

$T_A = 25^\circ\text{C}$; $V+ = 3$ to 15 V unless otherwise specified.

Parameter	Symbol	Limits				Test Conditions
		Min.	Typ.	Max.	Unit	
Supply Current	I_{CC}	115	250	μA		$V+ = 5\text{ V}$
		140	350			$V+ = 15\text{ V}$
Threshold Voltage	V_{IH}	2/3			V	
		$V+$				
		50				$V+ = 15\text{ V}$
Threshold Current	I_{IH}	10		pA		$V+ = 5\text{ V}$
		1				$V+ = 3\text{ V}$
Trigger Voltage	V_{TRIG}	1/3			V	
		$V+$				
		50				$V+ = 15\text{ V}$
Trigger Current	I_{TRIG}	10		pA		$V+ = 5\text{ V}$
		1				$V+ = 3\text{ V}$
Reset Voltage (V_{OUT} becomes low.)	V_{RST}	0.4	1.1	2.0	V	$V+ = 15\text{ V}$
		0.4	1.1	2.0		$V+ = 3\text{ V}$
		100				$V_{reset} = V+,$ $V+ = 15\text{ V}$
Reset Current	I_{RST}	20		pA		$V+ = 5\text{ V}$
		2				$V+ = 3\text{ V}$
		0.06	0.4			$V+ = 15\text{ V},$ $I_{sink} = 3.2\text{ mA}$
Output Low Level	V_{OL}			V		
		0.14	0.4			$V+ = 5\text{ V},$ $I_{sink} = 3.2\text{ mA}$
		14.25	14.85			$V+ = 15\text{ V},$ $I_{source} = 1\text{ mA}$
Output High Level	V_{OH}			V		
		4.0	4.7			$V+ = 5\text{ V},$ $I_{source} = 1\text{ mA}$
		40		ns		$V+ = 5\text{ V},$ $R_L = 10\text{ M}\Omega,$ $C_L = 7\text{ pF}$
Output Rise Time	t_r					
		40		ns		
						$V+ = 5\text{ V},$ $R_L = 10\text{ M}\Omega,$ $C_L = 7\text{ pF}$
Output Fall Time	t_f					
		40		ns		
						$V+ = 5\text{ V},$ $R_L = 10\text{ M}\Omega,$ $C_L = 7\text{ pF}$
Max Osc Freq	f_{osc}	500		kHz		Astable Operation
Propagation Delay ($V+ = 5\text{ V}$)	t_{pd}	350		ns		Monostable operation; trigger level $= 0.1\text{ V}+$
Min Trigger Pulse Width ($V+ = 5\text{ V}$)	t_{tr}	160		ns		Trigger level $= 0.1\text{ V}+$
Control Voltage		2/3		V		
Timing Error initial Accuracy		2	%			$R1, R2 = 1$ to $10\text{ k}\Omega,$
Temperature Drift		50	ppm/ $^\circ\text{C}$			$C1 = 0.1\text{ }\mu\text{F}$ $V+ = 5\text{ to }$
Supply Voltage Drift		1	%/V			15 V

Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Supply Voltage	18 V
Input Voltage	$V+ \pm 0.3\text{ V}$
Output Current	100 mA
Power Dissipation, μ PD5555	
Plastic Miniflat	350 mW
Plastic DIP	440 mW
Power Dissipation, μ PD5556	
Plastic Miniflat	550 mW
Plastic DIP	570 mW
Operating Temperature	-20 to +70 °C
Storage Temperature	-55 to +125 °C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Oscillation Frequency				500	kHz
Supply Voltage (Note 1)	$V+$	3		16	V
Input Voltage	V_{IN}	0			V
Output Sink Current	I_{SINK}			3.2	mA
Output Source Current	I_{SOURCE}			1	mA
Operating Temperature	T_{OPT}	-20		70	°C

Note: 1. To reduce transient switching noise on the supply voltage line, install a bypass capacitor from $V+$ to ground. Connect the capacitor, with value listed below, close to $V+$.

$V+$	C
< 10 V	0.047 μF
$\geq 10\text{ V}$	0.1 μF

Timing Waveform









- No Overshoot
- V_{OH} can reach $V+$ without pull-up resistor

85-01900A

Operating Characteristics

T_A = 25°C



μ PD5555/5556

NEC

NEC

CHARGE COUPLED DEVICES

8

Section 8 — Charge Coupled Devices

μ PD791 4096-Bit CCD Image Sensor	8-1
μ PD795 1024-Bit CCD Image Sensor	8-9
μ PD799 2048-Bit CCD Image Sensor	8-17

PRELIMINARY INFORMATION

Description

The μPD791 is a CCD (charge-coupled device) linear image sensor that changes optical images to electrical signals. It has 4096 photo-elements, two lines of 2061-bit CCD charge transfer registers, two output amplifiers, and two compensation signal amplifiers.

The photo-elements have excellent response characteristics because of their PN junction construction. They are 7 by 5 μm separated by 2- μm channel stoppers.

The CCD charge transfer registers have very high transfer efficiency, above 99.996 percent.

Features

- Excellent photo-electrical characteristics
- Single 12-volt power supply
- Compensation amplifier signal can reduce output signal noise
- High resolution of 16 dots per mm across 25.6-cm page
- Transfer efficiency above 99.996 percent
- 24-pin ceramic DIP


Applications

- Facsimile
- OCR (optical character reader)
- Instrumentation

Ordering Information

Part Number	Package	Operating Ambient Temperature
μPD791D	24-pin ceramic DIP	-25 to +55 °C

Pin Configuration



83-003149A

Pin Identification

Pin	Name	*Function
1	NC	No connection
2	ID	Test input
3	φIR	Test input
4	φTG	Transfer gate clock input
5	NC	No connection
6, 7	φ2, φ1	Register clock input
8	φR1	Reset gate clock 1 input
9	VRD	Reset part power supply input
10	CS1	Compensation signal 1 output
11	VOUT1	Output 1 [bit 1, 3, 5...]
12	GND	Ground
13	VOD	Output amplifier power supply input
14	VOUT2	Output 2 [bit 2, 4, 6...]
15	CS2	Compensation signal 2 output
16	VOG	Output gate bias input
17	φR2	Reset gate clock 2 input
18, 19	φ1, φ2	Register clock input
20, 21	NC	No connection
22	G2	Test input
23	G1	Test input
24	GND	Ground

*All NC pins should be connected to ground.

Block Diagram





Photo-Element Construction



Electrical Characteristics

$T_A = +25^\circ\text{C}$; source of light, 2856 K tungsten lamp; exposure period = 5.0 ms; $f_{\phi 1}, f_{\phi 2}$, and $f_{\phi R} = 1 \text{ MHz}$; external load resistance = 2 k Ω ; V_{OD} and $V_{RD} = 12.0 \text{ V}$; $V_{OG} = 3.2 \text{ V}$; V_{G1} and $V_{G2} = 0 \text{ V}$.

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	Unit
Saturation Output Voltage	V_{SAT}	300	400		mV
Saturation Exposure	SE		0.22		lx·s
Photo-Response Nonuniformity	PRNU		± 5	± 10	%
Average Dark Signal	ADS		2	10	mV
Dark Signal Nonuniformity	DSNU		10	20	mV
Working Power Consumption	P_0	70	150	230	mW
Spectral Response Range Limits	SR	0.3		1.1	μm
Sensitivity	S	1300	1900	3000	mV/lx·s
Offset Voltage	V_{IO}	4	6	8	V
Output Delay Time	t_D		50	120	ns
Difference between V_{OUT1} and V_{OUT2}	dV_{OUT}			± 10	%
					$V_{OUT1} = 200 \text{ mV}$

Reference Characteristics

Parameter		Limits			
		Min	Typ	Max	Unit
Input Capacitance at ϕ_1 or ϕ_2 (pins 6, 7, 18, 19)		400	800	1200	pF
Input Capacitance at ϕ_R (pins 8, 17)		5	10	15	pF
Input Capacitance at ϕ_{TG} (pin 4)		50	100	150	pF
Output Impedance at V_{OUT} or CS (pins 10, 11, 14, 15) with 2-k Ω external load resistor		1.0	2.0	1 k Ω	

Absolute Maximum Ratings

$T_A = +25^\circ\text{C}$

Output Amplifier Supply Voltage, V_{DD}	-0.3 to +18 V
Reset Part Supply Voltage, V_{RD}	-0.3 to +18 V
Output Gate Voltage, V_{OG}	-0.3 to +18 V
Register Clock Signal Voltage, $V_{\phi 1\phi 2}$	-0.3 to +18 V
Transfer Gate Clock Signal Voltage, $V_{\phi TG}$	-0.3 to +18 V
Reset Gate Clock Signal Voltage, $V_{\phi R}$	-0.3 to +18 V
Operating Temperature, T_{OPT}	-25 to +55 °C
Storage Temperature, T_{STG}	-40 to +100 °C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

$T_A = -25$ to $+55^\circ\text{C}$



Parameter	Symbol	Limits			
		Min	Typ	Max	Unit
Output Amplifier Supply Voltage	V_{DD}	11.4	12.0	12.6	V
Reset Part Supply Voltage	V_{RD}	11.4	12.0	12.6	V
Output Gate Bias Voltage	V_{OG}	2.7	3.2	3.7	V
Test Terminal G_1 Voltage	V_{G1}	0			V
Test Terminal G_2 Voltage	V_{G2}	0			V
Test Terminal ID Voltage	V_{ID}	10	12.0	15	V
Test Terminal ϕ_{IR} Voltage	$V_{\phi IR}$	0			V
High Level of Register Clock Signal	$V_{\phi 1\phi 2H}$	9.0	12.0	12.5	V
Low Level of Register Clock Signal	$V_{\phi 1\phi 2L}$	-0.3	0	0.5	V
High Level of Transfer Gate Clock Signal	$V_{\phi TGH}$	9.0	12.0	12.5	V
Low Level of Transfer Gate Clock Signal	$V_{\phi TGL}$	-0.3	0	0.5	V
High Level of Reset Gate Clock Signal	$V_{\phi RH}$	9.0	12.0	12.5	V
Low Level of Reset Gate Clock Signal	$V_{\phi RL}$	-0.3	0	0.5	V
Register Clock Signal Frequency (see Note)	$f_{\phi 1\phi 2}$	1		3.5	MHz
Reset Gate Clock Signal Frequency (see Note)	$f_{\phi R}$	1		3.5	MHz

Note: At lower frequencies, t_D of output signal is >100 ns. (See Timing Waveforms.)

Timing Waveforms

NEC

8-4



- ϕ_1 and ϕ_2 are symmetrical.
- The crossing voltage of ϕ_1 and ϕ_2 should be kept above $V_{OG} + 1$ V.
- The register clock pulse should be not more than 2061 cycles.
- Width of the transfer gate pulse should be less than 20 μ s.

83-003147B

Definitions of Electrical Parameters

Saturation Output Voltage [V_{SAT}]. An output signal level above which the PRNU (photo-response non-uniformity) is $\geq 10\%$ or the response is nonlinear.

Saturation Exposure [SE]. Product of illuminance (lx) and exposure period (s) in which the output is saturated.


Photo-Response Nonuniformity [PRNU]. Percentage of peak output level and bottom output level against average output level of all valid photo-elements in static and uniform light.

$$\text{PRNU (\%)} = \left(\frac{V_{\text{MAX}} \text{ or } V_{\text{MIN}} - 1}{\frac{1}{n} \sum_{j=1}^n V_j} \right) \times 100$$

where

n = number of valid photo-elements


V_j = output voltage of each photo element



Average Dark Signal [ADS]. Average output level of valid photo-elements with no exposure.


$$\text{ADS (mV)} = \frac{1}{n} \sum_{j=1}^n V_j$$

Dark Signal Nonuniformity [DSNU]. Peak output level with no exposure.



Working Power Consumption [P_w]. Product of supply voltage and current when supply voltage is 12.0 V.

Spectral Response Range Limits [SR]. Short side and long side limits of response spectral range having sensitivity above 5 percent of sensitivity of most sensitive wavelength.




Sensitivity [S]. Quotient of the output level divided by exposure (lx•s).

Offset Voltage [V_{os}]. Output terminal potential with no exposure.


Example of Driving Circuit

(Sheet 1 of 2)







Example of Driving Circuit (Cont.)

(Sheet 2 of 2)



Operating Characteristics

$T_A = 25^\circ\text{C}$



PRELIMINARY INFORMATION

Description

The μPD795 is a CCD (charge-coupled device) linear image sensor that changes optical images to electrical signals. It has 1024 photo-elements, two lines of 525-bit CCD charge transfer registers, a drive unit, a sample-and-hold circuit, and an output amplifier. The drive unit simplifies the external circuit and reduces total drive power. The sample-and-hold circuit substantially reduces output signal noise.

The photo-elements have excellent response characteristics because of their PN junction construction. They are 14 by 9 μm separated by 5- μm channel stoppers.

The CCD charge transfer registers have very high transfer efficiency, above 99.996 percent.


Features

- Excellent photo-electrical characteristics
- Single 12-volt power supply
- On-chip drive unit and sample-and-hold circuit
- High resolution of 8 dots per mm across 12.8-cm page
- Transfer efficiency above 99.996 percent
- 20-pin ceramic DIP


Applications

- Facsimile
- OCR (optical character reader)
- Instrumentation

Photo-Element Construction



Pin Configuration



83-003308A

Pin Identification

Pin	Name	*Function
1	GND	Ground
2	ϕ_{10}	Register clock input
3	ϕ_{R0}	Reset gate clock input
4	ϕ_{SH0}	Sample-and-hold clock input
5, 6, 7	NC	No connection
8	ϕ_{TG0}	Transfer gate clock input
9	G ₂	Test input
10	V+	Drive unit power supply input
11	ID	Test input
12	G ₁	Test input
13	ϕ_{IR}	Test input
14, 15	NC	No connection
16	V _{OG}	Output gate bias input
17	V _{RD}	Reset part power supply input
18	V _{DD}	Output amplifier power supply input
19	V _{OUT}	Output
20	GND	Ground

*All NC pins should be connected to ground.

Ordering Information

Part Number	Package	Operating Ambient Temperature
μPD795D	20-pin ceramic DIP	-25 to +55 °C

Block Diagram

8-10




Photo-elements
(1024 bits +
8 invalid bits)
Transfer Gate
CCD Charge Transfer
Register (512 bits)

83-003307C

Electrical Characteristics $T_A = +25^\circ\text{C}$; source of light, 2856 K tungsten lamp; exposure period = 5.0 ms; V_{GG} , V_{OD} , and $V_{RD} = 12.0 \text{ V}$; $f_{\phi 10} = 250 \text{ kHz}$; $f_{\phi R0} = 500 \text{ kHz}$.

Parameter	Symbol	Limits				Test Conditions
		Min	Typ	Max	Unit	
Saturation Output Voltage	V_{SAT}	400	650		mV	
Saturation Exposure	SE	0.15	0.20		lx·s	
Photo-Response Nonuniformity	PRNU		± 5	± 10	%	$V_{OUT} = 200 \text{ mV}$; infrared cut filter, Corning 1-75
Average Dark Signal	ADS		3	10	mV	No exposure
Dark Signal Nonuniformity	DSNU		5	15	mV	No exposure
Working Power Consumption	P_g		200		mW	Current of pins 10, 17, and 18 x supply voltage
Spectral Response Range Limits	SR	0.3		1.1	μm	
Sensitivity	S	2000	3250	4500	$\text{mV/lx}\cdot\text{s}$	
Offset Voltage	V_{IO}		4.0		V	0% level of V_{OUT} in timing waveforms
Feed-Through Delay Time	t_d	50	100	ns		See timing waveforms.
Feed-Through Level	V_{FT}	70	120		mV	
Feed-Through Pulse Width	t_{pw}	70	120	ns		

Reference Characteristics

Parameter	Limits			
	Min	Typ	Max	Unit
Input Capacitance at $\phi 10$, $\phi R0$, $\phi SH0$, or $\phi TG0$ (pins 2, 3, 4, 8)	5	10	pF	
Rise Time and Fall Time of Feed-Through Pulse	50	100	ns	
Output Impedance at V_{OUT} (pin 19)	0.5	1.0	2.0	k Ω

Absolute Maximum Ratings $T_A = +25^\circ\text{C}$




Output Amplifier Supply Voltage, V_{OD}	-0.3 to +15 V
Reset Part Supply Voltage, V_{RD}	-0.3 to +15 V
Drive Unit Supply Voltage, V_+	-0.3 to +15 V
Output Gate Voltage, V_{OG}	-0.3 to +15 V
Register Clock Signal Voltage, $V_{\phi 10}$	-0.3 to +15 V
Transfer Gate Clock Signal Voltage, $V_{\phi TG0}$	-0.3 to +15 V
Reset Gate Clock Signal Voltage, $V_{\phi R0}$	-0.3 to +15 V
Sample-and-Hold Clock Signal Voltage, $V_{\phi SH0}$	-0.3 to +15 V
Operating Temperature, T_{OPT}	-25 to +55 °C
Storage Temperature, T_{STG}	-40 to +100 °C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions $T_A = -25$ to $+55^\circ\text{C}$

Parameter	Symbol	Limits			
		Min	Typ	Max	Unit
Output Amplifier Supply Voltage	V_{OD}	11.4	12.0	12.6	V
Reset Part Supply Voltage	V_{RD}	11.4	12.0	12.6	V
Drive Unit Supply Voltage	V_+	11.4	12.0	12.6	V
Output Gate Bias Voltage	V_{OG}	1.0	1.25	1.50	V
Test Terminal G_1 Voltage	V_{G1}	0			V
Test Terminal G_2 Voltage	V_{G2}	0			V
Test Terminal ID Voltage	V_{ID}		12.0		V
Test Terminal ϕ_{IR} Voltage	$V_{\phi IR}$	0			V
High Level of Register Clock Signal	$V_{\phi 1H}$	2.4	4.5	5.5	V
Low Level of Register Clock Signal	$V_{\phi 1L}$	-0.3	0	0.5	V
High Level of Transfer Gate Clock Signal	$V_{\phi TGH}$	2.4	4.5	5.5	V
Low Level of Transfer Gate Clock Signal	$V_{\phi TGL}$	-0.3	0	0.5	V
High Level of Reset Gate Clock Signal	$V_{\phi RH}$	2.4	4.5	5.5	V
Low Level of Reset Gate Clock Signal	$V_{\phi RL}$	-0.3	0	0.5	V
High Level of Sample-and-Hold Clock Signal	$V_{\phi SHH}$	2.4	4.5	5.5	V
Low Level of Sample-and-Hold Clock Signal	$V_{\phi SHL}$	-0.3	0	0.5	V
Register Clock Signal Frequency	$f_{\phi 10}$		250	500	kHz
Reset Gate Clock Signal Frequency	$f_{\phi R0}$		500	1000	kHz

Timing Waveforms



- The register clock signal ϕ_{10} should be not more than 526 cycles.
- Width of the transfer gate pulse ϕ_{TGO} should be less than 20 μ s.

Definitions of Electrical Parameters

Saturation Output Voltage [V_{SAT}]. An output signal level above which the PRNU (photo-response non-uniformity) is $\geq 10\%$ or the response is nonlinear.

Saturation Exposure [SE]. Product of illuminance (lx) and exposure period (s) in which the output is saturated.


Photo-Response Nonuniformity [PRNU]. Percentage of peak output level and bottom output level against average output level of all valid photo-elements in static and uniform light.

$$\text{PRNU (\%)} = \left(\frac{V_{\text{MAX}} \text{ or } V_{\text{MIN}}}{\frac{1}{n} \sum_{j=1}^n V_j} - 1 \right) \times 100$$

where

n = number of valid photo-elements


V_j = output voltage of each photo element



Average Dark Signal [ADS]. Average output level of valid photo-elements with no exposure.


$$\text{ADS (mV)} = \frac{1}{n} \sum_{j=1}^n V_j$$

Dark Signal Nonuniformity [DSNU]. Peak output level with no exposure.



Working Power Consumption [P_w]. Product of supply voltage and current when supply voltage is 12.0 V.

Spectral Response Range Limits [SR]. Short side and long side limits of response spectral range having sensitivity above 5 percent of sensitivity of most sensitive wavelength.








Sensitivity [S]. Quotient of the output level divided by exposure (lx•s).

Offset Voltage [V_{OS}]. Output terminal potential with no exposure.

Example of Driving Circuit

83-003311C



Operating Characteristics $T_A = 25^\circ\text{C}$ **Signal Output****Dark Signal****Relative Spectrum Response****MTF**

μ PD795

NEC

PRELIMINARY INFORMATION

Description

The μPD799 is a CCD (charge-coupled device) linear image sensor that changes optical images to electrical signals. It has 2048 photo-elements, two lines of 1037-bit CCD charge transfer registers, an output amplifier, and a compensation signal amplifier.

The photo-elements have excellent response characteristics because of their PN junction construction. They are 14 by 9 μm separated by 5- μm channel stoppers.

The CCD charge transfer registers have very high transfer efficiency, above 99.996 percent.

Features

- Excellent photo-electrical characteristics
- Single 12-volt power supply
- Compensation amplifier signal can reduce output signal noise
- High resolution of 16 dots per mm across 25.6-cm page
- Transfer efficiency above 99.996 percent
- 24-pin ceramic DIP


Applications

- Facsimile
- OCR (optical character reader)
- Instrumentation

Ordering Information

Part Number	Package	Operating Ambient Temperature
μPD799D	24-pin ceramic DIP	-25 to +55 °C

Pin Configuration



83-003275A

Pin Identification

Pin	Name	*Function
1	NC	No connection
2	V _{RD}	Reset part power supply input
3	φ _R	Reset gate clock input
4	V _{OG}	Output gate bias input
5, 6	NC	No connection
7, 8	φ ₂ , φ ₁	Register clock input
9	NC	No connection
10	G ₂	Test input
11	G ₁	Test input
12	GND	Ground
13	NC	No connection
14	ID	Test input
15	φ _{IR}	Test input
16	φ _{TG}	Transfer gate clock input
17, 18	φ ₁ , φ ₂	Register clock input
19, 20	NC	No connection
21	V _{OUT}	Output
22	V _{OD}	Output amplifier power supply input
23	CS	Compensation signal output
24	GND	Ground

*All NC pins should be connected to ground.

Block Diagram





Photo-Element Construction



Electrical Characteristics

$T_A = +25^\circ\text{C}$; source of light, 2856 K tungsten lamp; exposure period = 5.0 ms; V_{ID} , V_{OD} , and $V_{RD} = 12.0 \text{ V}$; $V_{OG} = 2.0 \text{ V}$; V_{G1} and $V_{G2} = 0 \text{ V}$; $\phi_{TG} = 10 \mu\text{s}$.

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Saturation Output Voltage	V_{SAT}	400	700		mV
Saturation Exposure	SE	0.20			lx•s
Photo-Response Nonuniformity	PRNU	± 14	± 20	%	$V_{OUT} = 200 \text{ mV}$; infrared cut filter, Corning 1-75
Average Dark Signal	ADS	3	10	mV	No exposure
Dark Signal Nonuniformity	DSNU	5	15	mV	No exposure
Working Power Consumption	P_p	25	45	70	mW
Spectral Response Range Limits	SR	0.3		1.1	μm
Sensitivity	S	2000	3500	4500	mV/lx•s
Offset Voltage	V_{IO}	5.5	7.0	8.5	V
Output Delay Time	t_d		50	120	ns
					$t_{\phi F}$ of ϕ_1 and ϕ_2 in timing waveforms = 30 ns

Reference Characteristics

Parameter	Limits			
	Min	Typ	Max	Unit
Input Capacitance at ϕ_1 or ϕ_2 (pins 7, 8, 17, 18)	400	800	1200	pF
Input Capacitance at ϕ_R (pin 3)	5	10	15	pF
Input Capacitance at ϕ_{TG} (pin 16)	20	40	60	pF
Output Impedance at V_{OUT} or CS (pins 21, 23)	1.0	2.0	3.0	k Ω

Absolute Maximum Ratings

$T_A = +25^\circ\text{C}$

Output Amplifier Supply Voltage, V_{OD}	-0.3 to +18 V
Reset Part Supply Voltage, V_{RD}	-0.3 to +18 V
Output Gate Voltage, V_{OG}	-0.3 to +18 V
Register Clock Signal Voltage, $V_{\phi 1\phi 2}$	-0.3 to +18 V
Transfer Gate Clock Signal Voltage, $V_{\phi TG}$	-0.3 to +18 V
Reset Gate Clock Signal Voltage, $V_{\phi R}$	-0.3 to +18 V
Operating Temperature, T_{OPT}	-25 to +55°C
Storage Temperature, T_{STG}	-40 to +100°C

Comment: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Recommended Operating Conditions

$T_A = -25$ to $+55^\circ\text{C}$

Parameter	Symbol	Limits			
		Min	Typ	Max	Unit
Output Amplifier Supply Voltage	V_{OD}	11.4	12.0	12.6	V
Reset Part Supply Voltage	V_{RD}	11.4	12.0	12.6	V
Output Gate Bias Voltage	V_{OG}	1.0	2.0	3.0	V
Test Terminal G_1 Voltage	V_{G1}	0			V
Test Terminal G_2 Voltage	V_{G2}	0			V
Test Terminal ID Voltage	V_{ID}	11.4	12.0	12.6	V
Test Terminal ϕ_{IR} Voltage	$V_{\phi IR}$	0			V
High Level of Register Clock Signal	$V_{\phi 1\phi 2H}$	9.0	12.0	12.6	V
Low Level of Register Clock Signal	$V_{\phi 1\phi 2L}$	-0.3	0	0.5	V
High Level of Transfer Gate Clock Signal	$V_{\phi TGH}$	9.0	12.0	12.6	V
Low Level of Transfer Gate Clock Signal	$V_{\phi TGL}$	-0.3	0	0.5	V
High Level of Reset Gate Clock Signal	$V_{\phi RH}$	9.0	12.0	12.6	V
Low Level of Reset Gate Clock Signal	$V_{\phi RL}$	-0.3	0	0.5	V
Register Clock Signal Frequency (see Note)	$f_{\phi 1\phi 2}$	0.2	1.75	MHz	
Reset Gate Clock Signal Frequency (see Note)	$f_{\phi R}$	0.4	3.5	MHz	

Note: At lower frequencies, t_p of output signal is >100 ns. (See Timing Waveforms.)

Timing Waveforms



Definitions of Electrical Parameters

Saturation Output Voltage [V_{SAT}]. An output signal level above which the PRNU (photo-response non-uniformity) is $\geq 10\%$ or the response is nonlinear.

Saturation Exposure [SE]. Product of illuminance (lx) and exposure period (s) in which the output is saturated.


Photo-Response Nonuniformity [PRNU]. Percentage of peak output level and bottom output level against average output level of all valid photo-elements in static and uniform light.

$$\text{PRNU (\%)} = \left(\frac{V_{\text{MAX}} \text{ or } V_{\text{MIN}}}{\frac{1}{n} \sum_{j=1}^n V_j} - 1 \right) \times 100$$

where

n = number of valid photo-elements


V_j = output voltage of each photo element



Average Dark Signal [ADS]. Average output level of valid photo-elements with no exposure.


$$\text{ADS (mV)} = \frac{1}{n} \sum_{j=1}^n V_j$$

Dark Signal Nonuniformity [DSNU]. Peak output level with no exposure.



Working Power Consumption [P_W]. Product of supply voltage and current when supply voltage is 12.0 V.

Spectral Response Range Limits [SR]. Short side and long side limits of response spectral range having sensitivity above 5 percent of sensitivity of most sensitive wavelength.




Sensitivity [S]. Quotient of the output level divided by exposure (lx•s).

Offset Voltage [V_{os}]. Output terminal potential with no exposure.

Example of Driving Circuit


(Sheet 1 of 2)



83-003277C

Example of Driving Circuit (Cont.)


(Sheet 2 of 2)




Operating Characteristics

$T_A = 25^\circ\text{C}$


Signal Output




Dark Signal



Relative Spectrum Response



MTF



NEC

PACKAGING INFORMATION

9

Section 9 — Packaging Information




Packaging Information	9-1
Thermal Information	9-13
Taping Specifications	9-15
Surface Mounting Specifications	9-23

8-Pin Plastic DIP (300 mil)

Item	Millimeters	Inches
A	10.5 max	.413 max
B	2.54 [TP]	.100 [TP]
C	.5	.002
D	2.7 min	.106
E	5.80 max	.228
F	.5	.002
G	6.40 [TP]	.252 [TP]
H	7.62	.300
I	.25	.010

Notes: 1. Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.

2. Item "G" to center of leads when formed parallel.






83-003392B

8-Pin Plastic DIP (300 mil) (μ PC3423 only)

Item	Millimeters	Inches
A	10.5 max	.413
B	2.54 [TP]	.100 [TP]
C	.5	.002
D	3.5	.138
E	4.7	.185
F	3.8	.150
G	6.40 [TP]	.252 [TP]
H	7.6	.299
I	.3	.012
J	1.2	.047

Notes: 1. Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.

2. Item "G" to center of leads when formed parallel.




83-003395B


PACKAGING INFORMATION



NEC

14-Pin Plastic DIP (300 mil)



16-Pin Plastic DIP (300 mil)




18-Pin Plastic DIP (300 mil)**20-Pin Plastic DIP (300 mil)**


PACKAGING INFORMATION



NEC

22-Pin Plastic DIP (400 mil)



24-Pin Plastic DIP (600 mil)



28-Pin Plastic DIP (600 mil)**28-Pin Plastic Shrink DIP (400 mil)**


PACKAGING INFORMATION

NEC

14-Pin Ceramic Package (300 mil)

Item	Millimeters	Inches
A	19.9 max	.78 max
B	2.35	.09
C	2.54 [TP]	.1 [TP]
D	.46	.018
E	15.2	.6
F	1.5	.059
G	3.0 min	.118 min
H	.5 min	.02 min
I	4.58 max	.181 max
J	5.08 max	.2 max
K	7.62 [TP]	.3 [TP]
L	6.4	.25
M	.25	.01

Notes: 1. Each lead centerline is located within .25 mm (.01 inch) of its true position [TP] at maximum material condition.
2. Item "K" to center of leads when formed parallel.




83-001523B

16-Pin Cerdip Package (300 mil)

Item	Millimeters	Inches
A	19.9 max	.784 max
B	1.06	.042
C	2.54 [TP]	.10 [TP]
D	.46 ± .10	.018 ± .004
E	17.78	.70
F	1.5	.059
G	2.54 min	.10 min
H	.5 min	.019 min
I	4.58 max	.181 max
J	5.08 max	.20 max
K	7.62 [TP]	.30 [TP]
L	6.4	.25
M	.25 + .10 - .05	.0098 + .0039 - .0019

Notes: 1. Each lead centerline is located within .25 mm (.01 inch) of its true position [TP] at maximum material condition.
2. Item "K" to center of leads when formed parallel.




83-001516B


18-Pin Cerdip Package (300 mil)

Item	Millimeters	Inches
A	.23.2 max	.91 max
B	1.44	.055
C	2.54 [TP]	.10 [TP]
D	.45	.02
E	20.32	.8
F	1.2	.06
G	2.5 min	.1 min
H	.5 min	.02 min
I	4.6 max	.18 max
J	5.1 max	.2 max
K	7.62 [TP]	.3 [TP]
L	6.7	.26
M	.25	.01

- Notes: 1. Each lead centerline is located within .25 mm (.01 inch) of its true position [TP] at maximum material condition.
 2. Item "K" to center of leads when formed parallel.



83-001517B


20-Pin Ceramic DIP (μ PD795D)

83-003386B


PACKAGING INFORMATION

NEC

24-Pin DIP (μ PD791D)






24-Pin DIP (μ PD799D)



8-Pin Plastic Miniflat (225 mil)

Item	Millimeters	Inches
A	5.70 max	.22 max
B	.94 max	.037 max
C	1.27 [TP]	.05 [TP]
D	.40 ^{+.10} _{-.05}	.016 ^{+.004} _{-.002}
E	.1 ± .1	.004 ± .004
F	1.49 max	.059 max
G	1.80 min	.071 max
H	6.5 ± .3 [TP]	.256 ± .011 [TP]
I	4.4 max	.173 max
J	.15 ^{+.10} _{-.05}	.006 ^{+.004} _{-.002}
K	1.1 max	.004 max
L	.6 ± .2	.024 ± .008

Note: Each lead centerline is located within 0.12 mm (.005) of its true position (TP) at maximum material condition.






83-003385B

14-Pin Miniflat IC (225 mil)

Item	Millimeters	Inches
A	10.46 max	.412 max
B	1.42 max	.056 max
C	1.27 [TP]	.050 [TP]
D	.40 ^{+.10} _{-.05}	.016 ^{+.004} _{-.003}
E	.1 ± .1	.004 ± .004
F	1.8 max	.071 max
G	1.49	.059
H	6.5 ± .3	.256 ± .012
I	4.4	.173
J	1.1	.043
K	.15 ^{+.10} _{-.05}	.006 ^{+.004} _{-.002}
L	.6 ± .2	.024 ^{+.004} _{-.009}

Note: Each lead centerline is located within 0.12 mm (.005) of its true position (TP) at maximum material condition.




83-003394B


PACKAGING INFORMATION

NEC


24-Pin Ceramic Flatpack B




3-Pin SIP TO-220



3-Pin SIP TO-92



9-Pin Plastic SIP



Thermal Information

The power dissipation capability of semiconductor devices is limited by the maximum allowable junction temperature, the ambient temperature, and the thermal resistance between the junction and the ambient environment.

The temperature difference between the junction and the ambient environment is determined by the following equation.

$$T_J - T_A = P_D \theta_{JA}$$

where T_J = junction temperature, °C

T_A = ambient temperature, °C

P_D = power dissipation, W


θ_{JA} = thermal resistance, junction to ambient, °C/W

The maximum allowable junction temperature is 150°C, however, the maximum junction temperature of plastic package IC's should be 125°C because of the storage temperature range limitation.

The dissipation derating curves that follow assume the ambient environment is still air, and that no heat sink is used.

1. 8 Pin Metal Can Package and Cavity DIP

Dissipation Derating Curve




$\theta_{JA} = 200^\circ\text{C}/\text{W typ. } T_J \text{ max} = 150^\circ\text{C}$

The maximum power dissipation value of 500 mW has been fixed considering the practical applications of operational amplifiers and comparators.

2. 14 Pin Through 20 Pin Cavity DIP

Dissipation Derating Curve




$\theta_{JA} = 90^\circ\text{C}/\text{W typ. } T_J \text{ max} = 150^\circ\text{C}$

The maximum power dissipation value has been fixed considering the practical applications.

Operational Amplifiers and Comparators 900 mW
D/A, A/D Converters 500 mW

3. 8 Pin Plastic Molded DIP

Dissipation Derating Curve



(except for $\mu\text{PC}4556\text{C}$, $\mu\text{PC}4557\text{C}$, $\mu\text{PC}4560\text{C}$, $\mu\text{PC}1555\text{C}$)

$\theta_{JA} = 200^\circ\text{C}/\text{W typ. } T_J \text{ max} = 125^\circ\text{C}$


The maximum power dissipation value of 250 mW has been fixed considering the practical applications of operational amplifiers and comparators.

PACKAGING INFORMATION

NEC

4. 8 Pin Plastic Molded DIP

Dissipation Derating Curve



(For μ PC4556C, μ PC4557C, μ PC4560C,
 μ PC1555C)

$\theta_{JA} = 140^{\circ}\text{C}/\text{W typ}$. $T_J \text{ max} = 125^{\circ}\text{C}$

The maximum power dissipation value has been fixed considering the maximum junction temperature and the practical applications of those IC's.

μ PC4556, μ PC4557, μ PC4560C


700 mW

μ PC1555C

600 mW

5. 14 Pin Plastic Molded DIP

Dissipation Derating Curve



$\theta_{JA} = 140^{\circ}\text{C}/\text{W typ}$. $T_J \text{ max} = 125^{\circ}\text{C}$

The maximum power dissipation value of 570 mW has been fixed considering the practical applications of operational amplifiers and comparators.


6. Miniflat Package

When the miniflat IC's are mounted on a hybrid IC, the heat radiation through the leads is increased. When resin coated, the heat radiation through the environment is further increased. As a result, the thermal resistance in the mounted state is much smaller than in element form alone.

It is suggested that the heat dissipation in actually mounted condition be fully investigated.

6A. 8 Pin Mini flat Package

Dissipation Derating Curve




$\theta_{JA} = 220^{\circ}\text{C}/\text{W typ}$. $T_J \text{ max} = 125^{\circ}\text{C}$

The maximum power dissipation value of 440 mW has been fixed considering the maximum junction temperature and the practical applications of miniflat IC's.

6B. 8 Pin Mini flat Package

Dissipation Derating Curve



$\theta_{JA} = 180^{\circ}\text{C}/\text{W typ}$. $T_J \text{ max} = 125^{\circ}\text{C}$

The maximum power dissipation value of 550 mW has been fixed considering the maximum junction temperature and the practical applications of miniflat IC's.


Taping Specifications

Tape and reel shipping has been used for many years in Japan for shipping surface mount transistors and capacitors. Currently, 75% of surface mount transistors are shipped via this method. Tape and reel specifications, formally established by Japanese Standard RC-1009A for 12 mm tape, has now been expanded to include surface mount ICs.

Surface mount technology in the United States has recently come of age, and in May of 1985 the EIA developed Standard EIA481 for Embossed Tape and Reel Packaging. NEC has adjusted the current Japanese standard to comply with EIA481, and is now shipping surface mount devices to this specification.

Because of the need for electrostatic packaging, NEC chose to manufacture the tape using carbon/PVC material. This type of "filler mixed" plastic is difficult to emboss, thus the actual tape manufacturing is done by the Sumitomo Bakelite Corp in Japan.

Figure 1. Manufacturing Processes of Embossed Carrier Tape



PACKAGING INFORMATION

NEC

Table 1. 8, 12, 16, 24 mm Embossed Tape

Tape Size	D	E	P ₀	t (Max.)	A ₀ , B ₀ , K ₀	
8, 12, 16, 24 mm	1.5 $\begin{array}{l} +0.10 \\ -0.0 \end{array}$ (.059 +.004) -.01)	1.75 ± 0.10 (.069 ± .004)	$4.0 \pm .10$ (.157 ± .004)	0.400 (.016)	See Note 1 Table 2	Constant Dimensions

Tape Size	B ₁ Max.	D ₁ Min.	F	K Max.	P ₂	R Min.	W	
8 mm	4.2 (.165)	1.0 (.039)	3.5 ± 0.05 (.138 ± .002)	2.4 (.094)	2.0 ± 0.05 (.079 ± .002)	25 (.984)	$8.0 \pm .30$ (.315 ± .012)	
12 mm	8.2 (.323)		5.5 ± 0.05 (.217 ± .002)	4.5 (.177)		30 (1.181)	$12.0 \pm .30$ (.472 ± .012)	Variable Dimensions
15 mm	12.1 (.476)	1.5 (.059)	7.5 ± 0.10 (.295 ± .004)	6.5 (.256)	2.0 ± 0.10 (.079 ± .004)	40 (1.575)	$18 \pm .30$ (.630 ± .012)	
24 mm	20.1 (.791)		11.5 ± 0.10 (.453 ± .004)			50 (1.969)	$24 \pm .30$ (.945 ± .012)	

Tape Size	P					
	4.0 ± 0.10 (.157 ± .004)	8.0 ± 0.10 (.315 ± .004)	12.0 ± 0.10 (.472 ± .004)	16 ± 0.10 (.630 ± .004)	20 ± 0.10 (.787 ± .004)	24 ± 0.10 (.945 ± .004)
8 mm	X					
12 mm	X	X				
16 mm	X	X	X			
24 mm			X	X	X	X

Notes:

1. A₀ B₀ K₀ are determined by component size. The clearance between the component and the cavity must be within 0.05 (.002) min. to 0.50 (.020) max. for 8 mm tape, 0.05 (.002) min. to 0.65 (.026) max. for 12 mm tape, 0.05 (.002) min. to 0.90 (.035) max for 16 mm tape and 0.05 (.002) min. to 1.00 (.039) max. for 24 mm tape and larger. The component cannot rotate more than 20° within the determined cavity, see below.
2. Tape and components shall pass around radius "R" without damage.





Figure 2. Embossed Carrier Dimensions

PACKAGING INFORMATION

NEC

Figure 3. Reel Dimensions





Table 2. Reel Dimensions

Tape Size	A Max.	B Min.	C	D Min.	N Min.	G	T Max.
8 mm	330 (12.992)	1.5 (.059)	13.0 ± 0.20 (.512 ± .008)	20.2 (.795)	50 (.1969)	8.4 +1.5 -.00 (.331 +.008) -.00	14.4 (.567)
12 mm	330 (12.992)					12.4 +2.0 -.00 (.488 +.078) -.00	18.4 (.724)
16 mm	380 (14.173)					16.4 +2.0 -.08 (.646 +.078) -.00	22.4 (.882)
24 mm						24 +2.0 -.08 (.961 +.078) -.00	30.4 (1.197)
32 mm						32.4 +2.0 -.00 (1.276 +.078) -.00	
44 mm						44.4 +2.0 -.00 (1.748 +.078) -.00	
55 mm	609 (23.976)			100 (3.937)		58.4 +2.0 -.00 (2.220 +.078) -.00	

Metric dimensions will govern.


English measurements rounded and for reference only.

Figure 4. Tape End Configurations



83-003126B

Figure 5. SO-IC Devices



83-003127B


PACKAGING INFORMATION

NEC

Table 3. SO-IC Devices

Component	Tape Size mm (W)	Part Pitch (P)
SO-IC 225 mil MF	8	8
	14	8
	16	8
SO-IC 375 mil MF	14L	16
	16L	16
	20L	24
	24L	24
	28L	24
PCC	18	24
	20	16
	28	24
	44	32
PCC	52	32
	68	44
	84	44
	100	44
	124	56
		48

Figure 6. Embossed Carrier Dimensions



Package	B_0	W	F
8p SMF	5.4 ± 0.1	12.0 ± 0.3	5.5 ± 0.1
14, 16p SMF	10.45 ± 0.1	16.0 ± 0.3	7.5 ± 0.1

SMF: 225 mil Miniflat

	8p SMF	14, 16 SMF
W	$12.4^{+2.0}_{-0}$	$16.4^{+2.0}_{-0}$
T	18.4 Max	22.4 Max

SMF: 225 mil Miniflat

Figure 7. Reel Size







Figure 8. Cover Tape Peel Strength: 40 ± 25 g



PACKAGING INFORMATION

NEC



Surface Mount Information

Structure

The designation for industrial linear IC (ILIC) in the miniflat package is "G2." Figure 1 shows a cutaway view of the miniflat G2 package. The die (chip) is mounted to the center lead frame island, with bonding pads to the external leads.

The lead frame is made from 42 Alloy with silver (Ag) paste used for die attachment. The body is high-purity molded epoxy for high reliability.

Figure 2 shows the package cross section.

Package Outline

In 1981, the EIAJ (Electronic Industry Association of Japan) set the standards for Surface Mount ICs. They required that devices manufactured in Japan attain higher resistance to environmental factors (humidity, shock, and vibration) than existing Small Outline Integrated Circuit (SOIC) devices. The resulting package is known as the 225-Mil S.O. Specification.

Figure 3 illustrates the difference between the NEC miniflat (G2) and the S.O. type package.

The body or molded portion of the NEC miniflat is 4.4 mm wide compared to 4.0 mm for the S.O. package. The lead bend of the NEC miniflat adds an additional 0.1 mm, for a net difference of approximately 0.5 mm in overall footprint width (miniflat vs. SOIC). All other dimensions (such as lead pitch, length, and spacing) are the same.

The larger package size of the NEC miniflat allows a larger die to be mounted in 8- and 14-pin packages, (e.g. BIFET op amp), which increases the variety of circuits available in the G2 package. See Package Information Section for the outline dimensions of 8-pin and 14-pin G2 packages.

Figure 1. Internal Structure (8-Pin Type)





Figure 2. Cross Section of a Miniflat IC



Figure 3. Compatible Footprint Pattern for NEC Miniflat IC and SOIC



Handling Techniques

To work with the NEC miniflat IC without jeopardizing the quality and reliability, it is necessary to exercise more care than when handling standard DIP ICs.

Environmental conditions and handling precautions for the NEC miniflat IC family are described below.

Circuit Design

The electrical characteristics of the NEC miniflat IC are guaranteed the same as those of standard DIP ICs.

Since heat radiation is improved when the IC is mounted on the substrate, power dissipation P_T can be changed in actual use. However, the degree of change

largely depends on the method of mounting (size of substrate, coating method, etc). Therefore, full evaluation of the mounted board should be made in advance.

Total Power Dissipation and Thermal Resistance

Figures 4 and 5 show the total power dissipation characteristics of the NEC miniflat IC family.

As shown in the figures, thermal resistance for a single element is approximately $180^{\circ}\text{C}/\text{W}$ for the 14-pin IC, and approximately $220^{\circ}\text{C}/\text{W}$ for the 8-pin IC.

When mounted on a hybrid IC or PW-board, the heat radiation through the leads is increased. With resin coating, the heat radiation through the resin to the environment is further increased. As a result, the thermal resistance in the mounted state is much lower.

It is suggested that the heat dissipation in actual finished mountings be fully analyzed prior to production.

Figure 4. P_T-T_J Characteristic (8-Pin Type)





Figure 5. P_T-T_J Characteristic (14-Pin Type)



Soldering and Flux Temperature

Exposure to high temperatures over time should be carefully monitored to insure prolonged reliability. As an Absolute Maximum Rating, exposure to the following must not exceed 260°C for 10 seconds.

- Solder dipping
- Soldering iron
- High-temperature atmosphere

Rosin flux (pine resin) is recommended as soldering flux.

NOTE: Avoid flux containing chlorine. Residual chlorine after cleaning may affect reliability.

Cleaning

Flux should be thoroughly removed after soldering. Alcohol, Chlorocene, and Freon are all acceptable solvents; however, prolonged immersion in these solvents may remove printed markings.

Ultrasonic cleaning can also be applied if other components mounted on the same board can withstand it.

Protection Against Humidity

Being super-miniaturized and employing a thinner plastic than standard DIP ICs, the miniflat IC has shorter leakage paths and requires much more protection against humidity.

Generally, anti-humidity protection is provided by resin coating after mounting on board. Examples of the process are described below.

- When sealed in an airtight package, no precoating is necessary.
 - When sealed with resin, a buffer coating may be required as the resin contraction may exert stress on ICs when sealing. Sufficient evaluation should be made on the actual board.
- For buffer coating, the use of resin with a certain degree of viscosity is suggested.

Please consult the resin manufacturers for appropriate encapsulation resin and coating materials.

NEC

NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000
TWX 910-379-6985

86 LINEAR CAT-02-86-USA-50K
STOCK NO. 200100

©1986 NEC Electronics Inc./Printed in U.S.A.