

# Clock Generation and Support (CGS™) Design Handbook



# CLOCK GENERATION AND SUPPORT

HANDBOOK

1992 Edition

**Definitions and Test Philosophy** 

**Performance Data** 

**Selection Criteria and Datasheets** 

**Physical Dimensions** 

1

2

3

4

#### **TRADEMARKS**

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

**ABiCTM** FACT Quiet Series™ MICROWIRE/PLUSTM Script Chek™ Abuseable™ **FAIRCADTM MOLETM** SCXTM SERIES/800™ Anadig™ Fairtech™ **MPATM** ANS-R-TRAN™ **FAST®** MSTTM. Series 900™ **APPSTM FASTrTM** Naked-8™ Series 3000™ **ASPECTTM** 5-Star Service™ National® Series 32000® Auto-Chem Deflasher™ Flash™ National Semiconductor® Shelf Chek™ ВСРТМ **GENIXTM** National Semiconductor Simple Switcher™ **GNXTM** SofChek<sup>TM</sup> BI-FET™ Corp.® SONICTM **GTOTM** NAX 800TM BI-FET II™ Nitride Plus™ BI-LINETM **HAMRTM SPIRETM BIPLANTM** HandiScan™ Nitride Plus Oxide™ Staggered RefreshTM **BLCTM** HEX 3000™ **NMLTM STARTM BLXTM НРСТМ NOBUSTM** Starlink<sup>TM</sup> ВМАСТМ HvBal<sup>TM</sup> NSC800™ STARPLEXTM. |3<u>|</u>\_® ST-NIC™ Brite-Lite™ NSCISETM **ICMTM BSITM** NSX-16™ SuperAT<sup>TM</sup> **CDDTM INFOCHEXTM** NS-XC-16TM Super-Block™ CheckTrack™ Integral ISETM NTERCOM™ SuperChip<sup>TM</sup> SuperScript<sup>TM</sup> СІМТМ Intelisplay™ **NURAM™ CIMBUSTM ISETM OPALTM** SYS32TM **CLASICTM** ISE/06TM **OXISSTM** TapePak® TDSTM Clock ✓ Chek™ P2CMOSTM ISE/08™ ISE/16TM COMBO® PC Master™ TeleGate™ COMBO ITM ISE32TM Perfect Watch™ The National Anthem® COMBO IITM **ISOPLANARTM** Time Chek™ Pharma ChekTM COPS™ microcontrollers ISOPLANAR-ZTM PLANTM TINATM **CRDTM** KevScan™ **PLANARTM** TLCTM DA4TM **LERICTM PLAYERTM** Trapezoidal™ **LMCMOSTM** Plus-2TM TRI-CODE™ Datachecker® **DENSPAKTM** M2CMOSTM Polvcraft<sup>TM</sup> TRI-POLYTM DIBTM Macrobus™ POSilink™ TRI-SAFETM POSitalker™ DISCERN™ Macrocomponent<sup>TM</sup> TRI-STATE®

DISTILLTM DNR®

> **DPVMTM** E2CMOSTM **ELSTAR™** Embedded System Processor™

ЕРТМ E-Z-LINKTM **FACTTM** 

MAPLTM MAXI-ROM® Meat ✓ Chek™ MenuMaster™ MICRO-DACTM μtalker™ Microtalker™

Microbus™ data bus MICROWIRE™

Power + Control™ POWERplanar™ QUAD3000TM QUIKLOOK<sup>TM</sup> **RATTM RICTM** RTX16™ **SABRTM** 

**SCANTM** 

TURBOTRANSCEIVER™ **VIPTM** VR32TM WATCHDOG™ **XMOSTM XPUTM** Z STARTM 883B/RETS™ 883S/RETSTM

80395™, 386DX™, i386™ and i486™ are trademarks of Intel Corporation.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR COR-PORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 1-800-272-9959 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.



# Clock Generation & Support (CGS™) Family

### Introduction

National Semiconductor has developed this handbook to help customers with the design of high-speed clock applications. It contains complete and comprehensive device performance data to assist designers and component engineers in their unique clock distribution applications. Included are skew performance specifications developed by National Semiconductor and discussion of the significance of these specifications as they relate to the end system. Also shown are the Clock Generation and Support (CGS) product's typical and maximum specifications and product functionality and additional characterization data such as power vs frequency, skew performance for unbalanced loads, and derating curves which show the skew performance for balanced output loads across frequency and load. A discussion on clock modeling and its importance in system design along with the required information for modeling is also provided. Finally, criteria for selection is presented with data sheets for National's currently available CGS products.

Clock Generation and Support has become one of the key design areas enabling today's CISC and RISC based systems to obtain maximum operating frequencies. The primary goal of the system clock is to deliver a clock signal to each component's input pins which meets the system's requirements for: signal skew; acceptable waveshape (rise and fall time, overshoot, undershoot, voltage swings), and stability (cycle-to-cycle). The components of clock skew include both intrinsic skew (pin-to-pin skew within a single chip) and extrinsic skew (clock skew generated from trace routing and loading).

National's CGS product strategy is to develop devices to meet customer needs for high speed clock generation and support applications. What CGS offers today is a series of optimal solutions for clock distribution applications requiring devices with high fanout and with guaranteed skew specifications.

For any additional information on device performance or future product availability please contact the National Customer Response Center at 1-800-CRC-9959 or your local sales office.

# **Table of Contents**

#### Section 1

<b>Definitions and Test Philosophy</b> 1- Contains test philosophy and definitions of parameters.
Section 2 Performance Data
Contains product performance specifications, characterization data, skew performance studies, temperature vs. $V_{CO}$ curves and power performance.
Section 3 Selection Criteria3-
Contains Clock Generation and Support applications, selection criteria and product datasheets.
Section 4 Physical Dimensions4-
Contains ordering codes and packaging nomenclature.



# **Product Status Definitions**

#### **Definition of Terms**

Data Sheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary First Production		This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

# Alpha-Numeric Index

100115 Low Skew Quad Clock Driver	3-20
100310 Low Skew 2:8 Differential Clock Driver	3-24
100311 Low Skew 1:9 Differential Clock Driver	
100315 Low Skew Quad Differential Clock Driver	3-30
CGS74B303/304/305 Octal Divide-by-2 Circuits/Clock Drivers	3-9
CGS74B2525 1-to-8 Minimum Skew Clock Driver (Bipolar)	3-10
CGS74C2525/2526 1-to-8 Minimum Skew Clock Driver (CMOS)	3-14
CGS74CT2525/2526 1-to-8 Minimum Skew Clock Driver (CMOS TTL Compatible)	



Section 1

Definitions and

Test Philosophy



# **Section 1 Contents**

Test Philosophy	
Clock Skew	
Sources of Clock Skew	
Clock Duty Cycle	
Definition of Parameters	
toslh	
toshl · · · · · · · · · · · · · · · · · · ·	
tps	
t <sub>OST</sub>	
tpv	

TL/F/10942-53



# **Definitions and Test Philosophy**

#### **Test Philosophy**

Minimizing output skew is a key design criteria in today's high-speed clocking schemes. National has incorporated new skew specifications into the CGS family of devices. National's test philosophy is to fully test guarantee all the available skew specifications in order to help clock designers optimize their clock budgets. In addition to these specifications, National's CGS family also provides extensive bench performance data for skew, rise and fall times, and duty cycle over various output and input conditions in order to provide designers real-life performance data.

This section provides general definitions and examples of skew and then discusses National's CGS bench performance methods and examples. The actual performance data can be found in Section 3.

#### **CLOCK SKEW**

Skew is the variation of propagation delay differences between output clock signal(s).

#### Example:

If signal appears at out #1 in 3 ns and in 4 ns at output #5, the skew is 1 ns.




FIGURE 1-1. Clock Output Skew

Without skew specifications, a designer must approximate timing uncertainties. Skew specifications have been created to help clock designers define output propagation delay differences within a given device, duty cycle and device-to-device delay differences.

#### SOURCES OF CLOCK SKEW

Total system clock skew includes intrinsic and extrinsic skew. Intrinsic skew is defined as the differences in delays between the outputs of device(s). Extrinsic skew is defined as the differences in trace delays and loading conditions.




FIGURE 1-2. Sources of Clock Skew

TL/F/10942-54

Example: 50 MHz Clock signal distribution on a PC Board.

50 MHz signals produces 20 ns clock cycles

Total system skew budget = 10% of clock cycle\* = 2 ns → 2 ns


If extrinsic skew = 1 ns → -1 ns

Device skew (intrinsic skew) must be less than 1 ns! ← 1 ns

\*Clock Design Rule of thumb.

#### **CLOCK DUTY CYCLE**

• Clock Duty Cycle is a measure of the amount of time a signal is High or Low in a given clock cycle.




TL/F/10942-59

TL/F/10942-55

Duty Cycle = t/T \* 100%

FIGURE 1-3. Duty Cycle Calculation



# Example:

 $t_{\mbox{\scriptsize HIGH}}$  and  $t_{\mbox{\scriptsize LOW}}$  are each 50% of the clock cycle therefore the clock signal has a Duty Cycle of 50/50%.

#### FIGURE 1-4. Clock Cycle

Clock skew effects the Duty Cycle of a signal.



#### Example: 50 MHz clock distribution on a PC board.

Skew must be guaranteed less than 1 ns at 50 MHz to achieve 55/45% Duty Cycle requirements of core silicon!

TABLE 1-I

System Frequency	Skew	t <sub>HIGH</sub>	t <sub>LOW</sub>	Duty Cycle					
50 MHz 50 MHz 50 MHz	0 ns 2 ns 1 ns	10 ns 12 ns 11 ns	10 ns 8 ns 9 ns	50/50% 60/40% 55/45%	←	Ideal Duty Cycle (50/50%) occurs for zero skew.			
33 MHz	2 ns	17 ns	15 ns	55/45%	<b>←</b>	Note that at lower frequencies, the skew budget is not as tight and skew does not effect the Duty Cycle as severely as seen at higher frequencies.			

#### **Definition of Parameters**

#### t<sub>OSLH</sub>, t<sub>OSHL</sub> (Common Edge Skew)

t<sub>OSHL</sub> and t<sub>OSLH</sub> are parameters which describe the delay from one driver to another on the same chip. This specification is the worst-case number of the delta between the fastest to the slowest path on the same chip. An example of where this parameter is critical is the case of the cache controller and the CPU, where both units use the same transition of the clock. In order for the CPU and the controller to be synchronized, t<sub>OSLH/HL</sub> needs to be minimized.

#### Definition

 $t_{\mbox{OSHL}}$ ,  $t_{\mbox{OSLH}}$  (Output Skew for High-to-Low Transitions):

toshl = |tphlmax - tphlmin|

Output Skew for Low-to-High Transitions:

toslh = |tplhmax - tplhmin|

Propagation delays are measured across the outputs of any given device.




FIGURE 1-6. t<sub>OSLH</sub>, t<sub>OSHL</sub>

TABLE 1-II. Guaranteed Specifications. Useful in applications requiring high fanout drivers with synchronous outputs.

Device	toshl or toslh	Conditions
CGS74B2525	1 ns	50 pF, 500Ω, 0°C to +70°C, V <sub>CC</sub> 4.5V to 5.5V
CGS74C2525	700 ps	50 pF, 500 $\Omega$ , 0°C to +85°C, V <sub>CC</sub> 4.5V to 5.5V
CGS74CT2525	700 ps	50 pF, 500 $\Omega$ , 0°C to +85°C, V <sub>CC</sub> 4.5V to 5.5V
CGS74C2526	700 ps	50 pF, 500 $\Omega$ , 0°C to +85°C, V <sub>CC</sub> 4.5V to 5.5V
CGS74CT2526	700 ps	50 pF, 500 $\Omega$ , 0°C to +85°C, V <sub>CC</sub> 4.5V to 5.5V
100115	75 ps	$50\Omega$ , 0°C to +70°C, $V_{FF}$ -4.2V to -4.8V

#### **Definition of Parameters (Continued)**

#### tps (Pin Skew or Transition Skew)

tps, describes opposite edge skews, i.e., the difference between the delay of the low-to-high transition and the high-to-low transition on the same pin. This parameter is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. Ideally this number needs to be 0 ns. Effectively, 0 ns means that there is no degradation of the input signal's Duty Cycle.

Many of today's microprocessors require a minimum of a 45:55 percent Duty Cycle. System clock designers typically achieve this in one of two ways. The first method is with an expensive crystal oscillator which meets the 45:55 percent Duty Cycle requirement. An alternative approach is to use a less expensive crystal oscillator and implement a divide by two function. Some microprocessors have addressed this by internally performing the divide by two.

Since Duty Cycle is defined as a percentage, the room for error becomes tighter as the system clock frequency increases. For example in a 25 MHz system clock with a 45:55 percent Duty Cycle requirement, tpg cannot exceed a maximum of 4 ns (tpLH of 18 ns and tpLH of 22 ns) and still meet the Duty Cycle requirement. However for a 50 MHz system clock with a 45:55 percent Duty Cycle requirement, tpg cannot exceed a maximum of 2 ns (tpLH of 9 ns and tpHL of 11 ns) and still meet the Duty Cycle requirement. This analysis assumes a perfect 50:50 percent Duty Cycle input signal.

#### Definition

t<sub>PS</sub> (Pin Skew or Transition Skew):

tps = |tphl-tplh|

Both high-to-low and low-to-high propagation delays are measured at each output pin across the given device.




FIGURE 1-7. tps

**Example:** A 33 MHz, 50/50% duty cycle input signal would be degraded by 2.6% due to a  $t_{PS} = 0.8$  ns. (See Table and Illustration below.)

Note: Output symmetry degradation also depends on input duty cycle.

TABLE 1-III. Duty Cycle Degradation of 33 MHz

		Input Device Outp						% Δ DC	
(MHz)	DC Input	t <sub>IN</sub> (ns)	T <sub>IN</sub> (ns)	t <sub>PS</sub> (ns)	t <sub>OUT</sub> T <sub>OUT</sub> (ns)		DC Output	Input to Output	
33	50%/50% 45%/55%	15.15/15.15 13.6/16.6	30.3 30.3	0.8 1.5	14.35/15.95 12.1/18.1	30.3 30.3	47.4%/52.6% 39.9%/60.1%	2.6% 5.1%	





FIGURE 1-8. Pulse Width Degradation

TL/F/10942-60

#### **Definition of Parameters (Continued)**

#### t<sub>OST</sub> (Opposite Edge Skew)

 $t_{\rm OST}$  defines the difference between the fastest and the slowest of both transitions within a given chip. Given a specific system with two components, one being positive-edge triggered and one being negative-edge triggered,  $t_{\rm OST}$  helps to calculate the required delay elements if synchronization of the positive- and negative-clock edges is required.




#### Definition

t<sub>OST</sub> (Opposite Edge Skew):

 $t_{OST} = |t_{P\phi m} - t_{P\phi n}|$ 

where  $\varphi$  is any edge transition (high-to-low or low-to-high) measured between any two outputs (m or n) within any given device.



#### **Definition of Parameters (Continued)**

#### tpv (Part Variation Skew)

tpv illustrates the distribution of propagation delays between the outputs of any two devices.

Part-to-part skew, tp<sub>V</sub>, becomes a critical parameter as the driving scheme becomes more complicated. This usually applies to higher-end systems which go from single clock drivers to distributed clock trees to increase fanout (shown below). In a distributed clock tree, part-to-part skew between U2 and U3 must be minimized to optimize system clock frequency. In the case of the clock tree, the total skew becomes a function of tost. H/HL of U1 plus tp<sub>V</sub> of U2 and U3.





FIGURE 1-11. Clock Distribution

# Case 1: Single Clock Driver Total Skew = Pin-to-Pin Skew U1

= toslh or toshl of U1



Case 2: Distributed Clock Tree

Total Skew (U2, U3) = Pin-to-Pin Skew (U1) + Part-to-Part Skew (U2, U3)

#### Definition

#### tpv (Part Variation Skew):

$$t_{PV} = |t_{P\varphi U,V} - t_{P\varphi X,V}|$$

where  $\varphi$  is any edge transition (high-to-low or low-to-high) measured from the outputs of any two devices.




FIGURE 1-12. tpV




FIGURE 1-13. tpv

#### **TABLE 1-IV. Guaranteed Specifications**

Device	tpy	Conditions
CGS74B2525	1.75 ns	50 pF, 500Ω, 0°C to +70°C, V <sub>CC</sub> 4.5V to 5.5V
CGS74C2525	3.5 ps	50 pF, 500 $\Omega$ , 0°C to $+85$ °C, V <sub>CC</sub> 4.5V to 5.5V
CGS74CT2525	3.5 ps	50 pF, 500 $\Omega$ , 0°C to $\pm$ 85°C, V $_{ m CC}$ 4.5V to 5.5V
CGS74C2526	3.5 ps	50 pF, 500 $\Omega$ , 0°C to $+$ 85°C, V <sub>CC</sub> 4.5V to 5.5V
CGS74CT2526	3.5 ps	50 pF, 500 $\Omega$ , 0°C to $+$ 85°C, V <sub>CC</sub> 4.5V to 5.5V
100115	Not Available	50 $\Omega$ , 0°C to +70°C, V <sub>EE</sub> -4.2V to -4.8V

The skew specifications offered on National's CGS products were chosen based on system performance demands. The parameters t<sub>OSHL</sub>, t<sub>OSLH</sub>, t<sub>OST</sub>, t<sub>PS</sub>, and t<sub>PV</sub> each relate to a specific system requirement which helps designers compensate for pin-to-pin skew, duty cycle degradation, and part-to-part variation.



Section 2

Performance Data



# **Section 2 Contents**

Product Performance Specifications	2-3
Characterization Data	2-4
Skew Performance Studies	2-5
Balanced Load Performance	2-6
Unbalanced Load Performance	2-16
Clock Modeling: Transmission Line Characteristics (TLC)	2-18
Temperature vs. V <sub>CC</sub> Derating Curves	2-22
Power Performance vs. Process Technology	

## **Product Performance Specifications**

CGS products are available today in FACTTM (CMOS and TTL compatible CMOS, C2525/26, CT2525/26) and FASTTM LSI (B2525), and F100K Series ECL (100115) technologies. Below is a summary of AC/DC and skew specifications for these CGS products.

#### DC (STATIC) CHARACTERISTICS

TABLE 2-I, DC Characteristics of CGS Products

	'B2	2525	'C2	525	'СТ	2525	100115	
V <sub>CC</sub> Range Oper. Temp.	4.5-5.5 0°C-70°C			-6.0 -70°C		-6.0 -70°C	−5.7, −4.2 0°C−85°C	
	Тур	Max	Тур	Max	Тур	Max	Тур	Max
V <sub>IH</sub> (V)	2.0	-1.165	2.75	3.85	1.5	2.0		-1.165
V <sub>IL</sub> (V)	0.8	1.810	2.75	1.65	1.5	8.0		-1.810
V <sub>OH</sub> (V)	2.4	- 1.025	5.49	4.86	5.49	4.86		-1.025
V <sub>OL</sub> (V)	0.5	1.620	0.01	0.36	0.01	0.36		-1.620
I <sub>OH</sub> (V)	48	-20.0		24.0		24.0		-20.0
I <sub>OL</sub> (V)	-64	-6.0		-24.0		-24.0		-6.0

Refer to datasheets for actual conditions.

#### AC (DYNAMIC) CHARACTERISTICS

TABLE 2-II. AC Characteristics of CGS Products

AC 'B2525			'C2525			'CT2525			100115			
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
t <sub>PLH</sub> (ns)	2.0	2.9	4.8	2.9	5.0	8.1	4.0	8.5	10.1			0.83
t <sub>PHL</sub> (ns)	2.0	2.9	4.8	2.9	5.0	8.1	4.0	8.5	10.1			0.83
t <sub>rise</sub> (ns)		1.3	TBD		1.1			1.1				0.075
t <sub>fall</sub> (ns)		0.8	TBD		1.1			1.1				0.075

Refer to datasheets for actual conditions.

#### SKEW PERFORMANCE CHARACTERISTICS

**TABLE 2-III. Skew Specification of CGS Products** 

Skew Parameter	'B2	525	'C2	525	'СТ	2525	100115	
	Min	Max	Тур	Max	Тур	Max	Тур	Max
t <sub>OSLH</sub> (ns)	0.15	1.0	0.2	0.7	0.2	0.7		0.075
t <sub>OSHL</sub> (ns)	0.15	1.0	0.2	0.7	0.2	0.7		0.075
tps (ns)	0.6	1.5						
t <sub>OST</sub> (ns)	0.7	1.5	0.4	1.0	0.4	1.0		
t <sub>PV</sub> (ns)		1.75		3.5		3.5		0.2

Refer to datasheets for actual conditions.

#### **Characterization Data**

Each design has unique characteristics across load and frequency. To help the system designers use National's CGS parts, several derating curves were collected. Data was collected across load and frequency to determine the CMOS and TTL skew performance. This data allows one to compensate for any variations due to loading and frequency on a given product.

The setup used for the data collection included a 3-layer board, using separate layers for ground and  $V_{CC}$  to reduce any crosstalk and noise. The signal paths on the PC board were all the same length to minimize any propagation delay differences due to trace lengths. Standard TTL and CMOS loads and inputs were used. Data was collected at room temperature (+ 25°C) and 5.0V  $V_{CC}$ . Below is a simplified diagram of the test jig schematic.




FIGURE 2-1. Test Jig Schematic

TL/F/10942-70

#### **EXAMPLE OF A TYPICAL DERATING CURVE**

Feature: Pin-to-Pin Output Skew Specification, toSHL




FIGURE 2-2. Max toshi (ns)

For example, for the CGS74C2525 1 to 8 Clock driver, t<sub>OSHL</sub> skew performance is observed over frequency (100 kHz to 50 MHz) and capacitive loading (0 pF to 250 pF):

Contour Curve Reading:		Output Skew:
at 50 MHz and 30 pF	$\rightarrow$	t <sub>OSHI</sub> is 0.1 ns to 0.2 ns (100 ps to 200 ps)

#### **Skew Performance Studies**

The performance studies to be described are designed to help system designers use National's CGS devices by providing derating curves observing skew across load and frequency. Data was collected across load and frequency to determine the CMOS and TTL skew performance. This data allows one to compensate for any variations due to loading and frequency on a given CGS product.

Study #1: Skew performance for balanced (matched) loads from 0 pF to 250 pF over 100 kHz to 50 MHz.

Other conditions: room temperature and  $500\Omega$  resistance loads.

This study is intended to observe skew variation with matched capacitive loading across all outputs of the clock driver during multiple output switching at high frequencies. To ensure the integrity of the bench performance study, the data was taken over various sample lots to account for process variations. The data collected is the worst case (maximum skew) performance measured for each of the various skew specifications over balanced loads.




FIGURE 2-3. Balanced Load 0 pF
Refer to the Balanced Load Performance graphs.

FIGURE 2-4. Balanced Load 250 pF

Study #2: Skew performance for unbalanced (unmatched) loads from 0 pF to 50 pF over 100 kHz to 50 MHz.

Other conditions: room temperature and  $500\Omega$  resistive loads.

This study is indended to observe skew variation with unmatched capacitive loading across all outputs of the clock driver during multiple output switching at high frequencies. To ensure the integrity of the bench performance study, the data was taken over various sample lots to account for process variations. This data is useful to compensate for applications where achieving matched loads is not possible. The data collected is the worst case (maximum skew) performance measured for each of the various skew specifications over unbalanced loads.



TL/F/10942-74

TI /F/10942-75

FIGURE 2-5. Unbalanced Load 0 pF to 50 pF

Refer to the Unbalanced Load Performance graphs.

#### Study #3: Skew performance for Distributive Loads (Transmission Lines)

This study is intended to provide device information required to perform transmission line simulation of the CGS drivers. Many simulation tools are available today and each has a unique set of information required to perform simulation. In order to create a model for the driver one must know how the driver behaves as its medium changes. That is how parameters such as  $t_{rise}$ ,  $t_{fall}$  along with the output impedance change when board parameters such as length and/or the line's impedance change.





FIGURE 2-6. Distributive Loads

Refer to the Transmission Line graphs.

2-5








FIGURE 2-9. CGS74CT2525 Max trise (ns)










FIGURE 2-13. CGS74B2525 Max t<sub>OSLH</sub> (ns)





FIGURE 2-14. CGS74B2525 Max t<sub>OSHL</sub> (ns)



## **Balanced Load Performance (Continued)**




FIGURE 2-17. CGS74C2525 Max t<sub>OSLH</sub> (ns)






FIGURE 2-18. CGS74C2525 Max t<sub>OSHL</sub> (ns)










FIGURE 2-22. CGS74CT2525 Max tps (ns)



TL/F/10942-21



30 MHz

FIGURE 2-27. CGS74C2525 Max tpV (ns)

20 MHz

#### **Unbalanced Load Performance**

In many instances, no matter how much one tries to balance the loads across the outputs of the driver, there will be a slight imbalance. This imbalance will impact output rise/fall and propagation delay times which, in turn, impacts skew across the outputs. The graphs below show worst-case skew, given unbalanced loads of 0 pF to 50 pF across all eight outputs. This data was collected by placing the least amount of load on the fastest output (0 pF) and the heaviest load on the slowest output (50 pF). Data was collected at 5.0V supply voltage and at room temperature (+25°C).

Feature: Skew Performance Data over unbalanced (unmatched) loads.

#### **Example: Unbalanced Load Performance**

0 pF to 50 pF unmatched loads placed on driver outputs, 5V, room temp, 3 process lots.

Note: The following example is for illustration only. It is not the actual loading configuration for worst case conditions.





FIGURE 2-28. Unbalanced Loads

TL/F/10942-77







FIGURE 2-29, 'B2525 Unbalanced Load Skew Performance

## **Unbalanced Load Performance (Continued)**




--- MAX TOSHL

-□- MAX TFALL --- MAX TRISE

TL/F/10942-78

#### **Unbalanced Skew**



TL/F/10942-79

FIGURE 2-30. 'CT2525 Unbalanced Load Skew Performance




FIGURE 2-31. 'C2525 Unbalanced Load Skew Performance

-+- TRISE

→ TFALL

TL/F/10942-80

#### **Unbalanced Load Performance (Continued)**




FIGURE 2-31. 'C2525 Unbalanced Load Skew Performance (Continued)

TL/F/10942-81


#### **Clock Modeling: Transmission Line Characteristics (TLC)**

As the speed of the clock signals increase, system designers must account for transmission lines effects. As a general rule of thumb, if the rise or fall time of any signal is more than twice the propagation delay of the signal's path, the path (trace) behaves as a transmission line. Clocks today operate in the 50 MHz region with the rise and fall time approaching sub-nanosecond transition performance. Also the length of traces are not getting any shorter and the need to distribute the clock to many components at different locations has actually increased. This results in the need to evaluate and simulate the board for transmission line and cross-talk effects caused in high frequency.

Many simulation tools are available today and each has a unique set of information required to perform simulation. Given a set of conditions and characteristics, most of these tools simulate the effects of transmission lines and crosstalk on any path. They usually require information such as the driver's and receiver's input and output characteristics along with information from PC board manufactures regarding the board's layout and impedance characteristics.


In order to create a model for the driver one must know how the driver behaves as its medium changes. That is how parameters such as  $t_{rise}$ ,  $t_{fall}$  along with the output impedance change when board parameters such as length and/or the line's impedance change. For this reason many simulators such as QUAD DESIGN's XNS/TLC require models of the drivers and receivers. These models can be obtained either from the manufacturers or can be measured.  $t_{rise}$  and  $t_{fall}$  times can be measured from plots of the output driving purely resistive loads. I-V plots (i.e., plots of  $V_{OH}/I_{OH}$  and  $V_{OL}/I_{OL}$ ) can be extrapolated from the load lines and the effective impedance of the output. The output's pin capacitance is also needed since it adds to the total load.

Below are the I-V plots for CGS74B2525, CGS74C2525 and CGS74CT2525 (*Figures 2-32, 2-33, 2-34*). They reflect a typical output's (pin 14, Q8) performance. The load lines can be obtained by calculating the slopes of  $V_{OH}$  and  $V_{OL}$ .  $t_{rise}$  and  $t_{fall}$  graphs (*Figures 2-35, 2-36, 2-37*) will provide the signal transition times needed for analysis of the transmission line.



# 2

# Clock Modeling: Transmission Line Characteristics (TLC) (Continued)







FIGURE 2-33. I-V Plots for CGS74C2525








FIGURE 2-34. I-V Plots for CGS74C2525

# Clock Modeling: Transmission Line Characteristics (TLC) (Continued)



TL/F/10942-93



TL/F/10942-94




FIGURE 2-35. t<sub>rise</sub> and t<sub>fall</sub> Plots for CGS74B2525

TL/F/10942-95

TL/F/10942-96






FIGURE 2-36. t<sub>rise</sub> and t<sub>fall</sub> Plots for CGS74CT2525

# Clock Modeling: Transmission Line Characteristics (TLC) (Continued)




TL/F/10942-98





TL/F/10942-97


FIGURE 2-37.  $t_{\mbox{\scriptsize rise}}$  and  $t_{\mbox{\scriptsize fall}}$  Plots for CGS74C2525

Temperature vs  $V_{CC}$  Derating Curves The following graphs show the performance of the B2525 across  $V_{CC}$  and temperature. The data was collected for 50 pF,  $500\Omega$ loads.


















FIGURE 2-38. CGS74B2525 Performance Data


Temperature vs  $V_{CC}$  Derating Curves (Continued) The following graphs show the performance of the C2525 across  $V_{CC}$  and temperature. The data was collected for 50 pF,  $500\Omega$ 


















FIGURE 2-39. CGS74C2525 Performance Data

 $\begin{tabular}{lll} \textbf{Temperature vs $V_{CC}$ Derating Curves (Continued)} \\ \textbf{The following graphs show the performance of the CT2525 across $V_{CC}$ and temperature. The data was collected for 50 pF, and the continued of the CT2525 across $V_{CC}$ and temperature. The data was collected for 50 pF, and the continued of the CT2525 across $V_{CC}$ and temperature. The data was collected for 50 pF, and the continued of the CT2525 across $V_{CC}$ and temperature. The data was collected for 50 pF, and the continued of the CT2525 across $V_{CC}$ and temperature. The data was collected for 50 pF, and the continued of the CT2525 across $V_{CC}$ and temperature. The data was collected for 50 pF, and the continued of the CT2525 across $V_{CC}$ are the continued of the CT2525 across $V_{CC}$ and the continued of the CT2525 across $V_{CC}$ are the continued of the CT2525 across $V_{CC}$ and the continued of the CT2525 across $V_{CC}$ are the continued of the CT2525 across $V_{CC}$ a$ 















FIGURE 2-40. CGS74CT2525 Performance Data

TL/F/10942-27








FIGURE 2-41. CGS74B2525 trise and tfall








TL/F/10942-27

FIGURE 2-42. CGS74C2525 trise and tfall

### **Power Performance vs Process Technology**

For synchronous systems to operate, the clock must always be functioning. In the higher performance systems for which National's CGS products are targeted, the system clock is typically operating at very high frequencies, driving large loads, and is rarely if ever turned off (TRI-STATED). Historically the process technology of choice to meet the low power constraints would be CMOS due to its low quiescent power consumption. However, as the frequency of the clock increases, the benefits of CMOS low quiescent power consumption disappear and dynamic I<sub>CC</sub> becomes a key concern. This is due to the fact that the P-channel and N-channel transistors do not have time to completely turn off (discharge) which results in a low resistive path from V<sub>CC</sub> to ground.

The graph below presents empirical data comparing CMOS, Bipolar, and ECL power consumption for the CGS devices with no load. Given a standard load, the cross-over frequency of TTL and CMOS moves to the right somewhat (increases to about 25 MHz). This is because, for the Bipolar device I<sub>CC</sub> increases more across frequency than for the CMOS device. As the internal impedance of the Bipolar device is more than CMOS, external loads added in parallel will reduce the total load (impedance). This affects Bipolar more than CMOS. This holds true until the load impedance becomes more than the internal impedance of the Bipolar device.



Note: This graph reflects dynamic conditions only, no loading. The power supply (V<sub>CC</sub>) for the '2525 devices is +5.0V; and for the 100115, V<sub>EE</sub> = -4.8V. The 100115 device, as with all ECL devices, demonstrates constant current over frequency. All these clocked devices' power supply current will increase proportionately as their outputs are connected to a load.

In conjunction with the dynamic I<sub>CC</sub>, the output loading will affect the f<sub>MAX</sub> (Maximum operating frequency). The graphs below show how maximum operating frequency of the device is limited by system airflow. These charts provide the recommended airflow to maintain +150°C junction temperature. The maximum power consumed by the chip is calculated given the output load and frequency. Balanced loads are assumed across all outputs.




FIGURE 2-44. Airflow vs Frequency a) 'B2525, b) 'CT2525



Section 3
Selection Criteria
and Datasheets



# **Section 3 Contents**

Selecting the Correct CGS Product for your High Speed Application	3-3
CGS Selection Criteria	3-7
Selection Criteria for CGS Drivers	3-8
CGS74B303/304/305 Octal Divide-by-2 Circuits/Clock Drivers	3-9
CGS74B2525 1-to-8 Minimum Skew Clock Driver (Bipolar)	3-10
CGS74C2525/2526 1-to-8 Minimum Skew Clock Driver (CMOS)	3-14
CGS74CT2525/2526 1-to-8 Minimum Skew Clock Driver (CMOS TTL Compatible)	3-14
100115 Low Skew Quad Clock Driver	3-20
100310 Low Skew 2:8 Differential Clock Driver	3-24
100311 Low Skew 1:9 Differential Clock Driver	3-25
100315 Low Skew Quad Differential Clock Driver	3-30

# Clock Generation and Support (CGS™)

#### **APPLICATIONS**

Selecting the Correct Clock-Generation-and-Support (CGS™) Product for your High Speed Application

#### INTRODUCTION

Clock generation and support is a key design area that enables today's CISC- and RISC-based systems to optimize maximum operating frequencies. The primary goal of the system clock is to deliver a clock signal to each component's input pins while meeting the system's requirements for skew, acceptable wave shape (rise and fall time, overshoot, undershoot, voltage swings), stability (cycle to cycle), and avoiding setup and hold time violations. The components of clock skew include intrinsic skew (pin to pin skew within a single chip) and extrinsic skew (clock skew generated from trace routing and loading).

This section presents input clock requirements for some of today's popular processors and defines each requirement. A typical memory caching scheme is presented and analyzed for the need of a minimum skew clock driver. A decision tree presents a guide for selecting from National Semiconductor's CGS products that are available on different process technologies.

#### SUMMARY OF INPUT CLOCK REQUIREMENTS

Each microprocessor has unique input clock requirements. These requirements are based on factors such as operating frequency (MHz) and the structure of the input clock (i.e., CMOS or Bipolar). This is true for the CPU, FPU, and/or any peripherals (controllers). Almost every device which requires a clock for its operation has common parameters shown in Table 3-I, which presents a summary of popular microprocessor's input clock requirements. Among these parameters the most common ones are trise, trails and the duration of the high and low pulses, namely pulse width high and low.

 $t_{rise}$  and  $t_{fall}$  parameters require that the driver make a transition from low to high state ( $t_{rise}$ ) and vice versa ( $t_{fall}$ ) during a set amount of time. The actual specification has voltages as reference points such as 0.8V to 2.0V for bipolar and typically 20% to 80% of the  $V_{CC}$  for CMOS devices. The trend in the microprocessor  $t_{rise}$  and  $t_{fall}$  is toward faster edge rates, driven by the shorter period of the higher-frequency CPU's. The downside is that faster edge rates cause unwanted noise such as overshoot and undershoot which may cause glitches that can change the internal thresholds and cause erroneous triggering.

TABLE 3-I. Input Clock Requirements of Some Popular Microprocessors

	Inn	ut CLK	1	rise		t <sub>fall</sub>	Н	igh Width	Low Width		]	
Processor		quency	ns Max	Volts a, b	ns Max	Volts c, d	ns Min	Volts b, c	ns Min	Volts a, d	Swing	Fig.
Intel 386DX	CLK2	*66 MHz	4.0	3.7, 0.8	4.0	0.8, 3.7	4.5	3.7, 3.7	4.5	0.8, 0.8	CMOS	1
Intel 387DX	CLK2	*66 MHz	4.0	3.7, 0.8	4.0	0.8, 3.7	4.5	3.7, 3.7	4.5	0.8, 0.8	смоѕ	1
Intel i486	CLK	50 MHz	2.0	2.0, 0.8	2.0	0.8, 2.0	7.0	2.0, 2.0	7.0	0.8, 0.8	TTL	1
Mot 68040	PCLK	*50 MHz	1.7	2.0, 0.8	1.7	0.8, 2.0	10.5	1.5, 1.5	10.5	1.5, 1.5	TTL	2
NSC32532	CLK	*66 MHz	3.0	2.0, 0.8	3.0	0.8, 2.0	4.3	2.0, 2.0	4.3	0.8, 0.8	TTL	1
AMD29000	CLK	*50 MHz	5.0	2.0, 0.8	5.0	0.8, 2.0	10.5	1.5, 1.5	10.5	1.5, 1.5	TTL	2
LSI 64901	CLK	25 MHz	3.0	2.0, 0.8	3.0	0.8, 2.0	15.0	1.5, 1.5	15.0	1.5, 1.5	TTL	2
Intel i860	CLK	50 MHz	6.0	3.0, 0.8	6.0	0.8, 3.0	3.0	3.0, 3.0	5.0	0.8, 0.8	CMOS	1
Intel 1960ca	CLK	40 MHz	6.0	2.0, 0.8	6.0	0.8, 2.0	5.0	2.0, 2.0	5.0	0.8, 0.8	TTL	1
Mot 88100	CLK	25 MHz	4.0	4.0, 1.0	4.0	1.0, 4.0	19.0	0.8, 0.8 V <sub>CC</sub>	19.0	0.2, 0.2 V <sub>CC</sub>	CMOS	1
MIP R3001	CLK2	*66 MHz	5.0	2.0, 0.8	5.0	0.8, 2.0	6.0	1.5, 1.5	6.0	1.5, 1.5	TTL	2
	(xsys)											

<sup>\*</sup>Divide by two is done internally.

CGS (Continued)

$$t_{(period)} = t_{rise} + t_{fall} + High Width + Low Width$$




FIGURE 3-1. Input Clock Period

TL/F/10942-99

The high and low pulse durations are required specifications of the input clocks. These parameters guarantee that there is enough time for the processor to recognize the transition. This may also be looked at as a hold-time equivalent of the input clock for any internal transitions. Again these parameters are specified at reference voltages and vary from processor to processor.

The combination of  $t_{rise}$  and  $t_{fall}$  along with pulse width high and low determine the operating frequency of the system. If the  $t_{rise}$  and  $t_{fall}$  are equal and all of the reference points are the same (see *Figure 3-1*), frequency is the reciprocal of the clock period, and the clock period can be determined from the addition of the low and high pulse widths along with  $t_{rise}$  and  $t_{fall}$  transitions.

As the speed of the microprocessors increases, the input clock specifications become more stringent (see Table 3-I). As an example t<sub>rise</sub> and t<sub>fall</sub> are required to be under 2 ns for Motorola's 68040 microprocessor running at 50 MHz. Pulse width durations are also required to be shorter since the total clock period is reduced. These requirements affect systems that are synchronized using various distribution methods. The rise and fall times along with the skew of the outputs become critical design considerations.

#### The Minimum Skew Clock Design Problem

Example: i386TM-33 MHz caching restriction.

A typical cache scheme using an Intel's 386 microprocessor is shown in *Figure 3-2*. This example, described below, illustrates the need for a minimum skew clock driver providing the clock input to the CPU and the cache controller. The cache controller used is Intel's 80395<sup>TM</sup>.

In Figure 3-2 the CPU's address bus is connected directly to the Tag memory (Tag RAM) which is an SRAM. Depending on the scheme used, all or some of the address bits (A00 thru A31) may be connected from the CPU to the cache tag (direct mapped system or associative set mapping). The function of the tag RAM is to indicate to the controller by means of its MATCH output signal whether the address requested by the processor exists within the cache RAM.

Also connected from CPU directly to the cache memory is the data bus. Again all or some bits could be directly connected depending on the size of the data bus. The cache controller requires many inputs from the CPU as its control signals, among which are the W/R# and ADS#. The W/R# is a read/write signal generated by the CPU indicating if the current cycle is a read or a write operation. The ADS# status signal also generated from the CPU and it indicates if the address bus is valid or not. The cache controller also provides control signals of its own, some of which are inputs to the CPU and some are for controlling the status of the SRAMs. The Ready# signal supplied to the CPU indicates whether or not the contents of the SRAMs have been accessed (case of hit). WE# and OE are outputs from the controller to the memory arrays. WE# indicates if the current cycle is a read or write cycle, OE enables or disables the output of the cache RAM. Finally provided to both units are the CLK2 signals which are twice the operating frequency of the system (66 MHz), hence each unit performs the divide-by-two function internally to obtain the required duty cycle. Both of these clocks are supplied from an oscillator and are distributed by a driver. The function typically used as the driver was the '244 or '1004 with all inputs hard wired together. National's CGS products replace the '244, '1004 function, provide the benefits of tighter skew, and also minimize impedance mismatches in the '244, '1004 implementation due to the multiple inputs being tied together.




FIGURE 3-2, Cache Module for Intel's 386DX™

TL/F/10942-A1

Figure 3-3 is the timing cycle for the Figure 3-2 cache controller. This timing diagram shows a cache memory hit cycle. During this cycle the CPU issues the read command by activating a low on W/R# status line. When this line is low it indicates that the following cycle is a read cycle from memory. Next, the Address output pins of the CPU become valid (i.e., they correspond to a readable address). This time is indicated by the ADS# status signal transitioning from a high to a low, which is the Address Valid Delay time of the CPU. For the i386DX operating at 33 MHz this is 15 ns (T1). Notice that W/R# and ADS# are activated on a low transition of the CLK signal, which is the internal clock of the CPU and the controller, and is obtained by performing a divideby-two function of the CLK2. Also an assumption has been made by the controller that this cycle will be a read cycle. This assumption allows the controller to provide a high on the W/E# status input signal to the cache arrays. At this time the memory starts its address access cycle. This time with current cache technologies is no less than 20 ns (T2). The addition of these two times (address valid delay T1, plus memory access time T2) equals 35 ns which is longer than the period of the internal CLK (30 ns). The second assumption by the controller is now made, that is, there will be a cache hit. If the assumption is invalid and there is not a cache hit the CPU will have to wait for the data to be accessed from the main memory (normally DRAM arrays). However, this "HIT" assumption can be made since the amount of time for the controller to reverse this operation by activating the Ready# signal is 4 ns, and therefore less than the OE enable time (T3). The "HIT" assumption is actually made at the second negative transition of the CLK, where the controller enables the cache outputs by driving the OE signal low. Enabling the OE pin on the SRAMSs allows the data to be released to the local data bus. The amount of time for this operation is 15 ns (T3) for the 395 module operating at 33 MHz plus the SRAMs output enable time from TRI-STATE to active (T4) which is 10 ns. Another timing requirement is the CPU's data set-up time. This time is 5 ns and is the amount of time that the data has to be on the local bus before the next negative transition of the CLK (T5). The sum of these three timing requirements (T3+T4+T5) equals 30 ns which is coincident with the CLK's total period. This indicates the amount of tolerance between the two clocks supplied to the CPU and the cache controller can not exceed 0 ns! However, in reality this time can vary somewhat since the timing specifications are at absolute maximum.

In this typical configuration it is assumed that the clocks to the CPU and controller are identical. In most applications the source of these clocks (CLK2) are supplied by an oscillator feeding into a clock driver. Ideally all outputs of the driver are identical, however, in reality there is a difference between the propagation delays of each output pin. This delay difference is known as skew. Therefore the CLK2 signals to the CPU and controller are not identical and the skew between them needs to be accounted in the timing diagram of Figure 3-3. National's CGS devices, with guaranteed skew specifications, enable designers to optimize system operating frequencies.






FIGURE 3-3. Read Hit Cycle

TL/F/10942-A2


#### **CGS Selection Criteria**

The decision tree provides a summarized method for choosing the appropriate CGS technology based on system application requirements.

The first decision must be made knowing the power supply and maximum clock frequency. Dynamic I<sub>CC</sub> graphs demonstrates that CMOS provides the best power/frequency performance below 20 MHz, TTL is the optimal choice between 20 MHz–70 MHz, and ECL above 70 MHz. Propagation delay is a concern in applications such as clock trees where the maximum operating frequency is a reciprocal function of the sum of the propagation delays through the tree. t<sub>rise</sub> and t<sub>fall</sub> requirements are driven by CPU demands which require the transitions to be less than 2 ns between 0.8V and 2.0V.

The Skew parameters are somewhat less flexible in terms of system designs. For most cases less than 1.0 ns of skew for tpLH and tpHL are required in order to preserve synchronization and less than 2.0 ns of tpS (example at 50 MHz) to preserve the duty cycle. Part-to-part skew is critical when the system design incorporates clock trees as previously described.

The amount of drive is mainly a function of system bus requirements and loading. Additional concerns are items such as symmetric outputs to optimize termination schemes and whether or not the CPU or ASIC requires CMOS rail-to-rail input swings.



3-7

# **Selection Criteria for CGS Drivers**

#### TABLE 3-II

			D	evice Selection	Selection		
Customer Decision Driver	Significance	Performance Comment	Bipolar CGS74B2525	CMOS/TTL CGS74C2525 CGS74CT2525	ECL 100115		
			Values	Values	Values		
Skew (ns) Pin-to-Pin Skew, T <sub>OSH/LH</sub> (T <sub>SG-G</sub> in ECL)	Meets skew requirements of microprocessor clock designs by reducing timing guardbands.	In most systems, 1 ns or less of output skew is acceptable. All CGS drivers meet this need.	1 ns	700 ps	75 ps		
Part-to-Part Skew, T <sub>PV</sub>	Part-to-Part skew is critical in multi-level tree and parallel driving applications.	ritical in multi-level Bipolar then CMOS. ee and parallel driving		3.5 ns	TBD		
Pin Signal Skew, t <sub>PS</sub> (Duty Cycle Degradation)	Meets duty cycle requirement of microprocessors (45/55%)	Output signal symmetry is best in bipolar then CMOS.	1.5 ns	3.0 ns	TBD		
t <sub>rise/fall</sub> Time (ns)	Many microprocessor specs (50 MHz-80 MHz) require 2 ns or less t <sub>rise/fall</sub> times.	All CGS drivers have 2 ns or less t <sub>rise/fall</sub> performance.	< 2 ns	< 2 ns	0.75 ns		
Unbalanced Load Skew Performance	Helpful in designing skew devices for unmatched loads and PCB routing discontinuities.	Overall CMOS/TTL part has better unmatched load skew performance than Bipolar. ECL data not available.	See CGS Performance		Not Evaluated		
Speed t <sub>PLH</sub> t <sub>PHL</sub>	May be a limiting factor in high speed system designs.	Technology performance shows ECL best then bipolar (FAST™LSI) and then CMOS (FACT™).	4.8 ns	12.4 ns	0.85 ns		
Current Drive IoL IOH	Depends on applications, e.g., standard TTL or CMOS loads or backplane driving.	Bipolar has highest drive. CMOS has symmetric drive.	64 mA 48 mA	24 mA 24 mA	20 mA 6 mA		
Power Dynamic I <sub>CC</sub> (mA)	Dynamic Power Performance is significant in clock driving applications where drivers are continuously switching; and where TRI-STATE is not common.	Bipolar has best dynamic performance from 20 MHz to 80 MHz. CMOS is good below 20 MHz due to simultaneous conduction (no load conditions).	50 mA @ 50 MHz	160 mA @ 50 MHz	100 mA @ 50 MHz		

#### References

- 1. NSC/Intel/Motorola/AMD/LSI Logic/MIPs microprocessors Datasheets for specifications on input clocks.
- 2. XNS/TLC technical manual. QUAD DESIGN, Camarillo, CA.
- 3. 33 MHz 386 system design considerations. AP-442 Intel microprocessors volume 2 data book.
- 4. Rich Jolly, Clock Design in 50 MHz i486™ Systems. AP-453 Intel.

#### **ADVANCE INFORMATION**



# CGS74B303/CGS74B304/CGS74B305 Octal Divide-by-2 Circuits/Clock Drivers

### **General Description**


These minimum skew clock drivers are designed for Clock Generation & Support (CGS) applications. The devices guarantee minimum output skew across the outputs of a given device and also from device-to-device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. These octal dividers contain eight flip-flops designed to have minimum skews between the outputs. The '303 is a minimum skew clock driver with six in-phase with CLK and two out-of-phase outputs. The '304 is a minimum skew clock driver with eight in-phase with CLK outputs. The '305 is a minimum skew clock driver with four in-phase with CLK and four out-of-phase outputs.


#### Features


- Functionality compatible to industry standard AS303, AS304 and AS305
- Maximum output skew of less than 1 ns to meet the tight skew budget required in hi-speed clocking schemes
- Specifications for device-to-device variation of output skew to ensure tight skew over process variations
- Specification for transition skew to meet near-50% output duty cycle requirements
- Center pin V<sub>CC</sub> and GND configuration to minimize high speed switching noise
- Capability of current sourcing 48 mA and current sinking of 64 mA
- Lowest dynamic power consumption at high frequen-

# **Connection Diagrams**

#### Pin Assignment for DIP and SOIC







TL/F/10966-3



# CGS74B2525 1-to-8 Minimum Skew Clock Driver

### **General Description**

This minimum skew clock driver is designed for Clock Generation and Support (CGS) applications operating well above 20 MHz (33 MHz, 50 MHz). The device guarantees minimum output skew across the outputs of a given device and also from device-to-device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The 'B2525 is a minimum skew clock driver with one input driving eight outputs specifically designed for signal generation and clock distribution applications.

#### **Features**


- Clock Generation and Support (CGS) Device—Ideal for high frequency signal generation or clock distribution applications
- CGS74B version features National's Advanced Bipolar FAST® LSI process
- 1-to-8 low skew clock distribution
- Sub 1 ns pin-to-pin output skew
- Specifications for device-to-device variation of propagation delay
- Specification for transition skew to meet duty cycle requirements
- Center pin V<sub>CC</sub> and GND configuration to minimize high speed switching noise
- Current sourcing 48 mA and current sinking of 64 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 kV ESD protection

Ordering Code: See Section 4


**Logic Symbol** 

# Connection Diagram

Pin Assignment for DIP and SOIC



TL/F/10907-1



TL/F/10907-2

# **Functional Description**

On the multiplexed clock device, the SEL pin is used to determine which  $\mathsf{CK}_n$  input will have an active effect on the outputs of the circuit. When SEL = 1, the  $\mathsf{CK}_1$  input is selected and when SEL = 0, the  $\mathsf{CK}_0$  input is selected. The non-selected  $\mathsf{CK}_n$  input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the  $\mathsf{CK}_{\text{IN}}$  or  $\mathsf{CK}_1/\mathsf{CK}_0$  pins when the ('B2525) clock distribution chip is selected.


#### Pin Description

Pin Names	Description
CKIN	Clock Input ('B2525)
O <sub>0</sub> -O <sub>7</sub>	Outputs

# **Truth Table**

'B2525

Inputs	Outputs
CKIN	01-07
L	L
H	Н



# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )		7.0V
Input Voltage (V <sub>I</sub> )		7.0V
Operating Free Air Temperature	0°0	C to +70°C
Storage Temperature Range	-65°C	to +150°C
Typical $\theta_{JA}$		
Plastic (N) Package	104	°C/W

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage—High (V <sub>IH</sub> )	2.0V
Input Voltage—Low (VIL)	V8.0
High Level Output Current (IOH)	-48 mA
Low Level Output Current (IOL)	+64 mA
Free Air Operating Temperature (T <sub>A</sub> )	0°C to +70°C

#### **DC Electrical Characteristics**

JEDEC SOIC (M) Package

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

°C/W

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	High Level Output	$I_{OH} = -3 \text{ mA}, V_{CC} = 4.5 \text{V}$		2.4			
	Voltage	$I_{OH} = -48 \text{ mA}, V_{CC} = 4.5 \text{V}$		2.0			V
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 64 \text{ mA}$			0.35	0.5	٧
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
ItH	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
l <sub>IL</sub>	Low Level Input Current	$V_{CC} = 5.5V, V_{IH} = 0.4V$				-0.5	mA
l <sub>O</sub>	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-50		-150	mA
Icc	Supply Current	V <sub>CC</sub> = 5.5V	Outputs High		8	15	mA
			Outputs Low		32	42	mA
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5V			5		pF

#### **AC Electrical Characteristics**

			CGS74B		
Symbol	Parameter	R	Units		
		Min	Тур	Max	
t <sub>PLH</sub>	Propagation Delay	2	2.9	4.8	
t <sub>PHL</sub>	CK to O <sub>n</sub> ('2525)	2	3.0	4.8	ns

# **Extended AC Electrical Characteristics**

				CGS74B		
Symbol	Parameter	V <sub>CC</sub> * (V)	R <sub>L</sub> =	Units		
			Min	Тур	Max	
<sup>t</sup> OSHL	Maximum Skew Common Edge Output-to-Output Variation (Note 1)	5.0		0.15	1	ns
<sup>t</sup> OSLH	Maximum Skew Common Edge Output-to-Output Variation (Note 1)	5.0		0.15	1	ns
<sup>t</sup> ost	Maximum Skew Opposite Edge Output-to-Output Variation (Note 1)	5.0		0.7	1.5	ns
tp∨	Maximum Skew Part-to-Part Variation Skew (Note 2)	5.0			1.75	ns
t <sub>PS</sub>	Maximum Skew Pin (Signal) Transition Variation (Note 1)	5.0		0.6	1.5	ns
t <sub>rise,</sub> t <sub>fall</sub>	Maximum Rise/Fall Time (from $0.5/2.4V$ to $2.4/0.5V$ at 33 MHz, $T_A = 25^{\circ}C$ )	5.0 5.0		1.90 1.15		ns ns

<sup>\*</sup>Voltage Range 5.0 is 5.0V  $\pm 0.5$ V

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>) or in opposite directions both HL and LH ( $t_{OST}$ ). Parameters  $t_{OST}$  and  $t_{PS}$  guaranteed by design.

Note 2: Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device. The parameter is specified for a given set of conditions (i.e., capacitive load, V<sub>CC</sub>, temperature, # of outputs switching, etc.). Parameter guaranteed by design.



# CGS54C/74C2525 • CGS54CT/74CT2525 CGS54C/74C2526 • CGS54CT/74CT2526 1-to-8 Minimum Skew Clock Driver

The CGS 'C/CT2525 is a minimum skew clock driver with one input driving eight outputs specifically designed for signal generation and clock distribution applications. The '2525 is designed to distribute a single clock to eight separate receivers with low skew across all outputs during both the tplh and tphL transitions. The '2526 is similar to the '2525 but contains a multiplexed clock input to allow for systems with dual clock speeds or systems where a separate test clock has been implemented.

#### **Features**

- These CGS devices implement National's FACT™ family
- Ideal for signal generation and clock distribution
- Guaranteed pin to pin and part to part skew
- Multiplexed clock input ('2526)
- Guaranteed 2000V minimum ESD protection
- Symmetric output current drive of 24 mA for IOL/IOH
- 'CT has TTL-compatible inputs
- These products identical to 74AC/ACT2525 and 2526

Ordering Code: See Ordering Information


# **Logic Symbols**


### **Connection Diagrams**


Pin Assignment for DIP, Flatpak and SOIC


Pin Assignment


for LCC














TL/F/10684-5


TL/F/10684-6

# **Functional Description**

On the multiplexed clock device, the SEL pin is used to determine which  $\mathsf{CK}_n$  input will have an active effect on the outputs of the circuit. When  $\mathsf{SEL}=1$ , the  $\mathsf{CK}_1$  input is selected and when  $\mathsf{SEL}=0$ , the  $\mathsf{CK}_0$  input is selected. The non-selected  $\mathsf{CK}_n$  input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the  $\mathsf{CK}_{\mathsf{IN}}$  or  $\mathsf{CK}_1/\mathsf{CK}_0$  pins when either the multiplexed ("2526) or the straight ("2525) clock distribution chip is selected.

#### Pin Description

Pin Names	Description
CKIN	Clock Input ('2525)
CK <sub>0</sub> , CK₁	Clock Inputs ('2526)
O <sub>0</sub> -O <sub>7</sub>	Outputs
SEL	Clock Select ('2526)



## **Truth Tables**

'2525

Inputs	Outputs
CKIN	01-07
L	L
Н	н


'2526

	Inputs	Outputs			
CK <sub>0</sub>	CK <sub>1</sub>	SEL	01-07		
L	Х	L	L		
Н	X	L	н		
×	L	н	L		
X	Н	Н	Н		

L = Low Voltage Level

H = High Voltage Level

X = Immaterial



# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

please contact the National	
Office/Distributors for availabili	ty and specifications.
Supply Voltage (V <sub>CC</sub> )	-0.5V to $+7.0V$
DC Input Diode Current (I <sub>IK</sub> )	
$V_{l} = -0.5V$	−20 mA
$V_{I} = V_{CC} + 0.5V$	+ 0.2 mA
DC Input Voltage (V <sub>I</sub> )	$-0.5$ V to $V_{CC} + 0.5$ V
DC Output Diode Current (IOK)	
$V_{O} = 0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5$ V to $V_{CC} + 0.5$ V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 MA

PDIP 140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of CGS circuits outside databook specifications.

Storage Temperature (T<sub>STG</sub>)

Junction Temperature (T<sub>J</sub>)

CDIP

# **Recommended Operating Conditions**

Supply Voltage (V <sub>CC</sub> )	
'C	2.0V to 6.0V
'CT	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	
CGS74C/CT	-40°C to +85°C
CGS54C/CT	-55°C to +125°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) 'C Devices	
$V_{ m IN}$ from 30% to 70% of $V_{ m CC}$	
V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate (ΔV/Δt)	
'CT Devices	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns

# DC Electrical Characteristics for CGS54C/74C Family Devices

-65°C to +150°C

175°C

	Parameter		CGS74C		CGS54C	CGS74C			
Symbol		V <sub>CC</sub> (V)	T <sub>A</sub> =	+ 25°C	T <sub>A</sub> = -55°C to + 125°C	T <sub>A</sub> = -40°C to +85°C	Units	Conditions	
			Тур		Guaranteed Lii				
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 , 3.15 3.85	2.1 3.15 3.85	2.1 3.15 3.85	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	2.9 4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.4 3.7 4.7	2.46 3.76 4.76	v	$\label{eq:VIN} \begin{split} ^*\text{V}_{\text{IN}} &= \text{V}_{\text{IL}}  \text{or}  \text{V}_{\text{IH}} \\ &- 12  \text{mA} \\ \text{I}_{\text{OH}} &- 24  \text{mA} \\ &- 24  \text{mA} \end{split}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	I <sub>OUT</sub> = 50 μA	
	3. 4. 5.			0.36 0.36 0.36	0.40 0.50 0.50	0.44 0.44 0.44	v	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{12 \text{ mA}}$ $^{10L}$ $^{24 \text{ mA}}$ $^{24 \text{ mA}}$	

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test.

<sup>†</sup>Maximum test duration 2.0 ms, one output loaded at a time.

# DC Electrical Characteristics for CGS54C/74C Family Devices (Continued)

	Parameter		CGS74C T <sub>A</sub> = +25°C		CGS54C	CGS74C		
Symbol		V <sub>CC</sub> (V)			T <sub>A</sub> = -55°C to +125°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
			Тур		Guaranteed Lir	nits		
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	± 1.0	μΑ	$V_I = V_{CC}$ , GND
I <sub>OLD</sub>	†Minimum Dynamic	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current				-50	-75	mA	V <sub>OHD</sub> = 3.85V Min
Icc	Maximum Quiescent Supply Current	5.5		8.0	80.0	80.0	μА	$V_{IN} = V_{CC}$ or GND

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test.

Note:  $I_{|N|}$  and  $I_{|CC|}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{|CC|}$   $I_{|CC|}$  for CGS54C @ 25°C is identical to CGS74C @ 25°C.

# DC Electrical Characteristics for CGS54CT/74CT Family Devices

	Parameter		CG	S74CT	CGS54CT	CGS74CT			
Symbol		V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -55°C to +125°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
			Тур	Typ Guaranteed Limits					
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH} \\ -24 \text{ mA} \\ -24 \text{ mA}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	٧	I <sub>OUT</sub> = 50 μA	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	٧	$\label{eq:VIN} \begin{split} ^*V_{IN} &= V_{IL} \text{ or } V_{IH} \\ I_{OL} & 24 \text{ mA} \end{split}$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μΑ	$V_I = V_{CC}$ , GND	
Ісст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.6	1.5	mA	$V_I = V_{CC} - 2.1V$	
I <sub>OLD</sub>	†Minimum Dynamic	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Max	
lohd	Output Current	5.5			-50	<b>−75</b>	mA	V <sub>OHD</sub> = 3.85V Min	
lcc	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

Note: I<sub>CC</sub> for CGS54CT @ 25°C is identical to CGS74CT @ 25°C.

<sup>†</sup>Maximum test duration 2.0 ms, one output loaded at a time.

# **AC Electrical Characteristics**

			-	CGS74	<b>c</b>	CGS	354C	CGS74C				
Symbol	Parameter		V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		$T_A = -55^{\circ}C$ $to + 125^{\circ}C$ $C_L = 50 pF$		$T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 pF$			Units	
				Min	Тур	Max	Min	Max	Min	Тур	Max	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay CK to O <sub>n</sub> ('2525)		3.3 5.0	3.0 3.2	6.5 5.0	11.0 7.8	3.0 2.5	11.0 8.2	3.0 2.9		12.5 8.1	ns
t <sub>PLH,</sub> t <sub>PHL</sub>	Propagation Delay CK(n) to O <sub>n</sub> ('2526)		3.3 5.0	3.0 3.6	7.0 5.5	13.0 7.8			3.0 3.3		14.0 8.6	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay SEL to O <sub>n</sub> ('2526)		3.3 5.0	3.0 4.0	8.0 6.5	14.0 8.5			3.0 3.5		15.0 9.5	ns
<sup>t</sup> OSHL	Maximum Skew Common Edge Output-to-Output (Note 1) Variation		3.3 5.0		0.3	1.0		1.5 1.0			1.0	ns
<sup>t</sup> OSLH	Maximum Skew Common Edge Output-to-Output (Note 1) Variation		3.3 5.0		0.3	1.0		1.5 1.0			1.0	ns
tost	Maximum Skew Opposite Edge Output-to-Output (Note 1) Variation		5.0		0.4	1.0		1.5 1.0			1.0	ns
tpy	Maximum Skew Part-to-Part Variation (Note 2)	'C2525 'CT2525 'C2526	5.0			3.5		4.0				ns
		'CT2526	5.0			5.0						ns
t <sub>rise</sub> , t <sub>fall</sub>	Maximum Rise/Fall Time (20% to 80% V <sub>CC</sub> )		5.0			3.0		4.0			3.75	ns
t <sub>rise</sub> , t <sub>fall</sub>	Maximum Rise/Fall Time (0.8V/2.0V and 2.0V/0.8V)				0.9					1.1		ns

<sup>\*</sup>Voltage Range 3.3 is 3.3V  $\pm$  0.3V

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the CLK to Q propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>) or in opposite directions both HL and LH (t<sub>OST</sub>).

Note 2: Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device. The parameter is specified for a given set of conditions (i.e., capacitive load, V<sub>CC</sub>, temperature, # of outputs switching, etc.). Parameter guaranteed by design.

# **AC Electrical Characteristics**

			CGS74CT		CGS	54CT	CGS7		
Parameter	V <sub>CC</sub> * (V)	$T_A = +25^{\circ}C$				85°C	Units		
		Min	Тур	Max	Min	Max	Min	Max	
Propagation Delay CK to O <sub>n</sub> ('2525)	5.0	4.6	6.5	9.0			4.0	10.1	ns
Propagation Delay CK(n) to O <sub>n</sub> ('2526)	5.0	5.8	8.5	11.1			5.1	12.4	ns
	Propagation Delay CK to O <sub>n</sub> ('2525) Propagation Delay	Propagation Delay CK to On ('2525)  Propagation Delay 5.0	Parameter (V)  Min  Propagation Delay CK to O <sub>n</sub> ('2525)  Propagation Delay 5 0 5 8	Parameter         Vcc* (V)         T <sub>A</sub> = +25° c C <sub>L</sub> = 50 pt           Min         Typ           Propagation Delay CK to On ('2525)         5.0         4.6         6.5           Propagation Delay         5.0         5.8         8.5	Parameter         Vcc* (V)         T <sub>A</sub> = +25°C CL = 50 pF           Min         Typ         Max           Propagation Delay CK to On ('2525)         5.0         4.6         6.5         9.0           Propagation Delay         5.0         5.8         8.5         11.1	Parameter         V <sub>CC</sub> * (V)         T <sub>A</sub> = +25°C C C L = 50 pF         T <sub>A</sub> = to + to + to + C <sub>L</sub> = to + to + C <sub>L</sub> = to + C	Parameter         VCC* (V)         TA = +25°C CL = 50 pF         TA = -55°C to +125°C CL = 50 pF           Min         Typ         Max         Min         Max           Propagation Delay CK to On ('2525)         5.0         4.6         6.5         9.0           Propagation Delay Cropagation Delay CK to On ('2525)         5.0         5.8         8.5         11.1	Parameter         Vcc* (V)         T <sub>A</sub> = +25°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C to +125°C to +125°C CL = 50 pF         T <sub>A</sub> = -55°C to +125°C	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Voltage Range 5.0 is 5.0V ±0.5V

	Parameter			(	GS740	T	cgs	54CT	CGS74CT			
Symbol			V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -55^{\circ}C$ to $+125^{\circ}C$ $C_L = 50 pF$		$T_A = -40^{\circ}C$ $to +85^{\circ}C$ $C_L = 50 pF$			Units
				Min	Тур	Max	Min	Max	Min	Тур	Max	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay SEL to O <sub>n</sub> ('2526)		5.0	5.1	8.5	12.4			4.4		14.1	ns
toshl	Maximum Skew Common Edge Output-to-Output (Note 1) Variation		5.0		0.2	0.7					0.7	ns
<sup>t</sup> oslh	Maximum Skew Common Edge Output-to-Output (Note 1) Variation		5.0		0.2	0.7					0.7	ns
t <sub>OST</sub>	Maximum Skew Opposite Edge Output-to-Output (Note 1) Variation		5.0		0.4	1.0		,			1.0	ns
t <sub>PV</sub>	Maximum Skew Part-to-Part Variation (Note 2)	AC2525 ACT2525 AC2526	5.0			3.5						ns
		ACT2526	5.0			5.0						ns
t <sub>rise</sub> , t <sub>fall</sub>	Maximum Rise/Fall Time (20% to 80% V <sub>CC</sub> )		5.0			3.0					3.75	ns
t <sub>rise</sub> , t <sub>fall</sub>	Maximum Rise/Fall Time (0.8V/2.0V and 2.0V/0.8V)				0.9					1.1		ns

<sup>\*</sup>Voltage Range 5.0 is 5.0V  $\pm 0.5$ V

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>) or in opposite directions both HL and LH (t<sub>OST</sub>).

Note 2: Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device. The parameter is specified for a given set of conditions (i.e., capacitive load, V<sub>CC</sub>, temperature, # of outputs switching, etc.). Parameter guaranteed by design.

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation Capacitance ('2525)	820 pF-1.2 x 10 <sup>-18</sup> (f)*	рF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation Capacitance ('2526)	820 pF-1.2 x 10 <sup>-18</sup> (f)*	рF	$V_{CC} = 5.0V$

<sup>\*</sup>f = frequency

#### Recommended Maximum Power Dissipation (W)

LFPM	T <sub>A</sub> =	25°C	T <sub>A</sub> = 85°C		
L. 1 141	PDIP	SOIC	PDIP	SOIC	
0	1.105	0.858	0.528	0.41	
225	1.493	1.055	0.714	0.504	
500	1.71	1.210	0.820	0.578	



# 100115

# **Low-Skew Quad Clock Driver**

# **General Description**


The 100115 contains four low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input. This device also has the capability to select a secondary single-ended clock source for use in lower frequency system level testing.

#### **Features**


- Low output to output skew (≤75 ps)
- Differential inputs and outputs
- Small outline package
- Ideal for applications which require the low skew distribution of a clock signal to multiple outputs
- Secondary clock available for system level testing

#### Ordering Code: See Section 4

# **Logic Diagram**



# **Connection Diagram**



Pin Names	Description					
CLKIN, CLKIN	Differential Clock Inputs					
CLK <sub>1-4</sub> , CLK <sub>1-4</sub>	Differential Clock Outputs					
TCLK	Test Clock Input†					
CLKSEL	Clock Input Select†					

†TCLK and CLKSEL are single-ended inputs, with internal 50  $k\Omega$  pulldown resistors.

#### **Truth Table**

CLKSEL	CLKIN	CLKIN	TCLK	CLKN	CLKN
L	L	Н	Х	L	Н
L	Н	L	X	Н	L
Н	Х	Χ	L	L	Н
Н	Х	Х	Н	Н	L

- L = Low Voltage Level
- H = High Voltage Level
- X = Don't Care

# **Absolute Maximum Ratings**

Above which the useful life may be impaired (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature

-65°C to +150°C

+ 150°C

Case Temperature under Bias (T<sub>C</sub>) V<sub>EE</sub> Pin Potential to Ground Pin Input Voltage (DC)  $0^{\circ}\text{C to} + 85^{\circ}\text{C}$ -7.0V to +0.5V V<sub>CC</sub> to +0.5V -50 mA

Output Current (DC Output HIGH)
Operating Range (Note 2)

-5.7V to -4.2V

#### **DC Electrical Characteristics**

Maximum Junction Temperature (T<sub>J</sub>)

 $V_{EE} = -4.5V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0$ °C to +85°C (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Conditions (Note 4)		
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-880	m∨	$V_{IN} = V_{IH(Max)}$ Loading with		
V <sub>OL</sub>	Output LOW Voltage	-1810	- 1705	-1620	]	or V <sub>IL(Min)</sub>	50Ω to -2.0V	
V <sub>OHC</sub>	Output HIGH Voltage	- 1035			mV	$V_{IN} = V_{IH(Min)}$	Loading with	
V <sub>OLC</sub>	Output LOW Voltage			-1610		or V <sub>IL(Max)</sub>	50Ω to -2.0V	
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
V <sub>IL</sub>	Single-Ended Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs		
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(Min)}$		

### **DC Electrical Characteristics**

 $V_{EE} = -4.2V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0$ °C to +85°C (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Condition	s (Note 4)
V <sub>OH</sub>	Output HIGH Voltage	-1020		-870	mV	V <sub>IN</sub> = V <sub>IH(Max)</sub> Loading with	
V <sub>OL</sub>	Output LOW Voltage	-1810		- 1605		or V <sub>IL(Min)</sub>	50Ω to -2.0V
V <sub>OHC</sub>	Output HIGH Voltage	-1030			m∨	V <sub>IN</sub> = V <sub>IH(Min)</sub> Loading	
V <sub>OLC</sub>	Output LOW Voltage			1595	1114	or V <sub>IL(Max)</sub>	50Ω to -2.0V
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	-1150		-870	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Single-Ended Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(Min)}$	

#### **DC Electrical Characteristics**

 $V_{EE} = -4.8V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Condition	s (Note 4)
V <sub>OH</sub>	Output HIGH Voltage	-1035		-880	mV	$V_{IN} = V_{IH(Max)}$	Loading with
V <sub>OL</sub>	Output LOW Voltage	-1830		-1620		or V <sub>IL(Min)</sub>	$50\Omega$ to $-2.0V$
V <sub>OHC</sub>	Output HIGH Voltage	-1045			mV	V <sub>IN</sub> = V <sub>IH(Min)</sub> Loading with	
V <sub>OLC</sub>	Output LOW Voltage			1610	""	or V <sub>IL(Max)</sub>	50Ω to -2.0V
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Single-Ended Input LOW Voltage	- 1830		-1490	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(Min)}$	

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Parametric values specified at -4.2V to -4.8V.

Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 4: Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

#### **DC Electrical Characteristics**

 $V_{\text{EE}} = -4.2 \text{V}$  to -4.8 V unless otherwise specified,  $V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$ ,  $T_{\text{C}} = 0^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 


Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>DIFF</sub>	Input Voltage Differential	150			mV	Required for Full Output Swing
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2V		V <sub>CC</sub> - 0.5V	٧	
чн	Input High Current CLKIN, CLKIN TCLK CLKSEL			107 300 260	μΑ μΑ μΑ	V <sub>IN</sub> = V <sub>IH(Max)</sub>
Ісво	Input Leakage Current	-10			μА	$V_{IN} = V_{EE}$
IEE	Power Supply Current	70		-30	mA	

#### **AC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -4.8V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	T <sub>C</sub> = 0°C		T <sub>C</sub> = +25°C		T <sub>C</sub> = +85°C		Units	Conditions
Cymbo.	T urumeter	Min	Max	Min	Max	Min	Max		Conditions
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLKIN, CLKIN to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub>	0.63	0.83	0.65	0.85	0.70	0.93	ns	Figures 1, 3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, TCLK to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub>	0.50	1.20	0.50	1.20	0.50	1.20	ns	Figures 1, 2
t <sub>PLH</sub>	Propagation Delay, CLKSEL to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub>	0.60	1.40	0.60	1.40	0.60	1.40	ns	Figures 1, 2
ts G-G	Skew Gate to Gate (Note 1)		75		75		75	ps	
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%	0.35	0.80	0.30	0.75	0.25	0.75	ns	Figures 1, 4

Note 1: Maximum output skew for any one device.



Note 1: Shown for testing CLKIN to CLK1 in the differential mode.

Note 2: L1, L2, L3 and L4 = equal length  $50\Omega$  impedance lines.

Note 3: All unused inputs and outputs are loaded with 50 $\Omega$  in parallel with  $\leq$ 3 pF to GND.

Note 4: Scope should have  $50\Omega$  input terminator internally.

FIGURE 1. AC Test Circuit

TL/F/9842-3

Note 1: The output to output skew, which is defined as the difference in the propagation delays between each of the four outputs on any one 100115 shall not exceed 75 ps.

# National Semiconductor

#### ADVANCE INFORMATION

## 100310

# **Low Skew 2:8 Differential Clock Driver**

### **General Description**

The 100310 is a low skew 8-bit differential clock driver which is designed to select between two separate differential clock inputs. The low output to output skew (< 50 ps) is maintained for either clock input. A LOW on the select pin (SEL) selects CLKINA, CLKINA and a HIGH on the SEL pin selects the CLKINB, CLKINB inputs.


The 100310 is ideal for those applications that need the ability to freely select between two clocks, or to maintain the ability to switch to an alternate or backup clock should a problem arise with the primary clock source.

A V<sub>BB</sub> output is provided for single-ended operation.

#### **Features**

- Low output to output skew (≤ 50 ps)
- Differential inputs and outputs
- Allows multiplexing between two clock inputs
- Voltage compensated operating range: -4.2V to -5.7V

### **Logic Symbol**




Pin Names	Description
CLKIN <sub>n</sub> , CLKIN <sub>n</sub>	Differential Clock Inputs
SEL	Select
CLK <sub>0-7</sub> , CLK <sub>0-8</sub>	Differential Clock Outputs
$V_{BB}$	V <sub>BB</sub> Output
NC	No Connect

#### **Truth Table**

CLKINA	CLKINA	CLKINB	CLKINB	SEL	CLKn	CLKn
Н	L	X	Х	L	Н	L
L	Н	X	X	L	L,	Н
X	X	Н	L	Н	н	L
×	Х	L	Н	H	L	Н

TL/F/10943-1

# **Connection Diagram**



TL/F/10943-2



# 100311

# Low Skew 1:9 Differential Clock Driver

# **General Description**


The 100311 contains nine low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input (CLKIN,  $\overline{\text{CLKIN}}$ ). If a single-ended input is desired, the VBB output pin may be used to drive the remaining input line. A HIGH on the enable pin  $(\overline{\text{EN}})$  will force a LOW on all of the CLKn outputs and a HIGH on all of the  $\overline{\text{CLK}}_n$  output pins. The 100311 is ideal for distributing a signal throughout a system without worrying about the original signal becoming too corrupted by undesirable delays and skew. The 100311 is pin-for-pin compatible with the Motorola 100E111.

#### **Features**

- Low output to output skew (≤ 50 ps)
- 2000V ESD protection
- 1:9 low skew clock driver
- Differential inputs and outputs

Ordering Code: See Section 4

# **Logic Symbol**




Pin Names	Description
CLKIN, CLKIN	Differential Clock Inputs
ĒN	Enable
CLK <sub>0-8</sub> , CLK <sub>0-8</sub>	Differential Clock Outputs
V <sub>BB</sub>	V <sub>BB</sub> Output
NC	No Connect

#### **Truth Table**

CLKIN	CLKIN	CLKIN EN		CLKn
L	Н	L	L	Н
Н	L	L	Н	L
x	Χ	Н	L	Н

TL/F/10648-1

# **Connection Diagram**



TL/F/10648-2

#### **Absolute Maximum Ratings**

Above which the useful life may be impaired (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature ( $T_{STG}$ )  $-65^{\circ}$ C to  $+150^{\circ}$ C

Maximum Junction Temperture (T<sub>J</sub>)

 Ceramic
 + 175°C

 Plastic
 + 150°C

Pin Potential to Ground Pin ( $V_{EE}$ ) -7.0V to +0.5V

Input Voltage (DC) V<sub>EE</sub> to +0.5V Output Current (DC Output HIGH) -50 mA

ESD (Note 2) ≥2000V

# Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)
Commercial

0°C to +85°C -40°C to +85°C

Supply Voltage (VEE)

Industrial

 Commercial
 -5.7V to -4.2V

 Industrial
 -5.7V to -4.2V

#### Commercial Version—100311

#### **DC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Condit	ions
V <sub>OH</sub>	Output HIGH Voltage	<b>- 1</b> 025	-955	-870	mV	$V_{IN} = V_{IH}$ (Max)	Loading with
V <sub>OL</sub>	Output LOW Voltage	-1830	-1705	- 1620	mV	or V <sub>IL</sub> (Min)	50Ω to −2.0V
V <sub>OHC</sub>	Output HIGH Voltage	1035			mV	V <sub>IN</sub> = V <sub>IH</sub> Loading v	
V <sub>OLC</sub>	Output LOW Voltage			-1610	m∨	or V <sub>IL</sub> (Max)	50Ω to −2.0V
V <sub>BB</sub>	Output Reference Voltage	-1380	-1320	- 1260	mV	$I_{VBB} = -300 \mu A$	
V <sub>DIFF</sub>	Input Voltage Differential	150			mV	Required for Full C	utput Swing
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2.0		V <sub>CC</sub> - 0.5	V		
V <sub>IH</sub>	Input High Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs	
V <sub>IL</sub>	Input Low Voltage	-1830		<b> 1475</b>	mV	Guaranteed LOW S	Signal for
I <sub>IL</sub>	Input LOW Current	0.50			μА	V <sub>IN</sub> = V <sub>IL</sub> (Min)	
I <sub>IH</sub>	Input HIGH Current CLKIN, CLKIN EN			100 250	μΑ	$V_{IN} = V_{IH}$ (Max)	
I <sub>CBO</sub>	Input Leakage Current	-10			μΑ	V <sub>IN</sub> = V <sub>EE</sub>	
IEE	Power Supply Current	-115		-57	mA -	Inputs Open	
V <sub>PP</sub>	Minimum Input Swing	250			mV		
V <sub>CMR</sub>	Common Mode Range	-1.6		-0.4	V		

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

# Commercial Version—100311 (Continued)

# **AC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	T <sub>C</sub> =	= 0°C	T <sub>C</sub> = +25°C		T <sub>C</sub> = +85°C		Units	Conditions
Cymbol		Min	Max	Min	Max	Min	Max		Conditions
f <sub>max</sub>	Max Toggle Frequency	750		750		750		MHz	
t <sub>PLH</sub>	Propagation Delay, CLKIN to CLKN Differential Single-Ended	0.750 0.650	0.950 1.050	0.775 0.675	0.975 1.175	0.840 0.740	1.040 1.240	ns	Figures 1 and 2
t <sub>PLH</sub>	Propagation Delay Enable and Disable to Output	0.75	1.20	0.80	1.25	0.85	1.35	ns	Figures 1 and 2
t <sub>R</sub>	Release Time EN to CLKIN	0.30		0.30		0.30		ns	
t <sub>skew</sub>	Gate to Gate Skew		50		50		50	ps	
t <sub>s</sub>	Setup Time SEL to CLKIN <sub>N</sub>	250		250		300		ps	
t <sub>h</sub>	Hold Time SEL to CLKIN <sub>N</sub>	0		0		0		ns	
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%	275	750	275	750	275	750	ps	Figures 1 and 2

Note 1: Gate to gate skew is defined as the different in propagation delays between each of the outputs.

# Industrial Version—100311

# **DC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$  (Note 3)

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = 0^{\circ}C \text{ to } + 85^{\circ}C$		Units	Conditions	
		Min	Max	Min	Max	Omis	Conditions	
V <sub>OH</sub>	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH}$ (Max)	Loading with $50\Omega$ to $-2.0V$
V <sub>OL</sub>	Output LOW Voltage	-1830	<b>– 1575</b>	- 1830	-1620	mV	or V <sub>IL</sub> (Min)	
V <sub>OHC</sub>	Output HIGH Voltage	-1095		- 1035		mV	$V_{IN} = V_{IH}$	Loading with $50\Omega$ to $-2.0V$
V <sub>OLC</sub>	Output LOW Voltage		-1565		-1610	mV	or V <sub>IL</sub> (Min)	
V <sub>BB</sub>	Output Reference Voltage	-1395	- 1255	-1380	-1260	mV	$I_{VBB} = -300 \mu$ A	
V <sub>DIFF</sub>	Input Voltage Differential	150		150		mV	Required for Full	Output Swing
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2.0	V <sub>CC</sub> - 0.5	V <sub>CC</sub> - 2.0	V <sub>CC</sub> - 0.5	٧		
V <sub>IH</sub>	Input High Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH All Inputs	H Signal for

# Industrial Version—100311 (Continued)

# DC Electrical Characteristics (Continued)

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$  (Note 3)

Symbol	Parameter	$T_C = -40^{\circ}C$		T <sub>C</sub> = 0°C to +85°C		Units	Conditions	
		Min	Max	Min	Max	Oilles	Conditions	
V <sub>IL</sub>	Input Low Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50		0.50		μΑ	V <sub>IN</sub> = V <sub>IL</sub> (Min)	
l <sub>IH</sub>	Input HIGH Current CLKIN, CLKIN EN		100 250		100 250	μΑ	$V_{IN} = V_{IH}$ (Max)	
Ісво	Input Leakage Current	-10		-10		μА	$V_{IN} = V_{EE}$	
IEE	Power Supply Current	-115	-57	-115	-57	mA	Inputs Open	
V <sub>PP</sub>	Minimum Input Swing	250		250		mV		
V <sub>CMR</sub>	Common Mode Range	-1.6	-0.4	-1.6	-0.4	٧		

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

#### **AC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	$T_C = -40^{\circ}C$		T <sub>C</sub> = +25°C		T <sub>C</sub> = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max	Joints	Conditions
f <sub>max</sub>	Max Toggle Frequency	750		750		750		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CLKIN to CLKN Differential Single-Ended	0.725 0.625	0.925 1.025	0.80 0.70	1.00 1.20	1.05 0.90	1.25 1.40	ns	Figures 1 and 2
t <sub>PLH</sub>	Propagation Delay Enable and Disable to Output	0.70	1.20	0.60	1.60	0.60	1.60	ns	Figures 1 and 2
t <sub>R</sub>	Release Time EN to CLKIN	0.30		0.30		0.30		ns	
t <sub>skew</sub>	Gate to Gate Skew		50		50		50	ps	
t <sub>s</sub>	Setup Time SEL to CLKIN <sub>N</sub>	250		200		200		ps	
t <sub>h</sub>	Hold Time SEL to CLKIN <sub>N</sub>	0		0		0		ns	
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%	275	750	275	600	275	600	ps	Figures 1 and 2




FIGURE 1. AC Test Circuit

# **Switching Waveforms**




FIGURE 2. Propagation Delay and Transition Times

TL/F/10648-4



### 100315

# **Low-Skew Quad Clock Driver**

# **General Description**


The 100315 contains four low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input. This device also has the capability to select a secondary single-ended clock source for use in lower frequency system level testing. The 100315 is a 300 Series redesign of the 100115 clock driver.

#### **Features**


- Low output to output skew (≤50 ps)
- Differential inputs and outputs
- Small outline package (SOIC)
- Secondary clock available for system level testing
- 2000V ESD protection
- Voltage compensated operating range: -4.2V to -5.7V
- Military and industrial grades available

### Ordering Code: See Section 4

# **Logic Diagram**



#### **Connection Diagram**



Pin Names	` Description					
CLKIN, CLKIN	Differential Clock Inputs					
CLK <sub>1-4</sub> , CLK <sub>1-4</sub>	Differential Clock Output					
TCLK	Test Clock Input†					
CLKSEL	Clock Input Select†					

†TCLK and CLKSEL are single-ended inputs, with internal 50  $k\Omega$  pulldown resistors

## **Truth Table**

CLKSEL	CLKIN	CLKIN	TCLK	CLKN	CLKN
L	L	Н	Х	L	Н
L	Н	L	Х	Н	L
Н	X	Χ	L	L	Н
Н	X	Χ	Н	Н	L

L = Low Voltage Level

H = High Voltage Level

X = Don't Care

## **Absolute Maximum Ratings**

Above which the useful life may be impaired (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature  $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$ 

Maximum Junction Temperature (T<sub>J</sub>)

 Plastic
 + 150°C

 Ceramic
 + 175°C

 $\begin{array}{lll} \text{Case Temperature under Bias (T_{C})} & 0^{\circ}\text{C to } + 85^{\circ}\text{C} \\ \text{V}_{\text{EE}} \text{ Pin Potential to Ground Pin} & -7.0\text{V to } + 0.5\text{V} \\ \text{Input Voltage (DC)} & \text{V}_{\text{CC}} \text{ to } + 0.5\text{V} \\ \end{array}$ 

Output Current (DC Output HIGH) -50 mA
Operating Range (Note 2) -5.7V to -4.2V

ESD (Note 2) ≥ 2000V

# Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

 Commercial
 0°C to +85°C

 Industrial
 -40°C to +85°C

 Military
 -55°C to +125°C

Supply Voltage (VEE)

#### Commercial Version—100315

#### **DC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Conditions (Note 4)		
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH(Max)}$	Loading with	
V <sub>OL</sub>	Output LOW Voltage	-1830	- 1705	- 1620		or V <sub>IL(Min)</sub>	50Ω to -2.0V	
V <sub>OHC</sub>	Output HIGH Voltage	1035			mV	$V_{IN} = V_{IH(Min)}$	Loading with	
V <sub>OLC</sub>	Output LOW Voltage			-1610		or V <sub>IL(Max)</sub> 50Ω to -		
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	-1165		870	mV	Guaranteed HIGH Signal	for All Inputs	
VIL	Single-Ended Input LOW Voltage	- 1830		<b>– 1475</b>	mV	Guaranteed LOW Signal for All Inputs		
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(Min)}$		
Ін	Input High Current CLKIN, CLKIN TCLK CLKSEL			150 250 250	μΑ μΑ μΑ	$V_{IN} = V_{IH(Max)}$		
V <sub>DIFF</sub>	Input Voltage Differential	150			mV	Required for Full Output S	Swing	
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2V		V <sub>CC</sub> - 0.5V	٧			
Ісво	Input Leakage Current	-10			μΑ	V <sub>IN</sub> = V <sub>EE</sub>		
IEE	Power Supply Current	-67		-35	mA			
V <sub>PP</sub>	Minimum Input Swing	250			mV			
V <sub>CMR</sub>	Common Mode Range	-1.6		-0.4	V			

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 4: Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

# Commercial Version—100315 (Continued)

AC Electrical Characteristics  $V_{EE} = -4.2V \text{ to } -4.8V, V_{CC} = V_{CCA} = \text{GND}$ 

Symbol	Parameter	T <sub>C</sub> = 0°C		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
Symbol	rarameter	Min	Max	Min	Max	Min	Max	Oims	Conditions
f <sub>MAX</sub>	Maximum Clock Frequency	750		750		750		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLKIN, CLKIN to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub> Differential Single-Ended	0.59 0.59	0.79 0.99	0.62 0.62	0.82 1.02	0.67 0.67	0.87 1.07	ns	Figures 1, 3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, TCLK to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub>	0.50	1.20	0.50	1.20	0.50	1.20	ns	Figures 1, 2
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CLKSEL to $CLK_{(1-4)}$ , $\overline{CLK_{(1-4)}}$	0.80	1.60	0.80	1.60	0.80	1.60	ns	Figures 1, 2
ts G-G	Skew Gate to Gate (Note 1)		50		50		50	ps	
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%	0.30	0.80	0.30	0.80	0.30	0.80	ns	Figures 1, 4

Note 1: Maximum output skew for any one device.

## Industrial Version—100315

DC Electrical Characteristics  $V_{EE} = -4.2 V$  to -5.7,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	T <sub>C</sub> =	40°C	$T_C = 0^{\circ}C$ to	+85°C	Units	Conditions	
Cymbol	i di dilicici	Min	Max	Min	Max			
V <sub>OH</sub>	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$	Loading with
V <sub>OL</sub>	Output LOW Voltage	-1830	- 1575	- 1830	-1620	mV	$V_{IN} = V_{IH(Min)}$ or $V_{IL(Max)}$	50Ω to -2.0V
V <sub>OHC</sub>	Output HIGH Voltage	-1095		- 1035		mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$	Loading with
V <sub>OLC</sub>	Output LOW Voltage		-1565		-1610	mV	$V_{IN} = V_{IH(Min)}$ or $V_{IL(Max)}$	50Ω to -2.0V
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	-1170	-870	-1165	-870	m∨	Guaranteed HIGI for All Inputs	H Signal
V <sub>IL</sub>	Single-Ended Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW for All Inputs	/ Signal
t <sub>IL</sub>	Input LOW Current	0.50		0.50		μΑ	$V_{IN} = V_{IL(Min)}$	
Ін	Input HIGH Current CLKIN, CLKIN TCLK CLKSEL		107 300 260		107 300 260	μΑ μΑ μΑ	$V_{IN} = V_{IH (Max)}$	
V <sub>DIFF</sub>	Input Voltage Differential	150		150		mV	Required for Full Output Swing	
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2V		V <sub>CC</sub> - 0.5V		V		
I <sub>CBO</sub>	Input Leakage Current	-10		-10		μΑ	$V_{IN} = V_{EE}$	
IEE	Power Supply Current	-70	-30	-70	-30	mA		
V <sub>PP</sub>	Minimum Input Swing	250		250		mV		
V <sub>CMR</sub>	Common Mode Range	-1.6	0.4	-1.6	-0.4	V		

# AC Electrical Characteristics $\, v_{EE} = -4.2 V \, to \, -5.7 V, \, V_{CC} = V_{CCA} = GND \,$

Symbol	Parameter	T <sub>C</sub> =	−40°C	$T_C = +25^{\circ}C$		$T_C = +25^{\circ}C$ $T_C = +85^{\circ}C$		Units	Conditions
	T dramotor	Min	Max	Min	Max	Min	Max		Containons
f <sub>MAX</sub>	Maximum Clock Frequency	750		750		750		MHz	
tPLH tPHL	Propagation Delay CLKIN, CLKIN to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub> Differential Single-Ended	0.59 0.59	0.99 0.99	0.62 0.62	0.82 1.02	0.67 0.67	0.87 1.07	ns	Figures 1, 3
t <sub>PLH</sub>	Propagation Delay, TCLK to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub>	0.50	1.20	0.50	1.20	0.50	1.20	ns	
ts G-G	Skew Gate to Gate (Note 1)		50		50		50	ps	Figures 1, 2
t <sub>TLH</sub>	Transition Time 20% to 80%, 80% to 20%	0.30	0.80	0.30	0.80	0.30	0.80	ns	

Note 1: Maximum output skew for any one device.

# Military Version—100315—Preliminary

DC Electrical Characteristics  $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Tc	Cond	itions	Notes
V <sub>OH</sub>	Output HIGH Voltage	-1025		-870	mV	0°C to + 125°C			
		1085		-870	mV	−55°C	$V_{IN} = V_{IH(Max)}$	Loading with	1, 2, 3
V <sub>OL</sub>	Output LOW Voltage	-1830		-1620	mV	0°C to + 125°C	or $V_{IL(Min)}$ 50 $\Omega$ to $-2.0$	50Ω to -2.0V	1, 2, 3
		1830		- 1555	mV	−55°C			
V <sub>OHC</sub>	Output HIGH Voltage	-1035			mV	0°C to + 125°C			
		1085			mV	−55°C	$V_{IN} = V_{IH(Min)}$	Loading with	1, 2, 3
V <sub>OLC</sub>	Output LOW Voltage			-1610	mV	0°C to + 125°C	or V <sub>IL(Max)</sub>	50Ω to -2.0V	1, 2, 0
				- 1555	mV	55°C			
V <sub>DIFF</sub>	Input Voltage Differential	150			mV	-55°C to +125°C	Required for Full Output Swing		1, 2, 3
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2.0		V <sub>CC</sub> - 0.5	٧	-55°C to +125°C			1, 2, 3
V <sub>IH</sub>	Single-Ended Input High Voltage	-1165		-870	mV	-55°C to +125°C	Guaranteed HIGH for All Inputs	Signal	1, 2, 3, 4
V <sub>IL</sub>	Single-Ended Input Low Voltage	-1830		-1475	mV	-55°C to +125°C	Guaranteed LOW for All Inputs	Signal	1, 2, 3, 4
ſн	Input HIGH Current CLKIN, CLKIN			120	μА	-55°C to +125°C			
	TCLK			350	μΑ		$V_{IN} = V_{IH(Max)}$		1, 2, 3
	CLKSEL			300	μΑ				
I <sub>CBO</sub>	Input Leakage Current	-10			μΑ	-55°C to +125°C	$V_{IN} = V_{EE}$		1, 2, 3
IEE	Power Supply Current, Normal	-90		-30	mA	-55°C to +125°C			1, 2, 3

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8.

Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 4: Guaranteed by applying specified input condition and testing V<sub>OH</sub>/V<sub>OL</sub>.

# Military Version—100315—Preliminary (Continued)

## AC Electrical Characteristics $V_{EE} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = \text{GND}$

Symbol	Parameter	$T_C = -55^{\circ}C$		T <sub>C</sub> = +25°C		$T_C = +125^{\circ}C$		Units	Conditions	Notes
Symbol		Min	Max	Min	Max	Min	Max		Conditions	110103
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLKIN, CLKIN to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub>	0.61	0.81	0.61	0.81	0.60	0.83	ns		1, 2, 3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, TCLK to CLK <sub>(1-4)</sub> , CLK <sub>(1-4)</sub>	0.50	1.20	0.50	1.20	0.50	1.20	ns	Figures 1	
ts g-g	Skew Gate to Gate (Note 5)		100		100		100	ps	and 2	4
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%	0.35	0.80	0.30	0.75	0.25	0.75	ns		


Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C, then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at +25°C temperature only, Subgroup A9.

Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at +25°C, Subgroup A9, and at +125°C and -55°C temperatures, Subgroups A10 and A11.

Note 4: Not tested at +25°C, +125°C and -55°C temperature (design characterization data).

Note 5: Maximum output skew for any one device.



Note 1: Shown for testing CLKIN to CLK1 in the differential mode.


Note 2: L1, L2, L3 and L4 = equal length  $50\Omega$  impedance lines.

Note 3: All unused inputs and outputs are loaded with 50 $\Omega$  in parallel with  $\leq$ 3 pF to GND.

Note 4: Scope should have  $50\Omega$  input terminator internally.

FIGURE 1. AC Test Circuit

TL/F/10960-6






FIGURE 3. Propagation Delay, CLKIN/CLKIN to Outputs




FIGURE 4. Transition Times

Note 1: The output to output skew, which is defined as the difference in the propagation delays between each of the four outputs on any one 100115 shall not exceed 75 ps.



Section 4 **Physical Dimensions** 




# **Section 4 Contents**

Ordering Codes	4-3
Physical Dimensions	4-4
Bookshelf	
Distributors	

## **Ordering Information**

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows for Bipolar, CMOS and CMOS TTL compatible CGS parts:



#### **Temperature Information**

	Tachnology	Temperature Range <sup>†</sup>						
	Technology	74-Grade	64-Grade	54-Grade				
TTL/CMOS	Bipolar	0°C to 70°C	-40°C to +85°C	-55°C to +125°C				
TTL/CWOS	CMOS	-40°C to +85°C	N/A	-55°C to +125°C				
	CMOS/TTL Compatible	-40°C to+85°C	N/A	-55°C to +125°C				
	BiCMOS	0°C to +70°C	-40°C to +85°C	-55°C to +125°C				

<sup>†</sup>Typically, 64- and 74-grade are commercial products; and 54-grade may or may not be Mil/Aero product.


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows for ECL compatible CGS parts:

Device Number ————————————————————————————————————	100115	3	Temperature Range C = Commercial (0°C to +85°C)
Package Code S = Small Outline Package (SOIC)			




All dimensions are in inches (millimeters)


# 20 Terminal Ceramic Leadless Chip Carrier (L) NS Package Number E20A




# 14 Lead Ceramic Dual-In-Line Package (D) NS Package Number J14A





# 16 Lead Ceramic Dual-In-Line Package (D) NS Package Number J16A




# 14 Lead Small Outline Integrated Circuit (S) NS Package Number M14A










# 16 Lead Small Outline Integrated Circuit (S) NS Package Number M16A









# 14 Lead Plastic Dual-In-Line Package (P) NS Package Number N14A




# 16 Lead Plastic Dual-In-Line Package (P) NS Package Number N16E




# 28 Lead Plastic Chip Carrier (Q) NS Package Number V28A



# 14 Lead Ceramic Flatpak (F) NS Package Number W14B



# 16 Lead Ceramic Flatpak (F) NS Package Number W16A





## **Bookshelf of Technical Support Information**

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16-300 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

### ALS/AS LOGIC DATABOOK—1990

Introduction to Advanced Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

### ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS—1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

### CMOS LOGIC DATABOOK—1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

## **DATA ACQUISITION LINEAR DEVICES—1989**

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital Converters • Digital-to-Analog Converters Sample and Hold • Temperature Sensors • Voltage Regulators • Surface Mount

### DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK—1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors
Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series
Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

### DRAM MANAGEMENT HANDBOOK—1991

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A Microprocessor Applications for the NS32CG821

### EMBEDDED SYSTEM PROCESSOR DATABOOK—1989

Embedded System Processor Overview • Central Processing Units • Slave Processors • Peripherals Development Systems and Software Tools

#### FDDI DATABOOK—1991

FDDI Overview • DP83200 FDDI Chip Set • Development Support • Application Notes and System Briefs

#### F100K ECL LOGIC DATABOOK & DESIGN GUIDE—1990

Family Overview • 300 Series (Low-Power) Datasheets • 100 Series Datasheets • 11C Datasheets ECL BiCMOS SRAM, ECL PAL, and ECL ASIC Datasheets • Design Guide • Circuit Basics • Logic Design Transmission Line Concepts • System Considerations • Power Distribution and Thermal Considerations Testing Techniques • Quality Assurance and Reliability • Application Notes

## FACT™ ADVANCED CMOS LOGIC DATABOOK—1990

Description and Family Characteristics • Ratings, Specifications and Waveforms
Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX • Quiet Series: 54ACQ/74ACQXXX
Quiet Series: 54ACTQ/74ACTQXXX • 54FCT/74FCTXXX • FCTA: 54FCTXXXA/74FCTXXXA

### FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK—1990

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations • 54F/74FXXX

### FAST® APPLICATIONS HANDBOOK—1990

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics

### GENERAL PURPOSE LINEAR DEVICES DATABOOK—1989

Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators Instrumentation Amplifiers • Surface Mount

#### GRAPHICS HANDBOOK—1989

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

#### IBM DATA COMMUNICATIONS HANDBOOK—1992

IBM Data Communications • Application Notes

#### INTERFACE DATABOOK—1990

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers

Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

## **LINEAR APPLICATIONS HANDBOOK—1991**

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

### LOCAL AREA NETWORK DATABOOK—1992

Integrated Ethernet Network Interface Controller Products • Ethernet Physical Layer Transceivers

Ethernet Repeater Interface Controller Products • Hardware and Software Support Products • FDDI Products • Glossary

### LS/S/TTL DATABOOK—1989

**Contains former Fairchild Products** 

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • TTL—Low Power

### MASS STORAGE HANDBOOK—1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs
Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits
Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

### **MEMORY DATABOOK—1990**

PROMs, EPROMs, EEPROMs • TTL I/O SRAMs • ECL I/O SRAMs

### MICROCONTROLLER DATABOOK—1989

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

### MICROPROCESSOR DATABOOK-1989

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals Development Systems and Software Tools • Application Notes • NSC800 Family

### PROGRAMMABLE LOGIC DATABOOK & DESIGN MANUAL—1990

Product Line Overview • Datasheets • Designing with PLDs • PLD Design Methodology • PLD Design Development Tools Fabrication of Programmable Logic • Application Examples

### REAL TIME CLOCK HANDBOOK—1991

Real Time Clocks and Timer Clock Peripherals • Application Notes

## **RELIABILITY HANDBOOK—1986**

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices
Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization
Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device
European Reliability Programs • Reliability and the Cost of Semiconductor Ownership
Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program
883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products
Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging
Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms
Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

### SPECIAL PURPOSE LINEAR DEVICES DATABOOK—1989

Audio Circuits • Radio Circuits • Video Circuits • Motion Control Circuits • Special Function Circuits Surface Mount

## **TELECOMMUNICATIONS—1992**


COMBO and SLIC Devices • ISDN • Digital Loop Devices • Analog Telephone Components • Software Application Notes


# NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS


ALABAMA	San Jose	Lake Mary	MARYLAND
Huntsville	Anthem Electronics	Arrow Electronics	Columbia
Arrow Electronics (205) 837-6955	(408) 453-1200	(407) 333-9300	Anthem Electronics
Bell Industries	Arrow Electronics (408) 441-9700	Orlando Chip Supply	(301) 995-6840 Arrow Electronics
(205) 837-1074	Pioneer Technology	(407) 298-7100	(301) 596-7800
Hamilton/Avnet	(408) 954-9100	Time Electronics	Time Electronics
(205) 837-7210	Zeus Components	(407) 841-6565	(301) 964-3090
Pioneer Technology	(408) 629-4789	St. Petersburg	Zeus Components
(205) 837-9300	Sunnyvale	Hamilton/Avnet	(301) 997-1118
Time Electronics	Bell Industries	(813) 572-4329	Gaithersburg
(205) 721-1133	(408) 734-8570	Winter Park	Pioneer Technology
ARIZONA	Hamilton/Avnet	Hamilton/Avnet	(301) 921-0660
Chandler	(408) 743-3300 Time Electronics	(407) 657-3300	MASSACHUSETTS
Hamilton/Avnet	(408) 734-9888	GEORGIA	Andover
(602) 961-1211 Phoenix	Torrance	Duluth	Bell Industries
Arrow Electronics	Time Electronics	Arrow Electronics (404) 497-1300	(508) 474-8880 Beverly
(602) 437-0750	(213) 320-0880	Hamilton/Avnet	Sertech Laboratories
Tempe	Tustin	(404) 446-0611	(508) 927-5820
Anthem Electronics	Arrow Electronics	Pioneer Technology	Lexington
(602) 966-6600	(714) 838-5422	(404) 623-1003	Pioneer Standard
Bell Industries	Time Electronics	Norcross	(617) 861-9200
(602) 966-7800	(714) 669-0100 Woodland Hills	Bell Industries	Norwood
Time Electronics	Hamilton/Avnet	(404) 662-0923	Gerber Electronics
(602) 967-2000	(818) 594-0404	Time Electronics	(617) 769-6000
CALIFORNIA	Yorba Linda	(404) 368-0969	Peabody
Agora Hills	Zeus Components	ILLINOIS	Hamilton/Avnet (508) 531-7430
Bell Industries (818) 706-2608	(714) 921-9000	Addison	Time Electronics
Time Electronics	COLORADO	Pioneer Electronics (708) 495-9680	(508) 532-9900
(818) 707-2890	Aurora	Bensenville	Tyngsboro
Zeus Components	Arrow Electronics	Hamilton/Avnet	Port Electronics
(818) 889-3838	(303) 373-5616	(708) 860-7700	(508) 649-4880
Burbank	Denver	Elk Grove Village	Wakefield
Elmo Semiconductor	Bell Industries	Bell Industries	Zeus Components
(818) 768-7400	(303) 691-9010	(708) 640-1910	(617) 246-8200
Calabasas	Englewood	Itasca	Wilmington
F/X Electronics	Anthem Electronics (303) 790-4500	Arrow Electronics	Anthem Electronics (508) 657-5170
(818) 592-0120 Chatsworth	Hamilton/Avnet	(708) 250-0500	Arrow Electronics
Anthem Electronics	(303) 799-7800	Schaumburg Anthem Electronics	(508) 658-0900
(818) 775-1333	Time Electronics	(708) 884-0200	MICHIGAN
Arrow Electronics	(303) 721-8882	Time Electronics	Grand Rapids
(818) 701-7500	CONNECTICUT	(708) 303-3000	Pioneer Standard
Time Electronics	Danbury	INDIANA	(616) 698-1800
(818) 998-7200	Hamilton/Avnet	Carmel	Grandville
Costa Mesa	(203) 743-6077	Hamilton/Avnet	Hamilton/Avnet
Hamilton Electro Sales	Shelton	(317) 844-9333	(616) 243-8805
(714) 641-4100	Pioneer Standard	Fort Wayne	Livonia
Cypress Bell Industries	(203) 929-5600	Bell Industries	Arrow Electronics
(714) 895-7801	Wallingford Arrow Electronics	(219) 423-3422	(313) 462-2290 Pioneer Standard
Gardena	(203) 265-7741	Indianapolis	(313) 525-1800
Hamilton/Avnet	Waterbury	Advent Electronics Inc.	Novi
(213) 516-8600	Anthem Electronics	(317) 872-4910	Hamilton/Avnet
Irvine	(203) 575-1575	Arrow Electronics (317) 299-2071	(313) 347-4720
Anthem Electronics	FLORIDA	Bell Industries	Wyoming
(714) 768-4444	Altamonte Springs	(317) 875-8200	R. M. Electronics, Inc.
Rocklin	Bell Industries	Pioneer Standard	(616) 531-9300
Anthem Electronics	(407) 339-0078	(317) 573-0880	MINNESOTA
(916) 624-9744	Pioneer Technology	IOWA	Eden Prairie
Bell Industries (916) 652-0414	(407) 834-9090	Cedar Rapids	Anthem Electronics
Roseville	Zeus Components	Advent Electronics	(612) 944-5454
Hamilton/Avnet	(407) 788-9100	(319) 363-0221	Arrow Electronics
(916) 925-2216	Deerfield Beach	Arrow Electronics	(612) 828-7140
San Diego	Arrow Electronics (305) 429-8200	(319) 395-7230	Pioneer Standard (612) 944-3355
Anthem Electronics	Bell Industries	Hamilton/Avnet	(612) 944-3355 Edina
(619) 453-9005	(305) 421-1997	(319) 362-4757	Arrow Electronics
Arrow Electronics	Pioneer Technology	KANSAS	(612) 830-1800
(619) 565-4800	(305) 428-8877	Lenexa	Time Electronics
Hamilton/Avnet	Fort Lauderdale	Arrow Electronics	(612) 943-2433
(619) 571-1900	Hamilton/Avnet	(913) 541-9542	Minnetonka
Time Electronics (619) 586-0129	(305) 767-6377	Hamilton/Avnet (913) 888-8900	Hamilton/Avnet
(0131300-0129	Time Electronics	(310)000-0300	(612) 932-0600
(,	(305) 484-7778		(012) 302-0000

# NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

MISSOURI	Westbury	PENNSYLVANIA	WISCONSIN
Chesterfield	Hamilton/Avnet Export Div.	Horsham	Brookfield
Hamilton/Avnet	(516) 997-6868	Anthem Electronics	Arrow Electronics
(314) 537-1600	Woodbury	(215) 443-5150	(414) 792-0150
St. Louis Arrow Electronics	Pioneer Electronics (516) 921-8700	Pioneer Technology	Pioneer Electronics (414) 784-3480
(314) 567-6888	NORTH CAROLINA	(215) 674-4000 Mars	(414) 764-3460 Meguon
Time Electronics	Charlotte	Hamilton/Avnet	Taylor Electric
(314) 391-6444	Hamilton/Avnet	(412) 281-4150	(414) 241-4321
NEW JERSEY	(704) 527-2485	Pittsburgh	Waukesha
Cherry Hill	Pioneer Technology	Pioneer	Bell Industries
Hamilton/Avnet	(704) 527-8188	(412) 782-2300	(414) 547-8879 Hamilton/Avnet
(609) 424-0100 Fairfield	Durham Pioneer Technology	TEXAS Austin	(414) 784-8205
Hamilton/Avnet	(919) 544-5400	Arrow Electronics	CANADA
(201) 575-3390	Raleigh	(512) 835-4180	WESTERN PROVINCES
Pioneer Standard	Arrow Electronics	Hamilton/Avnet	Burnaby
(201) 575-3510	(919) 876-3132	(512) 837-8911	Hamilton/Avnet
Mariton Arrow Electronics	Hamilton/Avnet (919) 878-0810	Minco Technology Labs. (512) 834-2022	(604) 420-4101 Semad Electronics
(609) 596-8000	Time Electronics	Pioneer Standard	(604) 420-9889
Time Electronics	(919) 874-9650	(512) 835-4000	Calgary
(609) 596-6700	ОНЮ	Time Electronics	Electro Sonic Inc.
Pine Brook	Centerville	(512) 346-7346	(403) 255-9550
Anthem Electronics	Arrow Electronics	Carrollton	Semad Electronics
(201) 227-7960 Arrow Electronics	(513) 435-5563	Arrow Electronics (214) 380-6464	(403) 252-5664 Zentronics
(201) 227-7880	Cleveland	Dallas	(403) 295-8838
Wayne	Pioneer (216) 587-3600	Hamilton/Avnet	Edmonton
Time Electronics	Columbus	(214) 308-8111	Zentronics
(201) 758-8250	Time Electronics	Pioneer Standard	(403) 468-9306
NEW MEXICO	(614) 794-3301	(214) 386-7300	Markham
Albuquerque	Dayton	Houston Arrow Electronics	Semad Electronics Ltd. (416) 475-3922
Alliance Electronics Inc. (505) 292-3360	Bell Industries (513) 435-8660	(713) 530-4700	Richmond
Bell Industries	Bell Industries-Military	Hamilton/Avnet	Electro Sonic Inc.
(505) 292-2700	(513) 434-8231	(713) 240-7733	(604) 273-2911
Hamilton/Avnet	Hamilton/Avnet	Pioneer Standard	Zentronics
(505) 345-0001	(513) 439-6700	(713) 495-4700 Richardson	(604) 273-5575
NEW YORK	Pioneer Standard	Anthem Electronics	Saskatoon Zentronics
Binghamton	(513) 236-9900 Zeus Components	(214) 238-7100	(306) 955-2207
Pioneer (607) 722-9300	(513) 293-6162	Time Electronics	Winnipeg
807) 722-9300 Buffalo	Solon	(214) 644-4644	Zentronics
Summit Electronics	Arrow Electronics	Zeus Components	(204) 694-1957
(716) 887-2800	(216) 248-3990	(214) 783-7010	EASTERN PROVINCES
Commack	Hamilton/Avnet (216) 349-5100	UTAH Midvale	Mississauga Hamilton/Avnet
Anthem Electronics	Westerville	Bell Industries	(416) 795-3825
(516) 864-6600 Fairport	Hamilton/Avnet	(801) 255-9611	Time Electronics
Pioneer Standard	(614) 882-7004	Salt Lake City	(416) 672-5300
(716) 381-7070	OKLAHOMA	Anthem Electronics	Zentronics
Hauppauge	Tulsa	(801) 973-8555 Arrow Electronics	(416) 564-9600 Nepean
Arrow Electronics	Arrow Electronics	(801) 973-6913	Hamilton/Avnet
(516) 231-1000 Hamilton/Avnet	(918) 252-7537 Hamilton/Avnet	Hamilton/Avnet	(613) 226-1700
(516) 231-9444	(918) 664-0444	(801) 972-2800	Zentronics
Time Electronics	Pioneer Standard	West Valley	(613) 226-8840
(516) 273-0100	(918) 665-7840	Time Electronics	Ottawa
Port Chester	Radio Inc.	(801) 973-8494	Electro Sonic Inc. (613) 728-8333
Zeus Components (914) 937-7400	(918) 587-9123	WASHINGTON Bellevue	Semad Electronics
Rochester	OREGON	Arrow Electronics	(613) 727-8325
Arrow Electronics	Beaverton Anthem Electronics	(206) 643-4800	Pointe Claire
(716) 427-0300	(503) 643-1114	Bothell	Semad Electronics
Hamilton/Avnet	Arrow Electronics	Anthem Electronics	(514) 694-0860 St. Laurent
(716) 292-0730	(503) 626-7667	(206) 483-1700	St. Laurent Hamilton/Avnet
Summit Electronics (716) 334-8110	Hamilton/Avnet	Kirkland Time Electronics	(514) 335-1000
Ronkonkoma	(503) 627-0201	(206) 820-1525	Zentronics
Zeus Components	Lake Oswego Bell Industries	Redmond	(514) 737-9700
(516) 737-4500	(503) 635-6500	Bell Industries	Willowdale
Syracuse	Portland	(206) 867-5410	ElectroSonic Inc. (416) 494-1666
Hamilton/Avnet	Time Electronics	Hamilton/Avnet	(416) 494-1666 Winnipeg
(315) 437-2641 Time Electronics	(503) 684-3780	(206) 241-8555	Electro Sonic Inc.
(315) 432-0355			(204) 783-3105
,			







## **SALES OFFICES**

ALABAMA Huntsville

(205) 721-9367

ARIZONA Tempe

(602) 966-4563

CALIFORNIA

Rocklin (916) 632-2750

San Diego

(619) 587-0666

Sunnyvale (408) 721-8400

Tustin (714) 259-8880

Woodland Hills (818) 888-2602

COLORADO Boulder

(303) 440-3400

Englewood (303) 790-8090

**FLORIDA** 

Boca Raton (407) 997-9891

Maitland

(407) 875-8800

**GEORGIA** 

Atlanta

(404) 551-1150

ILLINOIS Schaumburg

(708) 397-8777

INDIANA

Carmel

(317) 843-7160 Fort Wayne

(219) 436-6844

IOWA

Cedar Rapids

(319) 395-0090

MARYLAND

Hanover

(410) 796-8900

MASSACHUSETTS

Burlington (617) 221-4500

MICHIGAN

Livonia

(313) 464-0020 MINNESOTA

Bloomington

(612) 854-8200

MISSOURI

St. Louis

(314) 569-9830

**NEW JERSEY** 

Paramus (201) 599-0955

NEW YORK

Fairport

(716) 223-7700

Wappinger Falls (914) 298-0680

NORTH CAROLINA

Raleigh

(919) 832-0661

Dayton

(513) 435-6886 Independence

(216) 524-5577

ONTARIO

Mississauga

(416) 678-2920 Nepean

(613) 596-0411

OREGON

Portland

(503) 639-5442

PENNSYLVANIA

Horsham

(215) 672-6767

**PUERTO RICO** 

Rio Piedras

(809) 758-9211

QUEBEC

Pointe Claire (514) 426-2992

TEXAS

Austin

(512) 346-3990 Houston

(713) 894-4888

Richardson

(214) 234-3811

HATU

Murray (801) 268-1175

WASHINGTON

Kirkland

(206) 822-4004

WISCONSIN Brookfield

(414) 782-1818



#### **National Semiconductor Corporation**

2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1-800-272-9959 TWX: (910) 339-9240

## SALES OFFICES (Continued)

#### INTERNATIONAL **OFFICES**

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.F. Mexico

Tel: 52-5-524-9402 Fax: 52-5-524-9342

#### National Semicondutores Do Brasil Ltda.

Av. Brig. Faria Lima, 1409 6.0 Andar Cep. 01451 J. Paulistano Sao Paulo, SP, Brasil Tel: (55/11) 212-5066 Telex: 391 1131931 Fax: (55/11) 212-1181 NSBR BR

#### National Semiconductor GmbH

Eschborner Lanstr. 130-132 D-6000 Frankfurt 90 Germany Tel: (069) 78 91 09-0 Fax: (069) 7 89 43 83

### National Semiconductor GmbH

Industriestrasse 10 D-8080 Furstenfeldbruck Germany Tel: (0-81-41) 103-0 Telex: 527-649 Fax: (08141) 103554

#### National Semiconductor GmbH

Misburger Strasse 81D D3000 Hannover 61 Germany Tel: (0511) 560040 Fax: (0511) 561740

#### National Semiconductor GmbH Unterë Waldplatze 37

D-7000 Stuttgart 80 Germany Tel: 711 686 511 Fax: 711 686 5260

#### National Semiconductor (UK) Ltd.

The Maple, Kembrey Park Swindon, Wiltshire SN2 6UT United Kingdom Tel: (07-93) 61-41-41 Telex: 444-674 Fax: (07-93) 69-75-22

#### National Semiconductor Benelux

Vorstlaan 100 B-1170 Brussels Belgium Tel: (02) 6-61-06-80 Teley: 61007 Fax: (02) 6-60-23-95

#### National Semiconductor (UK) Ltd.

Ringager 4A, 3 DK-2605 Brandy Denmark Tel: (02) 43-32-11 Telex: 15-179 Fax: (02) 43-31-11

#### National Semiconductor S.A. Centre d'Affaires-La Boursidiere

Batiment Champagne, B.P. 90 Route Nationale 186 F-92357 Le Plessis Robinson Paris, France Tel: (1) 40-94-88-88 Telex: 631065 Fax: (1) 40-94-88-11

#### National Semiconductor (UK) Ltd.

Unit 2A Clonskeagh Square Clonskeagh Road Dublin 14 Ireland Tel: (01) 269-55-89 Telex: 91047 Fax: (01) 2830650

#### National Semiconductor S.p.A. Strada 7, Palazzo R/3

Milanofiori Tel: (02) 57 50 03 00 Twx: 352647

I-20089 Rozzano

# Fax: (02) 57 50 04 00

National Semiconductor S.p.A. Via del Cararaggio, 107 I-00147 Rome Italy Tel: (06) 5-13-48-80

#### Fax: (06) 5-13-79-47 National Semiconductor (UK) Ltd.

Isveien 45 Postboks 57 N-1393 Ostenstad Norway Tel: (2) 796500 Fax: (2) 796040

#### National Semiconductor AB

P.O. Box 1009 Grosshandlarvaegen 7 S-121 23 Johanneshov Sweden Tel: 46-8-7228050 Fax: 46-8-7229095 Telex: 10731 NSC S

E-28036 Madrid

#### National Semiconductor GmbH Calle Agustin de Foxa, 27 (9°D)

Spain Tel: (01) 733-2958 Telex: 46133 Fax: (01) 733-8018 National Semiconductor Switzerland Alte Winterthurerstrasse 53 Postfach 567 Ch-8304 Wallisellen-Zurich Switzerland Tel: (01) 830-2727

### Fax: (01) 830-1900 National Semiconductor

Telex: 828-444

Kauppakartanonkatu 7 A22 SF-00930 Helsinki Finland Tel: (90) 33-80-33 Telex: 126116 Fax: (90) 33-81-30

#### National Semiconductor

Postbus 90 NL1380 AB Weesp The Netherlands Tel: (0-29-40) 3-04-48 Telex: 10-956 Fax: (0-29-40) 3-04-30

#### National Semiconductor Japan Ltd.

Sanseido Bldg. 5F 4-15-3 Nishi Shinjuku Shinjuku-ku Tokyo 160 Japan Tel: (03) 3299-7001 Fax: (03) 3299-7000

## **National Semiconductor**

Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre 5 Canton Road, Tsimshatsui East, Kowloon, Hong Kong Tel: (852) 737-1600 Telex: 51292 NSHKL Fax: (852) 736-9960

#### National Semiconductor

(Australia) PTY, Ltd. Bldg. 16, Business Park Dr. Melbourne, 3168 Victoria, Australia Tel: (03) 558-9999 Fax: 61-3-558-9998

#### National Semiconductor (PTE), Ltd.

200 Cantonment Road 13-02 Southpoint 200 Singapore 0208 Tel: 2252229 Telex: RS 50808 Fax: (65) 225-7080

#### National Semiconductor (Far East)

Ltd. Taiwan Branch

9th Floor, No. 18 Sec. 1, Chang An East Road, Taipei, Taiwan R.O.C. Tel: (86) 521-3288 Telex: 22837 NSTW Fax: 02 561-3054

### National Semiconductor (Far East)

Ltd.

Korea Branch 13th Floor, Dai Han Life Insurance 63 Building, 60, Yoido-dong, Youngdeungpo-ku, Seoul, Korea 150-763 Tel: (02) 784-8051 Telex: 24942 NSPKLO Fax: (02) 784-8054