

Programmable
Logic Devices
Databook and
Design Guide





A Corporate Dedication to Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.

We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.

A handwritten signature in black ink, reading 'Charles E. Sporck'. The signature is fluid and cursive, with a large initial 'C' and 'S'.

Charles E. Sporck
President, Chief Executive Officer
National Semiconductor Corporation

Wir fühlen uns zu Qualität und Zuverlässigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfällen zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualität und die Zuverlässigkeit der Produkte von National Semiconductor sind unübertroffen.

Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch Ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

La Qualité et La Fiabilité: Une Vocation Commune Chez National Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionnelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.

Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisant des systèmes d'une très grande qualité standard.

Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di alta qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno.

Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.



Charles E. Sporck
President, Chief Executive Officer
National Semiconductor Corporation

Programmable Logic Devices

DATABOOK AND DESIGN GUIDE

1990 Edition

PART I — DATA BOOK	Product Line Overview	1
	Data Sheets	2
PART II — DESIGN GUIDE	Designing with PLDs	3
	PLD Design Methodology	4
	PLD Design Development Tools	5
	Fabrication of Programmable Logic	6
	Application Examples	7
	Appendices/Physical Dimensions	8

TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable™	E-Z-LINK™	MICROWIRE/PLUS™	SCX™
Anadig™	FACT™	MOLE™	SERIES/800™
ANS-R-TRAN™	FACT Quiet Series™	MPAT™	Series 900™
APPSTM	FAIRCAD™	MST™	Series 3000™
ASPECT™	Fairtech™	Naked-8™	Series 32000®
Auto-Chem Deflasher™	FAST®	National®	Shelf/Chek™
BCP™	5-Star Service™	National Semiconductor®	Simple Switcher™
BI-FET™	Flash™	National Semiconductor Corp.®	SofChek™
BI-FET IITM	GENIX™	NAX 800™	SONICTM
BI-LINETM	GNXTM	Nitride Plus™	SPIRE™
BIPLAN™	GOTM	Nitride Plus Oxide™	Staggered Refresh™
BLCTM	HAMRTM	NML™	STARTM
BLXTM	HandiScan™	NOBUSTM	Starlink™
BMACTM	HEX 3000™	NSC800™	STARPLEXTM
Brite-Lite™	HPC™	NSCISE™	Super-Block™
BSITM	I ³ L®	NSX-16™	SuperChip™
BTL™	ICM™	NS-XC-16™	SuperScript™
CDD™	INFOCHEX™	NTERCOM™	SYS32™
CheckTrack™	Integral ISE™	NURAM™	TapePak®
CIM™	Intellisplay™	OXISSTM	TDSTM
CIMBUSTM	ISE™	P ² CMOSTM	TeleGate™
CLASICTM	ISE/06™	PC Master™	The National Anthem®
Clock/Chek™	ISE/08™	Perfect Watch™	Time/Chek™
COMBO®	ISE/16™	Pharma/Chek™	TINATM
COMBO I™	ISE32™	PLANTM	TLC™
COMBO IITM	ISOPLANAR™	PLANARTM	Trapezoidal™
COPSTM microcontrollers	ISOPLANAR-Z™	PLAYERTM	TRI-CODE™
CRD™	KeyScan™	Plus-2™	TRI-POLY™
Datachecker®	LMCMOSTM	Polycraft™	TRI-SAFETM
DENSPAK™	M ² CMOSTM	POSilink™	TRI-STATE®
DIB™	Macrobus™	POSitalker™	TURBOTRANSCEIVER™
Digitaltalker®	Macrocomponent™	Power + Control™	VIPTM
DISCERN™	MAXI-ROM®	POWERplanar™	VR32™
DISTILL™	Meat/Chek™	QUAD3000™	WATCHDOG™
DNR®	MenuMaster™	QUIKLOOK™	XMOSTM
DPVMTM	Microbus™ data bus	RATTM	XPUTM
E ² CMOSTM	MICRO-DACTM	RTX16™	Z STARTM
ELSTARTM	μtalker™	SABRTM	883B/RETSTM
Embedded System Processor™	Microtalker™	Script/Chek™	883S/RETSTM
	MICROWIRE™		

ABEL™ is a trademark of Data I/O Corporation.

CUPL® is a registered trademark of Logical Devices.

GAL®, Latch-Lock™ and UltraMOS® are trademarks of Lattice Semiconductor.

IBM® is a registered trademark of International Business Machines Corporation.

IFL™ is a trademark of Signetics Semiconductor.

PAL®, PALASM™ and PALASM2™ are trademarks of and used under license from Advanced Micro Devices, Inc.

VAX™ is a trademark of Digital Equipment Corporation.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.



Introduction

HOW TO USE THIS BOOK

This Data Book and Design Guide is intended for use by system designers and manufacturers who wish to take advantage of the opportunities created with National's Programmable Logic Devices (PLDs). The book goes beyond a collection of available data sheets by adding selected application examples and background information on design techniques and benefits of programmable logic products.

The book is laid out to permit users of varying familiarity with PLDs to find the information they need. It should be used as a reference work at all levels and as an introductory tutorial for those areas which require review. While PLDs provide a level of simplicity, flexibility and compactness beyond that offered by other off-the-shelf parts, their optimal use requires the designer to be familiar with design methodologies, development tools and design testing as well as the details of the products themselves.

Experienced users will find reference information in Part I (Data Book). Part I contains two sections which will aid the designer during actual system design and development process. Section 1 provides an overview of the entire programmable logic product line available from National to aid in device selection. Section 2 presents complete data sheets for all listed devices.

For the user new to PLD design, it is recommended that the introductory Section 3 is read first, followed by careful study of Section 4 on design methodology, with reference to PLD Tools in Section 5 and PLD Fabrication (technology and quality) in Section 6 as required. Following this, a review of available products in Section 1 and examination of a few data sheets of interest in Section 2 will provide background for a study of concrete design examples enumerated in Section 7.



Product Status Definitions

Definition of Terms

Data Sheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

Table of Contents

Alphanumeric Index	x
PART I—DATA BOOK	
Section 1 Product Line Overview	
1.1 Selection Tables	1-3
1.2 Ordering Information	1-7
1.3 Block Diagrams	1-8
Section 2 Data Sheets	
20-Pin Small PAL Family	2-3
20-Pin Medium PAL Family	2-23
24-Pin Small PAL Family	2-48
24-Pin Exclusive-OR PAL Family	2-62
24-Pin Medium PAL Family	2-77
24-Pin Polarity PAL Family	2-95
PAL16RA8 20-Pin Registered Asynchronous PAL	2-108
PAL20RA10 24-Pin Registered Asynchronous PAL	2-118
GAL16V8 Generic Array Logic	2-129
GAL20V8 Generic Array Logic	2-145
GAL16V8A Generic Array Logic	2-162
GAL20V8A Generic Array Logic	2-177
GAL22V10-15, -20, -25, -30 Generic Array Logic (Preliminary)	2-193
GAL20RA10-15, -20, -25 Generic Array Logic (Preliminary)	2-206
GAL6001 Generic Array Logic (Preliminary)	2-217
ECL PAL10/10016P8 Combinatorial PAL	2-227
ECL PAL10/10016P8-3 3 ns Combinatorial PAL (Preliminary)	2-236
ECL PAL10/10016PE8-3 3 ns Combinatorial PAL (Preliminary)	2-242
ECL PAL10/10016P4A Combinatorial PAL	2-247
ECL PAL10/10016P4-2 2 ns Combinatorial PAL (Preliminary)	2-251
ECL PAL10/10016C4-2 2 ns Combinatorial PAL (Preliminary)	2-257
ECL PAL10/10016RD8 Registered PAL	2-262
ECL PAL10/10016RM4A Registered PAL	2-268
PART II—DESIGN GUIDE	
Section 3 Designing with Programmable Logic	
3.1 Background to PLDs	3-3
PROM devices	
FPLA devices	
PAL devices	
GAL devices	
3.2 Design Advantages	3-3
Simplified system design	
Increased functional density	
3.3 Manufacturing Advantages	3-5
Cost of inventory	
Cost of ownership	
Cost of upgrades and modifications	
Higher reliability	
3.4 Alternative Methodologies	3-6
Standard LSI	
Standard SSI/MSI	
Full custom	
Semi-custom ASICs	

Table of Contents (Continued)

Section 3 Designing with Programmable Logic (Continued)

3.5 PLD Architecture Overview	3-6
Logic array structure	
Registered outputs	
Exclusive-OR gates	
Programmable output polarity	
Advanced product features	
3.6 Programmable Logic from National	3-11
TTL PROMs	
Lateral fuse TTL PAL products	
Vertical fuse TTL PAL products	
ECL PAL products	
E ² CMOS GAL products	
Pre-programmed and mask-programmed products	
3.7 Design Development Tools	3-12
Programming hardware	
Development software	
NSC PLAN software	
Other assemblers/compilers	

Section 4 Programmable Logic Design Methodology

4.1 Design Development Process	4-3
4.2 Logic Design	4-3
Defining the problem	
Designing the logic	
Deriving Boolean equations	
Logic minimization	
4.3 Design Implementation	4-6
Selecting a device	
Design/equation entry	
Compilation—creating the JEDEC file	
Programming hardware preparation	
Device programming	
4.4 Logic Verification	4-9
Pattern verification	
Test vector generation	
Design simulation	
Device functional testing	

Section 5 PLD Design Development Tools

5.1 Selecting Development Tools	5-3
Programming hardware selection	
Selecting the development software	
5.2 PLD Programmers	5-3
Types of programmers	
Programmer certification	
5.3 National PLAN Software	5-5
Features of PLAN software	
5.4 Other Assemblers/Compilers	5-7
ABEL software	
CUPL software	
LOG/IC software	

Table of Contents (Continued)

Section 6 Fabrication of Programmable Logic

6.1 PLD Technologies	6-3
Standard, "Series-A" and "Series-B" TTL PAL devices	
ECL PAL devices	
"Series-D/-7" TTL PAL devices with vertical fuses	
E ² CMOS GAL devices	
6.2 Quality and Factory Testing	6-5
Product reliability	
Test circuitry	
Normal PLD factory test	
Pre-programmed PLD factory test	
NML factory test	
Customer handling and test	

Section 7 Application Examples

7.1 Basic Gates (PAL12H6)	7-3
7.2 Basic Flip-Flops (GAL16V8)	7-7
7.3 Memory-Mapped I/O Address Decoder (PAL16L2)	7-12
7.4 Quad 4-to-1 Multiplexer (GAL20V8)	7-16
7.5 Dual 8-to-1 Multiplexer (PAL20L2)	7-20
7.6 16-to-1 Multiplexer (PAL20C1)	7-25
7.7 7-Bit Counter with Parallel-Load (GAL20V8)	7-30
7.8 10-Bit Up/Down Counter (PAL20X10)	7-34
7.9 8-Bit Equality Comparator (PAL16C1)	7-39
7.10 8-Bit Barrel Shifter (GAL20V8)	7-42
7.11 Hexadecimal 7-Segment Display Encoder (PAL16L8)	7-46
7.12 Dual-Port RAM Controller (GAL16V8)	7-52
7.13 8086 CPU Board Random Control Logic (PAL12H6)	7-61
AN-667 A GAL6001-30L Zero Wait State Page Mode Memory System Interface	7-64
AN-669 A PAL Interface Between Static Random Access Memory (SRAM) and a Raster Graphics Processor	7-74
AN-618 A PAL Interface for a 25 MHz and above No-Wait State DP8422A/80286 Burst Mode DRAM Memory System	7-81
AN-535 A PAL Interface for a Dual Access DP8422A/68030/74F632 Error Detecting and Correcting Memory System	7-90

Section 8 Appendices/Physical Dimensions

Appendix A—Boolean Logic Review	8-3
A.1 Basic Operators and Theorems	8-3
A.2 Derivation of a Boolean Expression	8-4
A.3 Minimization	8-6
A.4 K-Map Method	8-7
A.5 Sequential Circuit Elements	8-11
A.6 State Machine Fundamentals	8-12
A.7 Avoiding Logic Hazards	8-14
Appendix B—Theory of PLD Testing	8-16
B.1 Testing Methods	8-16
B.2 Test Generation Techniques	8-17
B.3 Response Evaluation Techniques	8-27
Physical Dimensions	8-32
Bookshelf	
Distributors	

Alpha-Numeric Index

AN-535 A PAL Interface for a Dual Access DP8422A/68030/74F632 Error Detecting and Correcting Memory System	7-90
AN-618 A PAL Interface for a 25 MHz and above No-Wait State DP8422A/80286 Burst Mode DRAM Memory System	7-81
AN-667 A GAL6001-30L Zero Wait State Page Mode Memory System Interface	7-64
AN-669 A PAL Interface Between Static Random Access Memory (SRAM) and a Raster Graphics Processor	7-74
GAL16V8-20L 20-Pin Generic Array Logic	2-129
GAL16V8-25L 20-Pin Generic Array Logic	2-129
GAL16V8-25Q 20-Pin Generic Array Logic	2-129
GAL16V8-35Q 20-Pin Generic Array Logic	2-129
GAL16V8A-10 20-Pin Generic Array Logic	2-162
GAL16V8A-12 20-Pin Generic Array Logic	2-162
GAL16V8A-15 20-Pin Generic Array Logic	2-162
GAL16V8A-20 20-Pin Generic Array Logic	2-162
GAL20RA10-15 Generic Array Logic (Preliminary)	2-206
GAL20RA10-20 Generic Array Logic (Preliminary)	2-206
GAL20RA10-25 Generic Array Logic (Preliminary)	2-206
GAL20V8-20L 24-Pin Generic Array Logic	2-145
GAL20V8-25L 24-Pin Generic Array Logic	2-145
GAL20V8-25Q 24-Pin Generic Array Logic	2-145
GAL20V8-35Q 24-Pin Generic Array Logic	2-145
GAL20V8A-10 24-Pin Generic Array Logic	2-177
GAL20V8A-12 24-Pin Generic Array Logic	2-177
GAL20V8A-15 24-Pin Generic Array Logic	2-177
GAL20V8A-20 24-Pin Generic Array Logic	2-177
GAL22V10-15 Generic Array Logic (Preliminary)	2-193
GAL22V10-20 Generic Array Logic (Preliminary)	2-193
GAL22V10-25 Generic Array Logic (Preliminary)	2-193
GAL22V10-30 Generic Array Logic (Preliminary)	2-193
GAL6001 Generic Array Logic (Preliminary)	2-217
PAL10H8 20-Pin Small PAL	2-3
PAL10H8A 20-Pin Small PAL	2-3
PAL10H8A2 20-Pin Small PAL	2-3
PAL10L8 20-Pin Small PAL	2-3
PAL10L8A 20-Pin Small PAL	2-3
PAL10L8A2 20-Pin Small PAL	2-3
PAL10P4-2 ECL 2 ns Combinatorial PAL (Preliminary)	2-251
PAL10PE8-3 ECL 3 ns Combinatorial PAL (Preliminary)	2-242
PAL10RD8 ECL Registered PAL	2-262
PAL12H6 20-Pin Small PAL	2-3
PAL12H6A 20-Pin Small PAL	2-3
PAL12H6A2 20-Pin Small PAL	2-3
PAL12L6 20-Pin Small PAL	2-3
PAL12L6A 20-Pin Small PAL	2-3
PAL12L6A2 20-Pin Small PAL	2-3
PAL12L10 24-Pin Small PAL	2-48
PAL12L10A 24-Pin Small PAL	2-48
PAL14H4 20-Pin Small PAL	2-3
PAL14H4A 20-Pin Small PAL	2-3
PAL14H4A2 20-Pin Small PAL	2-3

Alpha-Numeric Index (Continued)

PAL14L4 20-Pin Small PAL	2-3
PAL14L4A 20-Pin Small PAL	2-3
PAL14L4A2 20-Pin Small PAL	2-3
PAL14L8 24-Pin Small PAL	2-48
PAL14L8A 24-Pin Small PAL	2-48
PAL16C1 20-Pin Small PAL	2-3
PAL16C1A 20-Pin Small PAL	2-3
PAL16C1A2 20-Pin Small PAL	2-3
PAL16H2 20-Pin Small PAL	2-3
PAL16H2A 20-Pin Small PAL	2-3
PAL16H2A2 20-Pin Small PAL	2-3
PAL16L2 20-Pin Small PAL	2-3
PAL16L2A 20-Pin Small PAL	2-3
PAL16L2A2 20-Pin Small PAL	2-3
PAL16L6 24-Pin Small PAL	2-48
PAL16L6A 24-Pin Small PAL	2-48
PAL16L8 20-Pin Medium PAL	2-23
PAL16L8-7 20-Pin Medium PAL	2-23
PAL16L8A 20-Pin Medium PAL	2-23
PAL16L8A2 20-Pin Medium PAL	2-23
PAL16L8B 20-Pin Medium PAL	2-23
PAL16L8B2 20-Pin Medium PAL	2-23
PAL16L8D 20-Pin Medium PAL	2-23
PAL16R4 20-Pin Medium PAL	2-23
PAL16R4-7 20-Pin Medium PAL	2-23
PAL16R4A 20-Pin Medium PAL	2-23
PAL16R4A2 20-Pin Medium PAL	2-23
PAL16R4B 20-Pin Medium PAL	2-23
PAL16R4B2 20-Pin Medium PAL	2-23
PAL16R4D 20-Pin Medium PAL	2-23
PAL16R6 20-Pin Medium PAL	2-23
PAL16R6-7 20-Pin Medium PAL	2-23
PAL16R6A 20-Pin Medium PAL	2-23
PAL16R6A2 20-Pin Medium PAL	2-23
PAL16R6B 20-Pin Medium PAL	2-23
PAL16R6B2 20-Pin Medium PAL	2-23
PAL16R6D 20-Pin Medium PAL	2-23
PAL16R8 20-Pin Medium PAL	2-23
PAL16R8-7 20-Pin Medium PAL	2-23
PAL16R8A 20-Pin Medium PAL	2-23
PAL16R8A2 20-Pin Medium PAL	2-23
PAL16R8B 20-Pin Medium PAL	2-23
PAL16R8B2 20-Pin Medium PAL	2-23
PAL16R8D 20-Pin Medium PAL	2-23
PAL16RA8 20-Pin Registered Asynchronous PAL	2-108
PAL18L4 24-Pin Small PAL	2-48
PAL18L4A 24-Pin Small PAL	2-48
PAL20C1 24-Pin Small PAL	2-48
PAL20C1A 24-Pin Small PAL	2-48
PAL20L2 24-Pin Small PAL	2-48
PAL20L2A 24-Pin Small PAL	2-48

Alpha-Numeric Index (Continued)

PAL20L8A 24-Pin Medium PAL	2-77
PAL20L8B 24-Pin Medium PAL	2-77
PAL20L8D 24-Pin Medium PAL (Preliminary)	2-77
PAL20L10 24-Pin XOR PAL	2-62
PAL20L10A 24-Pin XOR PAL	2-62
PAL20P8B 24-Pin Polarity PAL	2-95
PAL20R4A 24-Pin Medium PAL	2-77
PAL20R4B 24-Pin Medium PAL	2-77
PAL20R4D 24-Pin Medium PAL (Preliminary)	2-77
PAL20R6A 24-Pin Medium PAL	2-77
PAL20R6B 24-Pin Medium PAL	2-77
PAL20R6D 24-Pin Medium PAL (Preliminary)	2-77
PAL20R8A 24-Pin Medium PAL	2-77
PAL20R8B 24-Pin Medium PAL	2-77
PAL20R8D 24-Pin Medium PAL (Preliminary)	2-77
PAL20RA10 24-Pin Registered Asynchronous PAL	2-118
PAL20RP4B 24-Pin Polarity PAL	2-95
PAL20RP6B 24-Pin Polarity PAL	2-95
PAL20RP8B 24-Pin Polarity PAL	2-95
PAL20X4 24-Pin XOR PAL	2-62
PAL20X4A 24-Pin XOR PAL	2-62
PAL20X8 24-Pin XOR PAL	2-62
PAL20X8A 24-Pin XOR PAL	2-62
PAL20X10 24-Pin XOR PAL	2-62
PAL20X10A 24-Pin XOR PAL	2-62
PAL100P4-2 ECL 2 ns Combinatorial PAL (Preliminary)	2-251
PAL100PE8-3 ECL 3 ns Combinatorial PAL (Preliminary)	2-242
PAL100RD8 ECL Registered PAL	2-262
PAL1016C4-2 ECL 2 ns Combinatorial PAL (Preliminary)	2-257
PAL1016P4A ECL 4 ns Combinatorial PAL	2-247
PAL1016P8 ECL Combinatorial PAL	2-227
PAL1016P8-3 ECL 3 ns Combinatorial PAL (Preliminary)	2-236
PAL1016RM4A ECL Registered PAL	2-268
PAL10016C4-2 ECL 2 ns Combinatorial PAL (Preliminary)	2-257
PAL10016P4A ECL 4 ns Combinatorial PAL	2-247
PAL10016P8 ECL Combinatorial PAL	2-227
PAL10016P8-3 ECL 3 ns Combinatorial PAL (Preliminary)	2-236
PAL10016RM4A ECL Registered PAL	2-268



**PART I
DATA BOOK**

Product Line Overview

Data Sheets

1

2



Section 1
Product Line Overview



Section 1 Contents

1.1 Selection Tables	1-3
1.2 Ordering Information	1-7
1.3 Block Diagrams	1-8



Section 1 Product Line Overview

Section 1 is provided as a reference guide to National Semiconductor's programmable logic product line. The product selection tables in Section 1.1 and the collection of product block diagrams in Section 1.3 can be used to compare the features and architectures of the various PLD families and to aid in the selection of the appropriate devices which best suit the designer's application.

1.1 Selection Tables

The product selection tables which follow are organized by technology group (TTL, E²CMOS and ECL), then by "family", then by "series" within each family. The term "family" refers to a set of one or more "device types" which are variations on the same basic architecture. The term "device type" refers to a specific device architecture (regardless of performance characteristics). The term "series" refers to a particular speed/power version in which the devices of a PLD family are available. Thus as technology advancements provide for improved speed/power performance, a new series is added to selected product families.

TABLE 1-1. Programmable Logic Product Selection Guide

Family and Series	Part Numbers	t _{PD} (max) (Note 1)	I _{CC} (max)	Outputs		Page
				Combinatorial	Registered	
TTL						
20-Pin Small PAL® (Standard Speed)	PAL10H8	35	90	8	—	2-3
	PAL10L8	35	90	8	—	2-3
	PAL12H6	35	90	6	—	2-3
	PAL12L6	35	90	6	—	2-3
	PAL14H4	35	90	4	—	2-3
	PAL14L4	35	90	4	—	2-3
	PAL16H2	35	90	2	—	2-3
	PAL16L2	35	90	2	—	2-3
	PAL16C1	35	90	1	—	2-3
20-Pin Small PAL Series-A	PAL10H8A	25	90	8	—	2-3
	PAL10L8A	25	90	8	—	2-3
	PAL12H6A	25	90	6	—	2-3
	PAL12L6A	25	90	6	—	2-3
	PAL14H4A	25	90	4	—	2-3
	PAL14L4A	25	90	4	—	2-3
	PAL16H2A	25	90	2	—	2-3
	PAL16L2A	25	90	2	—	2-3
PAL16C1A	30	90	1	—	2-3	
20-Pin Small PAL Series-A2	PAL10H8A2	35	45	8	—	2-3
	PAL10L8A2	35	45	8	—	2-3
	PAL12H6A2	35	45	6	—	2-3
	PAL12L6A2	35	45	6	—	2-3
	PAL14H4A2	35	45	4	—	2-3
	PAL14L4A2	35	45	4	—	2-3
	PAL16H2A2	35	45	2	—	2-3
	PAL16L2A2	35	45	2	—	2-3
	PAL16C1A2	40	45	1	—	2-3
20-Pin Medium PAL (Standard)	PAL16L8	35	180	8	—	2-23
	PAL16R4	35	180	4	4	2-23
	PAL16R6	35	180	2	6	2-23
	PAL16R8	35	180	—	8	2-23

Note 1: Maximum t_{PD} for combinatorial outputs (commercial operating range). Denotes characteristic speed of family where product has all non-registered outputs.

TABLE 1-1. Programmable Logic Product Selection Guide (Continued)

Family and Series	Part Numbers	t _{PD} (max) (Note 1)	I _{CC} (max)	Outputs		Page
				Combinatorial	Registered	
TTL (Continued)						
20-Pin Medium PAL Series-A	PAL16L8A	25	180	8	—	2-23
	PAL16R4A	25	180	4	4	2-23
	PAL16R6A	25	180	2	6	2-23
	PAL16R8A	25	180	—	8	2-23
20-Pin Medium PAL Series-A2	PAL16L8A2	35	90	8	—	2-23
	PAL16R4A2	35	90	4	4	2-23
	PAL16R6A2	35	90	2	6	2-23
	PAL16R8A2	35	90	—	8	2-23
20-Pin Medium PAL Series-B	PAL16L8B	15	180	8	—	2-23
	PAL16R4B	15	180	4	4	2-23
	PAL16R6B	15	180	2	6	2-23
	PAL16R8B	15	180	—	8	2-23
20-Pin Medium PAL Series-B2	PAL16L8B2	25	90	8	—	2-23
	PAL16R4B2	25	100	4	4	2-23
	PAL16R6B2	25	100	2	6	2-23
	PAL16R8B2	25	100	—	8	2-23
20-Pin Medium PAL Series-D	PAL16L8D	10	180	8	—	2-23
	PAL16R4D	10	180	4	4	2-23
	PAL16R6D	10	180	2	6	2-23
	PAL16R8D	10	180	—	8	2-23
20-Pin Medium PAL Series-7	PAL16L8-7	7.0	180	8	—	2-23
	PAL16R4-7	7.0	180	4	4	2-23
	PAL16R6-7	7.0	180	2	6	2-23
	PAL16R8-7	7.0	180	—	8	2-23
24-Pin Small PAL (Standard Speed)	PAL12L10	40	100	10	—	2-48
	PAL14L8	40	100	8	—	2-48
	PAL16L6	40	100	6	—	2-48
	PAL18L4	40	100	4	—	2-48
	PAL20L2	40	100	2	—	2-48
	PAL20C1	40	100	1	—	2-48
24-Pin Small PAL Series-A	PAL12L10A	25	100	10	—	2-48
	PAL14L8A	25	100	8	—	2-48
	PAL16L6A	25	100	6	—	2-48
	PAL18L4A	25	100	4	—	2-48
	PAL20L2A	25	100	2	—	2-48
	PAL20C1A	30	100	1	—	2-48
24-Pin XOR PAL (Standard)	PAL20L10	50	165	10	—	2-62
	PAL20X4	50	180	6	4	2-62
	PAL20X8	50	180	2	8	2-62
	PAL20X10	50	180	—	10	2-62
24-Pin XOR PAL Series-A	PAL20L10A	30	165	10	—	2-62
	PAL20X4A	30	180	6	4	2-62
	PAL20X8A	30	180	2	8	2-62
	PAL20X10A	30	180	—	10	2-62
24-Pin Medium PAL Series-A	PAL20L8A	25	210	8	—	2-77
	PAL20R4A	25	210	4	4	2-77
	PAL20R6A	25	210	2	6	2-77
	PAL20R8A	25	210	—	8	2-77
24-Pin Medium PAL Series-B	PAL20L8B	15	210	8	—	2-77
	PAL20R4B	15	210	4	4	2-77
	PAL20R6B	15	210	2	6	2-77
	PAL20R8B	15	210	—	8	2-77

Note 1: Maximum t_{PD} for combinatorial outputs (commercial operating range). Denotes characteristic speed of family where product has all non-registered outputs.

TABLE 1-1. Programmable Logic Product Selection Guide (Continued)

Family and Series	Part Numbers	t _{PD} (max) (Note 1)	I _{CC} (max)	Outputs		Page
				Combinatorial	Registered	
TTL (Continued)						
24-Pin	PAL20L8D	10	210	8	—	2-77
Medium	PAL20R4D	10	210	4	4	2-77
PAL	PAL20R6D	10	210	2	6	2-77
Series-D	PAL20R8D	10	210	—	8	2-77
24-Pin	PAL20P8B	15	210	8	—	2-95
Polarity	PAL20RP4B	15	210	4	4	2-95
PAL	PAL20RP6B	15	210	2	6	2-95
Series-B	PAL20RP8B	15	210	—	8	2-95
Registered	PAL16RA8	30	170	—	8	2-108
Asynchronous	PAL20RA10	30	200	—	10	2-118
E²CMOS						
20-Pin	GAL16V8-20L	20	90	—	8	2-129
Generic	GAL16V8-25Q	25	45	—	8	2-129
Array	GAL16V8-25L	25	90	—	8	2-129
Logic	GAL16V8-35Q	35	45	—	8	2-129
20-Pin	GAL16V8A-10L	10	115	—	8	2-162
Generic	GAL16V8A-12L	12	115	—	8	2-162
Array	GAL16V8A-15L	15	115	—	8	2-162
Logic	GAL16V8A-20L	20	115	—	8	2-162
Series-A						
24-Pin	GAL20V8-20L	20	90	—	8	2-145
Generic	GAL20V8-25Q	25	45	—	8	2-145
Array	GAL20V8-25L	25	90	—	8	2-145
Logic	GAL20V8-35Q	35	45	—	8	2-145
24-Pin	GAL20V8A-10L	10	115	—	8	2-177
Generic	GAL20V8A-12L	12	115	—	8	2-177
Array	GAL20V8A-15L	15	115	—	8	2-177
Logic	GAL20V8A-20L	20	115	—	8	2-177
Series-A	GAL22V10-15	15	130	—	10	2-193
	GAL22V10-20	20	130	—	10	2-193
	GAL22V10-25	25	130	—	10	2-193
	GAL20RA10-15	15	150	—	10	2-206
	GAL20RA10-20	20	150	—	10	2-206
	GAL20RA10-25	25	150	—	10	2-206
	GAL6001-30L	30	150	—	10	2-217
	GAL6001-35L	35	150	—	10	2-217

Note 1: Maximum t_{PD} for combinatorial outputs (commercial operating range). Denotes characteristic speed of family where product has all non-registered outputs.

TABLE 1-1. Programmable Logic Product Selection Guide (Continued)

Family and Series	Part Numbers	t _{PD} (max) (Note 1)	I _{CC} (max)	Outputs		Page
				Combinatorial	Registered	
ECL						
Combinatorial	PAL1016P8	6	-240	8	—	2-183
	PAL10016P8	6	-240	8	—	2-183
	PAL1016P8-3	3	-220	8	—	
	PAL10016P8-3	3	-220	8	—	
	PAL1016PE8-3	3	-220	8	—	
	PAL10016PE8-3	3	-220	8	—	
	PAL1016P4A	4	-220	4	—	2-207
	PAL10016P4A	4	-220	4	—	2-207
	PAL1016P4-2	2.5	-220	4	—	
	PAL10016P4-2	2.5	-220	4	—	
	PAL1016C4-2	2	-220	4	—	
PAL10016C4-2	2	-220	4	—		
Registered	PAL1016RD8	6	-280	—	8	2-193
	PAL10016RD8	6	-280	—	8	2-193
	PAL1016RM4A	4	-220	—	4	2-217
	PAL10016RM4A	4	-220	—	4	2-217

Note 1: Maximum t_{PD} for combinatorial outputs (commercial operating range). Denotes characteristic speed of family where product has all non-registered outputs.

1.2 Ordering Information

The ordering information diagram below defines the product-number nomenclature used throughout National's programmable logic product line. This nomenclature is based on that used by the original industry-standard PAL products, and are therefore very similar to the product numbers used by other PLD manufacturers. Refer to the corresponding "Ordering Information" diagrams in the individual product datasheets to determine the valid combinations of attributes describing actual PLD products.





FIGURE 1-1. PLD Part-Number Nomenclature and Ordering Information


1.3 Block Diagrams

The following collection of block diagrams provides a graphic representation of all product architectures ("device types") in National's programmable logic product line. The block diagrams may be used in conjunction with the selection tables in Section 1.1 to identify the most appropriate PLD products to suit the system's application requirements.


20-Pin Small PAL Family




TL/L/9986-2



TL/L/9986-3




TL/L/9986-4



TL/L/9986-5


20-Pin Small PAL Family (Continued)

PAL10L8




TL/L/9986-6

PAL12L6




TL/L/9986-7

PAL14L4



TL/L/9986-8


PAL16L2



TL/L/9986-9

20-Pin Small PAL Family (Continued)


PAL16C1



TL/L/9986-10


20-Pin Medium PAL Family

PAL16L8




TL/L/9986-11

PAL16R4




TL/L/9986-12

PAL16R6



TL/L/9986-13


PAL16R8



TL/L/9986-14


24-Pin Small PAL Family

PAL12L10




TL/L/9986-15

PAL14L8




TL/L/9986-16

PAL16L6




TL/L/9986-17

PAL18L4




TL/L/9986-18

24-Pin Small PAL Family (Continued)




TL/L/9986-19



TL/L/9986-20


24-Pin Exclusive-OR PAL Family

PAL20L10




TL/L/9986-21

PAL20X4




TL/L/9986-22

PAL20X8



TL/L/9986-23


PAL20X10



TL/L/9986-24


24-Pin Medium PAL Family

PAL20L8




TL/L/9986-25

PAL20R4




TL/L/9986-26

PAL20R6



TL/L/9986-27


PAL20R8



TL/L/9986-28


24-Pin Polarity PAL Family

PAL20P8




TL/L/9986-29

PAL20RP4




TL/L/9986-30

PAL20RP6



TL/L/9986-31


PAL20RP8



TL/L/9986-32


Registered Asynchronous PAL Devices

PAL16RA8



TL/L/9986-33


PAL20RA10



TL/L/9986-34

Generic Array Logic Family


GAL16V8



TL/L/9986-35

Generic Array Logic Family (Continued)


GAL20V8



TL/L/9986-36

Generic Array Logic Family (Continued)


GAL22V10



TL/L/9986-48

Generic Array Logic Family (Continued)

GAL20RA10




1

TL/L/9986-49


Generic Array Logic Family (Continued)

GAL6001



TL/L/9986-37


GAL6001 Block Diagram—DIP Connections



TL/L/9986-50


ECL Combinatorial PAL Family

PAL 10/10016P8
PAL 10/10016P8-3




TL/L/9986-38

PAL 10/10016PE8-3




TL/L/9986-42

PAL 10/10016P4A
PAL 10/10016P4-2



TL/L/9986-39


PAL 10/10016C4-2



TL/L/9986-44


ECL Registered PAL Family

PAL10/10016RD8



TL/L/9986-41

PAL10/10016RM4A



TL/L/9986-47



Section 2
Data Sheets



Section 2 Contents

20-Pin Small PAL Family	2-3
20-Pin Medium PAL Family	2-23
24-Pin Small PAL Family	2-48
24-Pin Exclusive-OR PAL Family	2-62
24-Pin Medium PAL Family	2-77
24-Pin Polarity PAL Family	2-95
PAL16RA8 20-Pin Registered Asynchronous PAL	2-108
PAL20RA10 24-Pin Registered Asynchronous PAL	2-118
GAL16V8 Generic Array Logic	2-129
GAL20V8 Generic Array Logic	2-145
GAL16V8A Generic Array Logic	2-162
GAL20V8A Generic Array Logic	2-177
GAL22V10-15, -20, -25, -30 Generic Array Logic (Preliminary)	2-193
GAL20RA10-15, -20, -25 Generic Array Logic (Preliminary)	2-206
GAL6001 Generic Array Logic (Preliminary)	2-217
ECL PAL10/10016P8 Combinatorial PAL	2-227
ECL PAL10/10016P8-3 3 ns Combinatorial PAL (Preliminary)	2-236
ECL PAL10/10016PE8-3 3 ns Combinatorial PAL (Preliminary)	2-242
ECL PAL10/10016P4A Combinatorial PAL	2-247
ECL PAL10/10016P4-2 2 ns Combinatorial PAL (Preliminary)	2-251
ECL PAL10/10016C4-2 2 ns Combinatorial PAL (Preliminary)	2-257
ECL PAL10/10016RD8 Registered PAL	2-262
ECL PAL10/10016RM4A Registered PAL	2-268



Programmable Array Logic (PAL[®])

20-Pin Small PAL Family

General Description

The 20-pin Small PAL family contains nine popular PAL architectures. The devices in the Small PAL family draw only 90 mA maximum supply current for standard power versions, and as little as 45 mA for Series A2 as compared to 180 mA in the 20-pin Medium PAL devices. These devices offer speeds as fast as 25 ns maximum propagation delay. National Semiconductor's Schottky TTL process with titanium tungsten fusible links provides high-speed user-programmable replacements for conventional SSI/MSI logic with significant chip-count reduction.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming fusible links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy.

The Small PAL logic array has between 10 and 16 complementary input pairs and up to 8 combinatorial outputs generated by a single programmable AND-gate array with fixed OR-gate connections. The Small PAL family offers a variety of input/output combinations as shown in the Device Types table below. Security fuses can be programmed to prevent direct copying of proprietary logic patterns.

Features

- As fast as 25 ns maximum propagation delay
- User-programmable replacement for TTL logic
- Large variety of JEDEC-compatible programming equipment available
- Fully supported by National PLAN[™] development software
- Security fuse prevents direct copying of logic patterns

Device Types


Device Type	Dedicated Inputs	Combinatorial Outputs
PAL10H8/PAL10L8	10	8
PAL12H6/PAL12L6	12	6
PAL14H4/PAL14L4	14	4
PAL16H2/PAL16L2	16	2
PAL16C1	16	1 Pair

Speed/Power Versions

Series	Example	Commercial		Military	
		t _{PD}	I _{CC}	t _{PD}	I _{CC}
Standard	PAL10H8	35 ns	90 mA	45 ns	90 mA
A	PAL10H8A	25 ns*	90 mA	30 ns*	90 mA
A2	PAL10H8A2	35 ns*	45 mA	45 ns	45 mA

*Except PAL16C1A t_{PD} = 30 ns Commercial, 35 ns Military.
PAL16C1A2 t_{PD} = 40 ns Commercial.

Block Diagram—PAL10H8



TL/L/9995-1

Standard Series (PAL10H8, PAL12H6, PAL14H4, PAL16H2, PAL10L8, PAL12L6, PAL14L4, PAL16L2, PAL16C1)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5 to +7.0V
Input Voltage (Notes 2 and 3)	-1.5 to +5.5V
Off-State Output Voltage (Note 2)	-1.5 to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	+100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Core Temperature			125				°C

Electrical Characteristics Over Recommended Operating Conditions (Note 4)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 5)					0.8	V
V_{IH}	High Level Input Voltage (Note 5)			2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.02	-0.25	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4\text{V}$				25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$				1	mA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 8 \text{ mA}$		0.3	0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	2.9	V
			$I_{OH} = -3.2 \text{ mA}$	COM			
I_{OS}	Output Short-Circuit Current (Note 6)	$V_{CC} = 5\text{V}, V_O = 0\text{V}$		-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			55	90	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: All typical values are for $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.

Note 5: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 6: To avoid invalid readings in other parameter tests, it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Standard Series (PAL10H8, PAL12H6, PAL14H4, PAL16H2, PAL10L8, PAL12L6, PAL14L4, PAL16L2, PAL16C1)
 (Continued)

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input to Output	$C_L = 50$ pF		25	45		25	35	ns

Test Load




TL/L/9995-2

Test Waveform



TL/L/9995-3

Schematic of Inputs and Outputs



TL/L/9995-4

Series A (PAL10H8A, PAL12H6A, PAL14H4A, PAL16H2A, PAL10L8A, PAL12L6A, PAL14L4A, PAL16L2A, PAL16C1A)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5 to +7.0V
Input Voltage (Notes 2 and 3)	-1.5 to +5.5V
Off-State Output Voltage (Note 2)	-1.5 to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	+ 100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C

Electrical Characteristics Over Recommended Operating Conditions (Note 4)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 5)					0.8	V
V_{IH}	High Level Input Voltage (Note 5)			2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.02	-0.25	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4V$				25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$				1	mA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 8 \text{ mA}$		0.3	0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	2.9	V
			$I_{OH} = -3.2 \text{ mA}$	COM			
I_{OS}	Output Short-Circuit Current (Note 6)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			55	90	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ\text{C}$.

Note 5: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 6: To avoid invalid readings in other parameter tests, it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Series A (PAL10H8A, PAL12H6A, PAL14H4A, PAL16H2A, PAL10L8A, PAL12L6A, PAL14L4A, PAL16L2A, PAL16C1A)
 (Continued)

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units	
			Min	Typ	Max	Min	Typ	Max		
t _{pD}	Input to Output	C _L = 50 pF	Except 16C1A		15	30		15	25	ns
			16C1A			35			30	ns

Test Load



TL/L/9995-2

Test Waveform



TL/L/9995-3


Notes:

V_T = 1.5V

C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs



TL/L/9995-4

Series A2 (PAL10H8A2, PAL12H6A2, PAL14H4A2, PAL16H2A2, PAL10L8A2, PAL12L6A2, PAL14L4A2, PAL16L2A2, PAL16C1A2)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5 to +7.0V
Input Voltage (Notes 2 and 3)	-1.5 to +5.5V
Off-State Output Voltage (Note 2)	-1.5 to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	+100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C

Electrical Characteristics Over Recommended Operating Conditions (Note 4)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 5)					0.8	V
V_{IH}	High Level Input Voltage (Note 5)			2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.02	-0.25	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4V$				25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$				1	mA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 8 \text{ mA}$		0.3	0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	2.9	V
			$I_{OH} = -3.2 \text{ mA}$	COM			
I_{OS}	Output Short-Circuit Current (Note 6)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			28	45	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ\text{C}$.

Note 5: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 6: To avoid invalid readings in other parameter tests, it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Series A2 (PAL10H8A2, PAL12H6A2, PAL14H4A2, PAL16H2A2, PAL10L8A2, PAL12L6A2, PAL14L4A2, PAL16L2A2, PAL16C1A2) (Continued)

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units	
			Min	Typ	Max	Min	Typ	Max		
t_{pD}	Input to Output	$C_L = 50 \text{ pF}$	Except 16C1A2		25	45		25	35	ns
			16C1A2			45			40	ns

Test Load



TL/L/9995-2

Test Waveform



TL/L/9995-3


Notes:

$V_T = 1.5V$

C_L includes probe and jig capacitance.





In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs




TL/L/9995-4

20-Pin Small PAL Family Block Diagrams—DIP Connections




20-Pin Small PAL Family Block Diagrams—DIP Connections (Continued)

PAL10L8




TL/L/9995-9

PAL12L6




TL/L/9995-10

PAL14L4




TL/L/9995-11

PAL16L2




TL/L/9995-12

20-Pin Small PAL Family Block Diagrams—DIP Connections (Continued)



TL/L/9995-13

20-Lead PLCC Connection Conversion Diagram*



TL/L/9995-14

*Series-A parts are not available in this package.

Functional Description

The 20-pin Small PAL logic arrays consist of between 10 and 16 complementary input lines and 16 product-term lines with a programmable fuse link at each intersection (up to 512 fuses). The family consists of nine device types with different numbers of combinatorial outputs. The 20-pin Small PAL Family Block Diagrams show the number of product terms allocated to each output for each device. All product terms allocated to each output connect into an OR-gate to produce the sum-of-products output logic function.

An unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses) are in the high logic state. Therefore, if both the true and complement of at least one array input is left connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed device). Conversely, if all fuses on a product term were programmed, the product term and the resulting logic function would be held in the high state.

As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.

Security Fuse

Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming


or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be down-loaded into a variety of programming equipment. Many software packages and programming units support a wide variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

Detailed logic diagrams showing all JEDEC fuse-map addresses for the 20-pin Small PAL family are provided for direct map editing and diagnostic purposes. Contact your local National Semiconductor sales representative or distributor for a list of current software and programming support tools available for these devices. Contact the National Semiconductor Programmable Device Support Department if detailed specifications of PAL programming algorithms are needed.


Ordering Information



*Series-A is not available in the V-package.

TL/L/9995-15


Logic Diagram PAL10H8



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-16


Logic Diagram PAL12H6



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-17


Logic Diagram PAL14H4



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-18


Logic Diagram PAL16H2



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-19


Logic Diagram PAL10L8



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-20


Logic Diagram PAL12L6



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-21


Logic Diagram PAL14L4



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-22


Logic Diagram PAL16L2



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-23

Logic Diagram PAL16C1



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9995-24



Programmable Array Logic (PAL®)

20-Pin Medium PAL Family

General Description

The 20-pin Medium PAL family contains four of the most popular PAL architectures used in industry. National Semiconductor's advanced Schottky TTL process with titanium tungsten fusible links is used in manufacturing the standard, Series-A, Series-A2, Series-B and Series-B2 devices. Series-D devices are manufactured using National Semiconductor's isoplanar "FAST-Z" TTL process with highly reliable "vertical-fuse" programmable cells. Vertical fuses are implemented using avalanche-induced migration ("AIM") technology offering very high programming yields and is an extension of National's FAST logic family. The 20-pin Medium PAL Family provides high-speed user-programmable replacements for conventional SSI/MSI logic with significant chip-count reduction.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming the programmable cells to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy. The PAL logic array has a total of 16 complementary input pairs and 8 outputs generated by a single programmable AND-gate array with fixed OR-gate connections. Device outputs are either taken directly from the AND-OR functions

(combinatorial) or passed through D-type flip-flops (registered). Registers allow the PAL device to implement sequential logic circuits. TRI-STATE® outputs facilitate busing and provide bidirectional I/O capability. The medium PAL family offers a variety of combinatorial and registered output mixtures, as shown in the Device Types table below.

On power-up, Series-D devices reset all registers to simplify sequential circuit design and testing. For these devices, direct register preload is also provided to facilitate device testing. Security fuses can be programmed to prevent direct copying of proprietary logic patterns in all the family devices.

Features

- As fast as 7 ns maximum propagation delay (combinatorial)
- User-programmable replacement for TTL logic
- High programming yield and reliability of vertical-fuse technology for Series-D/-7 products. (Programming equipment with certified vertical-fuse algorithm required.)
- Extension of FAST product line
- Large variety of JEDEC-compatible programming equipment and design development software available
- Fully supported by National PLAN™ development software
- Power-up reset for registered outputs
- Register preload facilitates device testing
- Security fuse prevents direct copying of logic patterns

Device Types


Device Type	Dedicated Inputs	Registered Outputs (with Feedback)	Combinatorial	
			I/Os	Outputs
PAL16L8	10	—	6	2
PAL16R4	8	4	4	—
PAL16R6	8	6	2	—
PAL16R8	8	8	—	—

Speed/Power Versions

Series	Example	Commercial		Military	
		t _{PD}	I _{CC}	t _{PD}	I _{CC}
Standard	PAL16L8	35 ns	180 mA	45 ns	180 mA
A	PAL16L8A	25 ns	180 mA	30 ns	180 mA
A2	PAL16L8A2	35 ns	90 mA	50 ns	90 mA
B	PAL16L8B	15 ns	180 mA	20 ns	180 mA
B2	PAL16L8B2	25 ns	90 mA*	30 ns	90 mA*
D	PAL16L8D	10 ns	180 mA		
-7	PAL16L8-7	7 ns	180 mA		

*For the registered devices I_{CC} = 100 mA.

Block Diagram—PAL16R8



TL/L/9391-1

Standard Series (PAL16L8, PAL16R4, PAL16R6, PAL16R8)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Notes 2 and 3)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD	1500V

Recommended Operating Conditions

Symbol	Parameter		Military			Commercial			Units
			Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature		-55			0		75	°C
T_C	Operating Case Temperature				125				°C
t_w	Clock Pulse Width	Low	25			25			ns
		High	25			25			ns
t_{SU}	Setup Time from Input or Feedback to Clock		45			35			ns
t_H	Hold Time of Input after Clock		0	-15		0	-15		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback			12.2			16.6	MHz
		Without Feedback			20			20	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units	
V_{IL}	Low Level Input Voltage (Note 6)					0.8	V	
V_{IH}	High Level Input Voltage (Note 6)			2			V	
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V	
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4 \text{ V}$			-0.02	-0.25	mA	
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4 \text{ V}$				25	μA	
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5 \text{ V}$				100	μA	
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12 \text{ mA}$	MIL	0.3	0.5	V	
			$I_{OL} = 24 \text{ mA}$	COM				
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	2.9	V	
			$I_{OH} = -3.2 \text{ mA}$	COM				
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4 \text{ V}$			-100	μA	
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4 \text{ V}$			100	μA	
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5 \text{ V}, V_O = 0 \text{ V}$			-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$				120	180	mA

Standard Series (PAL16L8, PAL16R4, PAL16R6, PAL16R8) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and the security fuses may be damaged, preventing subsequent programming and verification operations.

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_w)^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OL} or between I_{IH} and I_{OH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a High output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		25	45		25	35	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		15	25		15	25	ns
t_{PZYG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		15	25		15	25	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		15	25		15	25	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		25	45		25	35	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		25	45		25	35	ns

Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

Schematic of Inputs and Outputs



Series-A (PAL16L8A, PAL16R4A, PAL16R6A, PAL16R8A)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Notes 2 and 3)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD	1500V

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C
t_w	Clock Pulse Width	Low	20	10	15	10		ns
		High	20	10	15	10		ns
t_{SU}	Setup Time from Input or Feedback to Clock	30	16		25	16		ns
t_H	Hold Time of Input after Clock	0	-10		0	-10		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback		20			25	MHz
		Without Feedback		25			33.3	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units	
V_{IL}	Low Level Input Voltage (Note 6)					0.8	V	
V_{IH}	High Level Input Voltage (Note 6)			2			V	
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V	
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.02	-0.25	mA	
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4V$				25	μA	
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$				100	μA	
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12 \text{ mA}$	MIL	2.4	0.3	0.5	V
			$I_{OL} = 24 \text{ mA}$	COM				
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	2.9		V
			$I_{OH} = -3.2 \text{ mA}$	COM				
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4V$				-100	μA
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4V$				100	μA
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA	
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			120	180	mA	

Series-A (PAL16L8A, PAL16R4A, PAL16R6A, PAL16R8A) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and the security fuses may be damaged, preventing subsequent programming and verification operations.

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_W)^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OZL} or between I_{IH} and I_{OZH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a High output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		15	30		15	25	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		10	20		10	15	ns
t_{PZG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	25		10	20	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		11	25		11	20	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	30		10	25	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		13	30		13	25	ns

Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

Schematic of Inputs and Outputs



Series-A2 (PAL16L8A2, PAL16R4A2, PAL16R6A2, PAL16R8A2)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Notes 2 and 3)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD	1500V

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55		125	0		75	°C
t_W	Clock Pulse Width	Low	25	10	25	10		ns
		High	25	10	25	10		ns
t_{SU}	Setup Time from Input or Feedback to Clock	50	25		35	25		ns
t_H	Hold Time of Input after Clock	0	-15		0	-15		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback					16.7	MHz
		Without Feedback			20		20	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units	
V_{IL}	Low Level Input Voltage (Note 6)					0.8	V	
V_{IH}	High Level Input Voltage (Note 6)			2			V	
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V	
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.02	-0.25	mA	
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4V$				25	μA	
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$				100	μA	
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12 \text{ mA}$	MIL	2.4	0.3	0.5	V
			$I_{OL} = 24 \text{ mA}$	COM				
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	2.9		V
			$I_{OH} = -3.2 \text{ mA}$	COM				
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4V$				-100	μA
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4V$				100	μA
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA	
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			70	90	mA	

Series-A2 (PAL16L8A2, PAL16R4A2, PAL16R6A2, PAL16R8A2) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and the security fuses may be damaged, preventing subsequent programming and verification operations.

Note 4: f_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 f_{CLK} without feedback is derived as $(2t_W)^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OL} or between I_{IH} and I_{OH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a High output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		25	50		25	35	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		15	25		15	25	ns
t_{PZG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		15	25		15	25	ns
t_{PXG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		15	25		15	25	ns
t_{PZI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		25	45		25	35	ns
t_{PXI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		25	45		25	35	ns

Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

Schematic of Inputs and Outputs



Series-B (PAL16L8B, PAL16R4B, PAL16R6B, PAL16R8B)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Notes 2 and 3)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD	1000V

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C
t_w	Clock Pulse Width	Low	12	5	10	5		ns
		High	12	5	10	5		ns
t_{SU}	Setup Time from Input or Feedback to Clock	20	10		15	10		ns
t_H	Hold Time of Input after Clock	0	-5		0	-5		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback		28.6			40	MHz
		Without Feedback		41.7			50	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units	
V_{IL}	Low Level Input Voltage (Note 6)				0.8	V	
V_{IH}	High Level Input Voltage (Note 6)		2			V	
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$		-0.8	-1.5	V	
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4V$		-0.02	-0.25	mA	
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4V$			25	μA	
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$			100	μA	
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12 \text{ mA}$	MIL	0.3	0.5	V
			$I_{OL} = 24 \text{ mA}$	COM			
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	3.4	V
			$I_{OH} = -3.2 \text{ mA}$	COM			
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4V$			-100	μA
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4V$			100	μA
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			120	180	mA

Series-B (PAL16L8B, PAL16R4B, PAL16R6B, PAL16R8B) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and the security fuses may be damaged, preventing subsequent programming and verification operations.

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(t_{WLOW} + t_{WHIGH})^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OZL} or between I_{IH} and I_{OZH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a High output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		11	20		11	15	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		8	15		8	12	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	20		10	15	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		10	20		10	15	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		11	20		11	15	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		11	20		11	15	ns

Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

Schematic of Inputs and Outputs



Series-B2 (PAL16L8B2, PAL16R4B2, PAL16R6B2, PAL16R8B2)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA
Output Current (I_{OL})	100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance (Note 3)	2000V
C_{ZAP}	100 pF
R_{ZAP}	1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55		125	0		75	°C
t_w	Clock Pulse Width	Low	15	8	10	8		ns
		High	20	10	15	10		ns
t_{SU}	Setup Time from Input or Feedback to Clock	25	11		20	11		ns
t_H	Hold Time of Input after Clock	0	-10		0	-10		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback			22.2		28.6	MHz
		Without Feedback			28.6		40	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units	
V_{IL}	Low Level Input Voltage (Note 6)				0.8	V	
V_{IH}	High Level Input Voltage (Note 6)		2			V	
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$		-0.8	-1.5	V	
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4V$		-0.02	-0.25	mA	
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4V$			25	μA	
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$			100	μA	
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12 \text{ mA}$	MIL	0.3	0.5	V
			$I_{OL} = 24 \text{ mA}$	COM			
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	3.4	V
			$I_{OH} = -3.2 \text{ mA}$	COM			
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4V$			-100	μA
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4V$			100	μA
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max},$ Outputs Open	16L8B2		60	90	mA
			16R4B2, 16R6B2, 16R8B2		70	100	

Series-B2 (PAL16L8B2, PAL16R4B2, PAL16R6B2, PAL16R8B2) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and, although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged, preventing subsequent programming and verification operations.

Note 4: f_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 f_{CLK} without feedback is derived as $(t_{WLOW} + t_{WHIGH})^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{L} and I_{OZL} or between I_{IH} and I_{OZH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{O3} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a High output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		15	30		15	25	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		10	20		10	15	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		15	25		15	20	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		11	25		11	20	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	30		10	25	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		13	30		13	25	ns

Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

Schematic of Inputs and Outputs



Series-D (PAL16L8D, PAL16R4D, PAL16R6D, PAL16R8D)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +7.0V
Off-State Output Voltage (V_O) (Notes 2 & 3)	-1.5V to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance	2000V
C_{ZAP} = 100 pF	
R_{ZAP} = 1500Ω	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions

Symbol	Parameter	Commercial			Units
		Min	Nom	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	0	25	75	°C
t_W	Clock Pulse Width	Low	7	3.5	ns
		High	7	2	ns
t_{SU}	Setup Time from Input or Feedback to Clock	10	5.5		ns
t_H	Hold Time of Input after Clock	0	-3.7		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback		55.5	MHz
		Without Feedback		71	MHz
V_Z	Register Preload Control Voltage	9.5	9.75	10.0	V

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 6)				0.8	V
V_{IH}	High Level Input Voltage (Note 6)		2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$		-0.8	-1.2	V
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4V$		-60	-250	μA
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4V$		0	25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$		20	100	μA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = 24 \text{ mA}$		0.3	0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = -3.2 \text{ mA}$	2.7	3.1		V
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}, V_O = 0.4V$		0	-50	μA
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}, V_O = 2.4V$		0	50	μA
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5V, V_O = 0V$	-50	-77	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$		125	180	mA
C_I	Input Capacitance	$V_{CC} = 5.0V, V_I = 2.0V$		8		pF
C_O	Output Capacitance	$V_{CC} = 5.0V, V_O = 2.0V$		8		pF
$C_{I/O}$	I/O Capacitance	$V_{CC} = 5.0V, V_{I/O} = 2.0V$		8		pF

Series-D (PAL16L8D, PAL16R4D, PAL16R6D, PAL16R8D) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: V_O must not exceed $V_{CC} + 1V$

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_W)^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{L} and I_{OZL} or between I_{H} and I_{OZH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a High output may raise the chip temperature above normal and permanent damage may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Commercial			Units
			Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		7.1	10	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		5.5	8	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		5.5	10	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		4.0	10	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		7.2	10	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		5.0	10	ns
t_{RESET}	Power-Up to Registered Output High				1000	ns

Test Load



Schematic of Inputs and Outputs



7 ns Series (PAL16L8-7, PAL16R4-7, PAL16R6-7, PAL16R8-7)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +7.0V
Off-State Output Voltage (V_O) (Notes 2 & 3)	-1.5V to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance	TBD
C_{ZAP}	= 100 pF
R_{ZAP}	= 1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Commercial			Units
		Min	Nom	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	0	25	75	°C
t_W	Clock Pulse Width	Low	5.0		ns
		High	5.0		ns
t_{SU}	Setup Time from Input or Feedback to Clock	6.5			ns
t_H	Hold Time of Input after Clock	0			ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback		77	MHz
		Without Feedback		100	MHz
V_Z	Register Preload Control Voltage	9.5	9.75	10.0	V

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 5)				0.8	V
V_{IH}	High Level Input Voltage (Note 5)		2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-1.2	V
I_{IL}	Low Level Input Current (Note 6)	$V_{CC} = \text{Max}, V_I = 0.4V$			-250	μA
I_{IH}	High Level Input Current (Note 6)	$V_{CC} = \text{Max}, V_I = 2.4V$			25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$			100	μA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = 24 \text{ mA}$			0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = -3.2 \text{ mA}$	2.7			V
I_{OZL}	Low Level Off-State Output Current (Note 6)	$V_{CC} = \text{Max}, V_O = 0.4V$			-50	μA
I_{OZH}	High Level Off-State Output Current (Note 6)	$V_{CC} = \text{Max}, V_O = 2.4V$			50	μA
I_{OS}	Output Short-Circuit Current (Note 7)	$V_{CC} = 5V, V_O = 0V$	-50		-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$		125	180	mA
C_I	Input Capacitance	$V_{CC} = 5.0V, V_I = 2.0V$		8		pF
C_O	Output Capacitance	$V_{CC} = 5.0V, V_O = 2.0V$		8		pF
$C_{I/O}$	I/O Capacitance	$V_{CC} = 5.0V, V_{I/O} = 2.0V$		8		pF

7 ns Series (PAL16L8-7, PAL16R4-7, PAL16R6-7, PAL16R8-7)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: V_O must not exceed $V_{CC} + 1V$

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_w)^{-1}$.

Note 5: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 6: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OL} or between I_{IH} and I_{OH} .

Note 7: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a High output may raise the chip temperature above normal and permanent damage may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Commercial			Units
			Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50 \text{ pF}$, S1 Closed			7.0	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50 \text{ pF}$, S1 Closed	3.0		6.5	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50 \text{ pF}$, Active High: S1 Open, Active Low: S1 Closed	3.0		7.0	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5 \text{ pF}$, From V_{OH} : S1 Open, From V_{OL} : S1 Closed	3.0		7.0	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50 \text{ pF}$, Active High: S1 Open, Active Low: S1 Closed	3.0		7.0	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5 \text{ pF}$, From V_{OH} : S1 Open, From V_{OL} : S1 Closed	3.0		7.0	ns
t_{SKEW}	Skew between Registered Outputs				1.0	ns
t_{RESET}	Power-Up to Registered Output High				1000	ns





Test Load



Schematic of Inputs and Outputs



Test Waveforms




Notes:

$V_T = 1.5V$


C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



Power-Up Reset Waveform



*The clock input should not be switched from low to high until after time t_{RESET} .

Functional Description

All of the 20-pin Medium PAL logic arrays consist of 16 complementary input lines and 64 product-term lines with a programmable cell at each intersection (2048 cells). The product terms are organized into eight groups of eight each. Seven or eight of the product terms in each group connect into an OR-gate to produce the sum-of-products logic function, depending on whether the output is combinatorial or registered.

For the fuse-link PAL devices (all PAL devices excluding D and -7) an unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. In the National Series-D/-7 vertical fuse PAL devices, a programmed vertical fuse cell establishes a connection between an input line and a product term. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses for the fuse-link devices, or by programming the corresponding cells for the vertical fuse devices) are in the high logic state. Therefore, if both the true and complement of at least one array input is connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed fuse-link device). Conversely, if all input lines are disconnected from a product line, the product term and the resulting logic function would be held in the high state (which is the state of all product terms in an unprogrammed National Series-D/-7 PAL device).

The medium PAL family consists of four device types with differing mixtures of combinatorial and registered outputs. The 16L8, 16R4, 16R6 and 16R8 architectures have 0, 4, 6 and 8 registered outputs, respectively, with the balance of the 8 outputs combinatorial. All outputs are active-low and have TRI-STATE capability.


Each combinatorial output has a seven product-term logic function, with the eighth product term being used for TRI-STATE control. A combinatorial output is enabled while the TRI-STATE product term is satisfied (true). Combinatorial outputs also have feedback paths from the device pins into the logic array (except for two outputs on the 16L8). This allows a pin to perform bidirectional I/O or, if the associated TRI-STATE control product term were programmed to remain unsatisfied (always false), the output driver would remain disabled and the pin could be used as an additional dedicated input.

Registered outputs each have an eight product-term logic function feeding into a D-type flip-flop. All registers are trig-

gered by the high-going edge of the clock input pin. All registered outputs are controlled by a common output enable (\bar{G}) pin (enabled while low). The output of each register is also fed back into the logic array via an internal path. This provides for sequential logic circuits (state machines, counters, etc.) which can be sequenced even while the outputs are disabled.

Series-D/-7 Medium PAL devices reset all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled). This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

For the National Series-D/-7 PAL device, during power-up, all outputs are held in the high-impedance state until DC power supply conditions are met (V_{CC} approximately 3.0V), after which they may be enabled by the TRI-STATE control product terms (combinatorial outputs) or the \bar{G} pin (registered outputs). Whenever V_{CC} goes below 3V (at 25°C), the outputs are disabled as shown in Figure 1 below.



TL/L/9391-25





Note: t_z is less than 100 ns.

FIGURE 1. Series-D Power-Up TRI-STATE Waveform


In an unprogrammed National Series-D/-7 PAL device, no array inputs are connected to any product-term lines. Therefore, all combinatorial outputs would be enabled and driving low logic levels (after power-up is completed). All registers would still initialize to the low state, but would become permanently set (low-level outputs, if enabled) following the first clock transition.

As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.

20-Pin Medium PAL Family Block Diagrams—DIP Connections




20-Lead PLCC Connection Conversion Diagram




TL/L/8391-14

Typical Registered Logic Function Without Feedback



TL/L/8391-15

Typical Registered Logic Function With Feedback



TL/L/9391-16

Functional Description (Continued)

CLOCK FREQUENCY SPECIFICATION

The clock frequency (f_{CLK}) parameter specifies the maximum speed at which a registered PAL device is guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, where the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e.—based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period ($t_{W \text{ high}} + t_{W \text{ low}}$) and the minimum "data window" period ($t_{SU} + t_{H}$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (f_{CLK}^{-1} with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set-up on the inputs to the registers before the end of each cycle.

Output Register Preload


In the 20-pin Medium PAL family, register preload is available on the Series-D/-7 PAL devices only.

The output register preload feature simplifies device testing since any state may be loaded into the registers at any time during the functional test sequence. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. Register preload is not an operational mode and is not intended for board level testing because elevated voltage levels are required. The programming system normally provides the preload capability as part of its functional test facility.


The preload function allows the register to be loaded directly and asynchronously with any desired pattern. These vertical-fuse devices provide two register preload operations:

1. All registers can be reset to the low state (high-level outputs) by applying the elevated control voltage (V_Z) to input Pin 2* for time t_D (Figure 2a).
2. Selected registers can be set to the high state (low-level outputs) as follows (Figure 2b):
 - a. All registered outputs are disabled by raising the \bar{G} input Pin 1* to V_{IH} .
 - b. After time t_D , the selected registered output pins are raised to the elevated control voltage (V_Z) for time t_D to set the corresponding registers.

*Applies to both DIP and PCC packages for 20-pin PAL devices.



TL/L/9391-26



TL/L/9391-27

Note: $V_Z = 9.5V$ to $10.0V$, $t_D \text{ min.} = 500 \text{ ns}$.

FIGURE 2. Series-D Register Preload Waveforms

Security Fuse

Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses. Register preload is not affected by the security fuses.

Design Development Support


A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a variety of programming equipment. Many software packages and programming units support a wide variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

In National Series-D/-7 PAL devices, logical and physical connections between array input lines and product-term lines are established when vertical fuse cells are programmed. This is opposite to other PAL products based on fusible links in which connections are established when


fuses are left unprogrammed (intact). This difference is compensated by the vertical-fuse PAL programming algorithm so that the *user's design development process looks the same*. (The only functional difference due to vertical-fuse technology is the behavior of "unprogrammed" devices.) The JEDEC programming maps produced by PAL development software for all Medium PAL devices denote a "connection" with a "0", and a "non-connection" with a "1". The programming algorithms for most fuse-link PLDs program fuses where ones are located in the map to remove corresponding connections, whereas the algorithm for National Series-D PAL products automatically compensates by programming vertical-fuse cells where zeroes are located in the map to establish connections. Therefore, the *same JEDEC map* representing the user's desired logic equations produces the *same functional results* when using either PAL technology. The user need only provide the appropriate device code and/or adapter for the programming equipment to invoke the proper programming algorithm. Only programmers with the certified National Series-D/-7 vertical-fuse PAL programming algorithm can be used to program these vertical-fuse devices.

Detailed logic diagrams showing all JEDEC fuse-map addresses for the 20-pin Medium PAL family are provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Ordering Information




Logic Diagram—PAL16L8



TL/L/8391-19


Logic Diagram—PAL16R4



JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9391-20


Logic Diagram—PAL 16R6



JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9391-21

Logic Diagram—PAL16R8



JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9391-22



Programmable Array Logic (PAL®) 24-Pin Small PAL Family

General Description

The 24-pin Small PAL family contains six popular PAL architectures. The devices in the Small PAL family draw only 100 mA maximum supply current as compared to 210 mA in the 24-pin Medium PAL devices. These devices offer speeds as fast as 25 ns maximum propagation delay. National Semiconductor's Schottky TTL process with titanium tungsten fusible links provides high-speed user-programmable replacements for conventional SSI/MSI logic with significant chip-count reduction.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming fusible links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy.

The Small PAL logic array has between 12 and 20 complementary inputs and up to 10 combinatorial outputs generated by a single programmable AND-gate array with fixed OR-gate connections. The Small PAL family offers a variety of input/output combinations as shown in the Device Types table below. Security fuses can be programmed to prevent direct copying of proprietary logic patterns.

Features

- As fast as 25 ns maximum propagation delay
- User-programmable replacement for TTL logic
- Large variety of JEDEC-compatible programming equipment available
- Fully supported by National PLANT™ development software
- Security fuse prevents direct copying of logic patterns

Device Types


Device Type	Dedicated Inputs	Combinatorial Outputs
PAL12L10	12	10
PAL14L8	14	8
PAL16L6	16	6
PAL18L4	18	4
PAL20L2	20	2
PAL20C1	20	1 Pair

Speed/Power Versions

Series	Example	Commercial		Military	
		t _{PD}	I _{CC}	t _{PD}	I _{CC}
Standard	PAL12L10	40 ns	100 mA	45 ns	100 mA
A	PAL12L10A	25 ns*	100 mA	30 ns*	100 mA

*Except PAL20C1A t_{PD} = 30 ns Commercial, 35 ns Military.

Block Diagram—PAL12L10



TL/L/9997-1

Standard Series (PAL12L10, PAL14L8, PAL16L6, PAL18L4, PAL20L2, PAL20C1)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5 to +7.0V
Input Voltage (Notes 2 and 3)	-1.5 to +5.5V
Off-State Output Voltage (Note 2)	-1.5 to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA

Output Current (I_{OL})	+100 mA
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C

Electrical Characteristics Over Recommended Operating Conditions (Note 4)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 5)					0.8	V
V_{IH}	High Level Input Voltage (Note 5)			2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.02	-0.25	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4V$				25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$				1	mA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 8 \text{ mA}$		0.3	0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	3.0	V
			$I_{OH} = -3.2 \text{ mA}$	COM			
I_{OS}	Output Short-Circuit Current (Note 6)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			60	100	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 (DIP) are connected directly to the security fuses, and the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ\text{C}$.

Note 5: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 6: To avoid invalid readings in other parameter tests, it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Standard Series (PAL12L10, PAL14L8, PAL16L6, PAL18L4, PAL20L2, PAL20C1) (Continued)

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input to Output	$C_L = 50$ pF		25	45		25	40	ns

Test Load



TL/L/9997-2

Test Waveform



TL/L/9997-3


Notes:

$V_T = 1.5V$

C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs



TL/L/9997-4

Series A (PAL12L10A, PAL14L8A, PAL16L6A, PAL18L4A, PAL20L2A, PAL20C1A)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5 to +7.0V
Input Voltage (Note 2)	-1.5 to +5.5V
Off-State Output Voltage (Note 2)	-1.5 to +5.5V
Input Current (Note 2)	-30.0 mA to +5.0 mA
Output Current (I_{OL})	+100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance (Note 3)	1500V
C_{ZAP}	100 pF
R_{ZAP}	1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C

Electrical Characteristics Over Recommended Operating Conditions (Note 4)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 5)					0.8	V
V_{IH}	High Level Input Voltage (Note 5)			2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.02	-0.25	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4V$				25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$				100	μA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 8 \text{ mA}$		0.3	0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	3.0	V
			$I_{OH} = -3.2 \text{ mA}$	COM			
I_{OS}	Output Short-Circuit Current (Note 6)	$V_{CC} = 5V, V_O = 0V$		-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$			60	100	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 (DIP) are connected directly to the security fuses, and although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ\text{C}$.

Note 5: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 6: To avoid invalid readings in other parameter tests, it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 second each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Series A (PAL12L10A, PAL14L8A, PAL16L6A, PAL18L4A, PAL20L2A, PAL20C1A) (Continued)

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units			
			Min	Typ	Max	Min	Typ	Max				
t _{PD}	Input to Output	C _L = 50 pF	12L10A, 14L8A, 16L6A, 18L4A, 20L2A				15	30		15	25	ns
			20C1A					35			30	ns

Test Load



TL/L/9997-5

Test Waveform



TL/L/9997-6


Notes:

V_T = 1.5V

C_L includes probe and jig capacitance.


In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Schematic of Inputs and Outputs




TL/L/9997-7


24-Pin Small PAL Family Block Diagrams—DIP Connections




TL/L/9997-8



TL/L/9997-9




TL/L/9997-10




TL/L/9997-11

24-Pin Small PAL Family Block Diagrams—DIP Connections (Continued)




TL/L/9997-12



TL/L/9997-13

28-Lead PLCC Connection Conversion Diagram



TL/L/9997-14

Note: For availability of old (NON-JEDEC) pinout, please contact your local National Semiconductor sales representative or distributor.

Functional Description

The 24-pin Small PAL logic arrays consist of between 12 and 20 complementary input lines and either 16 or 20 product-term lines with a programmable fuse link at each intersection (up to 720 fuses). The family consists of six device types with different numbers of combinatorial outputs. The 24-pin Small PAL Family Block Diagrams show the number of product terms allocated to each output for each device. All product terms allocated to each output connect into an OR-gate to produce the sum-of-products output logic function.

An unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses) are in the high logic state. Therefore, if both the true and complement of at least one array input is left connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed device). Conversely, if all fuses on a product term were programmed, the product term and the resulting logic function would be held in the high state.

As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.

Security Fuse

Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming


or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be down-loaded into a variety of programming equipment. Many software packages and programming units support a wide variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.


Detailed logic diagrams showing all JEDEC fuse-map addresses for the 24-pin Small PAL family are provided for direct map editing and diagnostic purposes. Contact your local National Semiconductor sales representative or distributor for a list of current software and programming support tools available for these devices. Contact the National Semiconductor Programmable Device Support Department if detailed specifications of PAL programming algorithms are needed.

Ordering Information



TL/L/9997-15


Logic Diagram PAL12L10



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9997-16


Logic Diagram PAL14L8



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9997-17


Logic Diagram PAL16L6



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9997-18


Logic Diagram PAL18L4



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9997-19


Logic Diagram PAL20L2



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9997-20

Logic Diagram PAL20C1



Note: JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9997-21



Programmable Array Logic (PAL®) 24-Pin Exclusive-OR PAL Family

General Description

The 24-pin Exclusive-OR PAL family contains four industry-standard PAL architectures optimized for a specific class of applications. National Semiconductor's advanced Schottky TTL process with titanium tungsten fusible links provides high-speed user-programmable replacements for conventional SSI/MSI logic with significant chip-count reduction.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming fusible links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy.

The PAL logic array has a total of 20 complementary inputs and 10 outputs generated by a single programmable AND-gate array with fixed OR-gate connections. Device outputs are either taken directly from the AND-OR functions (combinatorial) or passed through exclusive-OR gates and D-type flip-flops (registered). Registers allow the PAL device to implement sequential logic circuits. The exclusive-OR functions provide easy implementation of the "hold" operation used in counters and other state sequences. TRI-STATE®

outputs facilitate busing and provide bidirectional I/O capability. The exclusive-OR PAL family offers a variety of combinatorial and registered output mixtures, as shown in the Device Types table below.

Series-A devices have power-up reset and register preload features available. On power-up, all registers are reset to simplify sequential circuit design and testing. Direct register preload is also provided to facilitate device testing. Security fuses can be programmed to prevent direct copying of proprietary logic patterns.

Features

- As fast as 30 ns maximum propagation delay (combinatorial)
- Exclusive-OR function facilitates design of counters and state sequences
- User-programmable replacement for TTL logic
- Large variety of JEDEC-compatible programming equipment and design development software available
- Fully supported by National PLAN™ development software
- Power-up reset for registered outputs (Series-A)
- Register preload facilitates device testing (Series-A)
- Security fuse prevents direct copying of logic patterns


Device Types

Device Type	Dedicated Inputs	Registered Outputs (With Feedback)	Combinatorial	
			I/Os	Outputs
PAL20L10	14	—	6	2
PAL20X4	12	4	4	—
PAL20X8	12	6	2	—
PAL20X10	12	8	—	—

Speed/Power Versions

Series	Example	Commercial		Military	
		t _{PD}	I _{CC}	t _{PD}	I _{CC}
Standard	PAL20L10	50 ns	165 mA	60 ns	165 mA
A	PAL20L10A	30 ns	165 mA	35 ns	165 mA

Block Diagram—PAL20X10



TL/L/9998-1

Standard Series (PAL20L10, PAL20X4, PAL20X8, PAL20X10)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Notes 2 and 3)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter		Military			Commercial			Units
			Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature		-55			0		75	°C
T_C	Operating Case Temperature				125				°C
t_w	Clock Pulse Width	Low	40	20		35	20		ns
		High	30	10		25	10		ns
t_{SU}	Setup Time from Input or Feedback to Clock		60	38		50	38		ns
t_H	Hold Time of Input after Clock		0	-15		0	-15		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback		17.2	10.0		17.2	12.5	MHz
		Without Feedback		33.3	14.3		33.3	16.7	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units	
V_{IL}	Low Level Input Voltage (Note 6)					0.8	V	
V_{IH}	High Level Input Voltage (Note 6)			2			V	
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-0.8	-1.5	V	
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4 \text{ V}$			-0.02	-0.25	mA	
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4 \text{ V}$				25	μA	
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5 \text{ V}$				1.0	mA	
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12 \text{ mA}$	MIL		0.3	0.5	V
			$I_{OL} = 24 \text{ mA}$	COM				
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2 \text{ mA}$	MIL	2.4	2.9		V
			$I_{OH} = -3.2 \text{ mA}$	COM				
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4 \text{ V}$				-100	μA
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4 \text{ V}$				100	μA
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5 \text{ V}, V_O = 0 \text{ V}$		-30	-70	-130	mA	
I_{CC}	Supply Current	$V_{CC} = \text{Max}$, Outputs Open	20L10			90	165	mA
			20X4, 20X8, 20X10			120	180	

Standard Series (PAL20L10, PAL20X4, PAL20X8, PAL20X10) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 (DIP) are connected directly to the security fuses, and the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(t_{WLOW} + t_{WHIGH})^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OL2} or between I_{IH} and I_{OZ2} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Military			Commerical			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		35	60		35	50	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		20	40		20	30	ns
t_{PZG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		20	45		20	35	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, from V_{OH} : S1 Open, from V_{OL} : S1 Closed		20	45		20	35	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		35	55		35	45	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, from V_{OH} : S1 Open, from V_{OL} : S1 Closed		35	55		35	45	ns


Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

TL/L/9998-2

Schematic of Inputs and Outputs



TL/L/9998-3

Series—A (PAL20L10A, PAL20X4A, PAL20X8A, PAL20X10A)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance (Note 3)	2000V
$C_{ZAP} = 100$ pF	
$R_{ZAP} = 1500\Omega$	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions

Symbol	Parameter		Military			Commercial			Units
			Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature		-55			0		75	°C
T_C	Operating Case Temperature				125				°C
t_W	Clock Pulse Width	Low	35	15		25	15		ns
		High	20	7		15	7		ns
t_{SU}	Setup Time from Input or Feedback to Clock		40	20		30	20		ns
t_H	Hold Time of Input after Clock		0	-15		0	-15		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback			15.4			22.2	MHz
		Without Feedback			18.2			25.0	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions			Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 6)						0.8	V
V_{IH}	High Level Input Voltage (Note 6)				2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18$ mA				-0.8	-1.5	V
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4$ V				-0.04	-0.25	mA
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4$ V					25	μ A
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5$ V					100	μ A
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12$ mA	MIL		0.3	0.5	V
			$I_{OL} = 24$ mA	COM				
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2$ mA	MIL	2.4	2.9		V
			$I_{OH} = -3.2$ mA	COM				
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4$ V				-100	μ A
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4$ V				100	μ A
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5$ V, $V_O = 0$ V			-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$, Outputs Open	20L10A			115	165	mA
			20X4A, 20X8A, 20X10A			135	180	

Series—A (PAL20L10A, PAL20X4A, PAL20X8A, PAL20X10A) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 (DIP) are connected directly to the security fuses, and although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(t_{WLOW} + t_{WHIGH})^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IH} and I_{OZL} or between I_{IH} and I_{OZH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		23	35		23	30	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		10	25		10	15	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		11	25		11	20	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, from V_{OH} : S1 Open, from V_{OL} : S1 Closed		10	25		10	20	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		19	35		19	30	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, from V_{OH} : S1 Open, from V_{OL} : S1 Closed		15	35		15	30	ns
t_{RESET}	Power-Up to Registered Output High			600	1000		600	1000	ns

Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390


Schematic of Inputs and Outputs




TL/L/9998-3

Test Waveforms


Set-Up and Hold




Pulse Width



Propagation Delay



Enable and Disable




Notes:

$V_T = 1.5V$


C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



Power-Up Reset Waveform (Series-A only)



*The clock input should not be switched from low to high until after time t_{RESET} .

Functional Description

All of the 24-pin Exclusive-OR PAL logic arrays consist of 20 complementary input lines and 40 product-term lines with a programmable fuse link at each intersection (1600 fuses). The product terms are organized into ten groups of four each. Three or four of the product terms in each group connect into OR-gates to produce the output logic function, depending on whether the output is combinatorial or registered.

An unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses) are in the high logic state. Therefore, if both the true and complement of at least one array input is left connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed device). Conversely, if all fuses on a product term were programmed, the product term would be held in the high state.

The exclusive-OR PAL family consists of four device types with differing mixtures of combinatorial and registered outputs. The 20L10, 20X4, 20X8 and 20X10 architectures have 0, 4, 8 and 10 registered outputs, respectively, with the balance of the 10 outputs combinatorial. All outputs are active-low and have TRI-STATE capability.

Each combinatorial output has a three product-term logic function, with the fourth product term being used for TRI-STATE control. A combinatorial output is enabled while the TRI-STATE product term is satisfied (true). Combinatorial outputs also have feedback paths from the device pins


into the logic array (except for two outputs on the 20L10). This allows a pin to perform bidirectional I/O or, if the associated logic function were left unprogrammed, the output driver would remain disabled and the pin could be used as an additional dedicated input.

For the registered outputs, the groups of the four product terms are segmented into two OR-sums of two product terms each; which are then combined by an exclusive-OR gate at the input of the D-type flip-flop. All registers are triggered by the high-going edge of the clock input pin. All registered outputs are controlled by a common output enable (\bar{G}) pin (enabled while low). The output of each register is also fed back into the logic array via an internal path. This provides for sequential logic circuits (state machines, counters, etc.) which can be sequenced even while the outputs are disabled.


The 24-pin Exclusive-OR PAL Series-A devices reset all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled). This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.


24-Pin Exclusive-OR PAL Family Block Diagrams—DIP Connections




TL/L/9998-10



TL/L/9998-11




TL/L/9998-12




TL/L/9998-13

28-Lead PLCC Connection Conversion Diagram*

JEDEC PLCC Diagram




Non-JEDEC PLCC Diagram




*For availability of old (Non-JEDEC) pinout, please contact your local National Semiconductor sales representative or distributor. PAL20L10 (Standard Series) is not available in the JEDEC pinout shown above.

Typical Registered Logic Function Without Feedback



TL/L/9998-15

Typical Registered Logic Function With Feedback



TL/L/9998-16

Functional Description (Continued)

CLOCK FREQUENCY SPECIFICATION

The clock frequency (f_{CLK}) parameter specifies the maximum speed at which a registered PAL device is guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, where the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e., based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period ($t_W \text{ high} + t_W \text{ low}$) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (f_{CLK}^{-1} with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set-up on the inputs to the registers before the end of each cycle.

Output Register Preload (Series-A)

The preload function allows the registers to be loaded asynchronously from data placed on the output pins. This feature simplifies device testing since any state may be loaded into the registers at any time during the functional test sequence. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. Register preload is not an operational mode and is not intended for board level testing because elevated voltage levels are required. The programming system normally provides the preload capability as part of its functional test facility.

The register preload procedure is as follows:

1. V_{CC} is raised to 4.5V.
2. Registered outputs are disabled by raising output enable (\bar{G}) to V_{IH} .
3. The desired data values are applied to all registered output pins ($V_{IL} = \text{set}, V_{IH} = \text{reset}$).
4. DIP pin 10 (PCC pin 12) is pulsed to V_P , then back to V_{IL} . ($V_P = 18.0V \pm 0.5V$).

5. Data inputs are removed from registered output pins.
6. \bar{G} is lowered to V_{IL} to enable registered outputs.
7. The desired data values are verified at all registered outputs ($V_{OL} = \text{Set}, V_{OH} = \text{Reset}$).

Note: The minimum recommended time delay (t_D) between successive input transitions (including the V_P pulse width on DIP pin 8) is 100 ns.


Security Fuse

Security fuses are provided on all 24-pin Exclusive-OR PAL devices which, when programmed, inhibit any further programming or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses. Register preload is not affected by the security fuses.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be down-loaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLANTM software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

Detailed logic diagrams showing all JEDEC fuse-map addresses for the 24-pin Exclusive-OR PAL family are provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.




Note: $V_P = 18.0V \pm 0.5V$, $t_D \text{ min.} = 100 \text{ ns}$

TL/L/9998-17


Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



*For availability of PAL20L10 in PLCC package, please contact your sales office.


Logic Diagram PAL20L10



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9998-19


Logic Diagram PAL20X4



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/8998-20


Logic Diagram PAL20X8



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9998-21

Logic Diagram PAL20X10



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9988-22

Programmable Array Logic (PAL[®]) 24-Pin Medium PAL Family

General Description

The 24-pin Medium PAL family contains four of the most popular PAL architectures with speeds as fast as 10 ns maximum propagation delay. National Semiconductor's advanced Schottky TTL process with titanium tungsten fusible links is used in manufacturing the Series A and Series B devices. Series D devices are manufactured using National Semiconductor's isoplanar "FAST-Z" TTL process with highly reliable "vertical-fuse" programmable cells. Vertical fuses are implemented using avalanche-induced migration ("AIM") technology offering very high programming yields and is an extension of National's FAST[®] logic family. The 24-pin Medium PAL family provides high-speed user-programmable replacements for conventional SSI/MSI logic with significant chip-count reduction.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming the programmable cells to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy. The PAL logic array has a total of 20 complementary input pairs and 8 outputs generated by a single programmable AND-gate array with fixed OR-gate connections. Device outputs are either taken directly from the AND-OR functions

(combinatorial) or passed through D-type flip-flops (registered). Registers allow the PAL device to implement sequential logic circuits. TRI-STATE[®] outputs facilitate busing and provide bidirectional I/O capability. The medium PAL family offers a variety of combinatorial and registered output mixtures, as shown in the Device Types table below.

On power-up, Series-D devices reset all registers to simplify sequential circuit design and testing and for Series B devices, the registers are set on power-up. For Series D and Series B devices, direct register preload is also provided to facilitate device testing. Security fuses can be programmed to prevent direct copying of proprietary logic patterns.

Features

- As fast as 10 ns maximum propagation delay (combinatorial)
- User-programmable replacement for TTL logic
- High programming yield and reliability of vertical-fuse technology for Series D products. (Programming equipment with certified vertical-fuse algorithm required)
- Extension of FAST product line (Series-D).
- Large variety of JEDEC-compatible programming equipment and design development software available
- Fully supported by National PLANT[™] software
- Power-up set/reset for registered outputs (Series-B, D)
- Register preload facilitates device testing (Series-B, D)
- Security fuse prevents direct copying of logic patterns


Device Types

Device Type	Dedicated Inputs	Registered Outputs (With Feedback)	Combinatorial	
			I/Os	Outputs
PAL20L8	14	—	6	2
PAL20R4	12	4	4	—
PAL20R6	12	6	2	—
PAL20R8	12	8	—	—

Speed/Power Versions

Series	Example	Commercial		Military	
		t _{PD}	I _{CC}	t _{PD}	I _{CC}
A	PAL 20L8A	25 ns	210 mA	30 ns	210 mA
B	PAL 20L8B	15 ns	210 mA	20 ns	210 mA
D	PAL20L8D	10 ns	210 mA		

Block Diagram—PAL20R8



TL/L/9394-1

Series A (PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance (Note 3)	400V
$CZAP = 100$ pF	
$RZAP = 1500\Omega$	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C
t_W	Clock Pulse Width	Low	20	7	15	7		ns
		High	20	7	15	7		ns
t_{SU}	Setup Time from Input or Feedback to Clock	30	18		25	18		ns
t_H	Hold Time of Input after Clock	0	-10		0	-10		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback		20			28.5	MHz
		Without Feedback		25			33.3	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units		
V_{IL}	Low Level Input Voltage (Note 6)					0.8	V		
V_{IH}	High Level Input Voltage (Note 6)			2			V		
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18$ mA			-0.8	-1.5	V		
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4$ V			-0.02	-0.25	mA		
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4$ V				25	μ A		
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5$ V				100	μ A		
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12$ mA	MIL	2.4	3.4	0.3	0.5	V
			$I_{OL} = 24$ mA	COM					
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2$ mA	MIL	2.4	3.4			V
			$I_{OH} = -3.2$ mA	COM					
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4$ V				-100	μ A	
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4$ V				100	μ A	
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5$ V, $V_O = 0$ V			-30	-70	-130	mA	
I_{CC}	Supply Current	$V_{CC} = \text{Max}$, Outputs Open				160	210	mA	

Series A (PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 (DIP) are connected directly to the security fuses, and although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_w)^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OL} or between I_{IH} and I_{OH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{CC} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Military			Commerical			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		18	30		18	25	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		12	20		12	15	ns
t_{PZxG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	25		10	20	ns
t_{PxZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		11	25		11	20	ns
t_{PZxI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	30		10	25	ns
t_{PxZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		13	30		13	25	ns


Test Load



TL/L/9394-2

MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

Schematic of Inputs and Outputs



TL/L/9394-28

Series B (PAL20L8B, PAL20R4B, PAL20R6B, PAL20R8B)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance (Note 3)	1500V
$C_{ZAP} = 100$ pF	
$R_{ZAP} = 1500\Omega$	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C
t_W	Clock Pulse Width	Low	12	8	10	5		ns
		High	12	8	10	5		ns
t_{SU}	Setup Time from Input or Feedback to Clock	20	10		15	10		ns
t_H	Hold Time of Input after Clock	0	-5		0	-5		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback			28.5		37	MHz
		Without Feedback			41.7		50	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units		
V_{IL}	Low Level Input Voltage (Note 6)				0.8	V		
V_{IH}	High Level Input Voltage (Note 6)		2			V		
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18$ mA		-0.8	-1.5	V		
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4$ V		-0.02	-0.25	mA		
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4$ V			25	μ A		
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5$ V			100	μ A		
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12$ mA	MIL	0.3	0.5	V	
			$I_{OL} = 24$ mA	COM				
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2$ mA	MIL	2.4	3.4	V	
			$I_{OH} = -3.2$ mA	COM				
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 0.4$ V			-100	μ A	
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}$	$V_O = 2.4$ V			100	μ A	
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5$ V, $V_O = 0$ V			-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$, Outputs Open			160	210	mA	

Series B (PAL20L8B, PAL20R4B, PAL20R6B, PAL20R8B) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 (DIP) are connected directly to the security fuses, and although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged preventing subsequent programming and verification operations.

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_w)^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{IH} and I_{OZL} or between I_{IH} and I_{OZH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Military			Commerical			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		11	20		11	15	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		8	15		8	12	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	20		10	15	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		8	20		8	12	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		11	20		11	15	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, From V_{OH} : S1 Open, From V_{OL} : S1 Closed		11	20		11	15	ns
t_{SET}	Power-Up to Registered Output Low			600	1000		600	1000	ns

Test Load



Schematic of Inputs and Outputs



Series D (PAL20L8D, PAL20R4D, PAL20R6D, PAL20R8D)**PRELIMINARY****Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +7.0V
Off-State Output Voltage (V_O) (Notes 2 & 3)	-1.5V to +5.5V
Input Current (Note 2)	-30 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance	2000V
C_{ZAP}	100 pF
R_{ZAP}	1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Commercial			Units
		Min	Nom	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	0	25	75	°C
t_W	Clock Pulse Width	Low	7		ns
		High	7		ns
t_{SU}	Setup Time from Input or Feedback to Clock	10			ns
t_H	Hold Time of Input after Clock	0			ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback		55.5	MHz
		Without Feedback		71.4	MHz
V_Z	Register Preload Control Voltage	9.5	9.75	10.0	V

Electrical Characteristics Over Recommended Operating Conditions (Note 5)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 6)				0.8	V
V_{IH}	High Level Input Voltage (Note 6)		2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18 \text{ mA}$			-1.2	V
I_{IL}	Low Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 0.4V$			-250	μA
I_{IH}	High Level Input Current (Note 7)	$V_{CC} = \text{Max}, V_I = 2.4V$			25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5V$			100	μA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$ $I_{OL} = 24 \text{ mA}$			0.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$ $I_{OH} = -3.2 \text{ mA}$	2.7			V
I_{OZL}	Low Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}, V_O = 0.4V$			-50	μA
I_{OZH}	High Level Off-State Output Current (Note 7)	$V_{CC} = \text{Max}, V_O = 2.4V$			50	μA
I_{OS}	Output Short-Circuit Current (Note 8)	$V_{CC} = 5V, V_O = 0V$	-50		-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}, \text{Outputs Open}$		125	210	mA
C_1	Input Capacitance	$V_{CC} = 5.0V, V_I = 2.0V$		8		pF
C_O	Output Capacitance	$V_{CC} = 5.0V, V_O = 2.0V$		8		pF
$C_{I/O}$	I/O Capacitance	$V_{CC} = 5.0V, V_{I/O} = 2.0V$		8		pF

Series D (PAL20L8D, PAL20R4D, PAL20R6D, PAL20R8D) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: V_O must not exceed $V_{CC} + 1V$

Note 4: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_w)^{-1}$.

Note 5: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.

Note 6: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 7: Leakage current for bidirectional I/O pins is the worst case between I_{L} and I_{OZL} or between I_{IH} and I_{OZH} .

Note 8: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Commercial			Units
			Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50 \text{ pF}$, S1 Closed			10	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50 \text{ pF}$, S1 Closed			8	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50 \text{ pF}$, Active High: S1 Open, Active Low: S1 Closed			10	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5 \text{ pF}$, From V_{OH} : S1 Open, From V_{OL} : S1 Closed			10	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50 \text{ pF}$, Active High: S1 Open, Active Low: S1 Closed			10	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5 \text{ pF}$, From V_{OH} : S1 Open, From V_{OL} : S1 Closed			10	ns
t_{RESET}	Power-Up to Registered Output High				1000	ns

Test Load




Schematic of Inputs and Outputs




Test Waveforms


Set-Up and Hold




Pulse Width



Propagation Delay



Enable and Disable




Notes:

$V_T = 1.5V$


C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



Power-Up Set/Reset Waveform



*The clock input should not be switched from low to high until after time t_{RESET} or t_{SET} .

Functional Description

All of the 24-pin Medium PAL logic arrays consist of 20 complementary input lines and 64 product-term lines with a programmable cell at each intersection (2560 cells). The product terms are organized into eight groups of eight each. Seven or eight of the product terms in each group connect into an OR-gate to produce the sum-of-products logic function, depending on whether the output is combinatorial or registered.

For the fuse-link PAL devices (all PAL devices prior to National Series D), an unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. In the National Series D vertical fuse PAL devices, a programmed vertical fuse cell establishes a connection between an input line and a product term. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses for the fuse-link devices, or by programming the corresponding cells for the vertical fuse devices) are in the high logic state. Therefore, if both the true and complement of at least one array input is connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed fuse-link device). Conversely, if all input lines are disconnected from a product line, the product term and the resulting logic function would be held in the high state (which is the state of all product terms in an unprogrammed National Series-D PAL device).

The medium PAL family consists of four device types with differing mixtures of combinatorial and registered outputs. The 20L8, 20R4, 20R6 and 20R8 architectures have 0, 4, 6 and 8 registered outputs, respectively, with the balance of the 8 outputs combinatorial. All outputs are active-low and have TRI-STATE capability.


Each combinatorial output has a seven product-term logic function, with the eighth product term being used for TRI-STATE control. A combinatorial output is enabled while the TRI-STATE control product term is satisfied (true). Combinatorial outputs also have feedback paths from the device pins into the logic array (except for two outputs on the 20L8). This allows a pin to perform bidirectional I/O or, if the associated TRI-STATE control product term were programmed to remain unsatisfied (always false), the output driver would remain disabled and the pin could be used as an additional dedicated input.

Registered outputs each have an eight product-term logic function feeding into a D-type flip-flop. All registers are triggered by the high-going edge of the clock input pin. All registered outputs are controlled by a common output enable

(\bar{G}) pin (enabled while low). The output of each register is also fed back into the logic array via an internal path. This provides for sequential logic circuits (state machines, counters, etc.) which can be sequenced even while the outputs are disabled.

Series-B Medium PAL devices set all the registers high on power-up (active low outputs assume low logic levels if enabled). Series-D Medium PAL devices reset all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled). This may simplify sequential circuit design and test. To ensure successful power-up set or reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the set or reset operation. The clock input should also remain stable until after the power-up set or reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

For the National Series D PAL device, during power-up, all outputs are held in the high-impedance state until DC power supply conditions are met (V_{CC} approximately 3.0V), after which they may be enabled by the TRI-STATE control product terms (combinatorial outputs) or the \bar{G} pin (registered outputs). Whenever V_{CC} goes below 3V (at 25°C), the outputs are disabled as shown in Figure 1 below.



TL/L/9394-25





Note: t_z is less than 100 ns.

FIGURE 1. Series-D Power-Up TRI-STATE Waveform


In an unprogrammed National Series D PAL device, no array inputs are connected to any product-term lines. Therefore, all combinatorial outputs would be enabled and driving low logic levels (after power-up is completed). All registers would still initialize to the low state, but would become permanently set (low-level outputs, if enabled) following the first clock transition.

As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.

24-Pin Medium PAL Family Block Diagrams—DIP Connections




28-Lead PLCC Connection Conversion Diagram*



TL/L/9394-14


Non-JEDEC PLCC Diagram



TL/L/9394-18


*For availability of old (non-JEDEC) pinout, please contact your local National Semiconductor sales representative or distributor.

Typical Registered Logic Function Without Feedback



TL/L/9394-15

Typical Registered Logic Function With Feedback



TL/L/9394-16

Functional Description (Continued)

CLOCK FREQUENCY SPECIFICATION

The clock frequency (f_{CLK}) parameter specifies the maximum speed at which a registered PAL device is guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, where the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e., based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period ($t_{W\ high} + t_{W\ low}$) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (f_{CLK}^{-1} with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set-up on the inputs to the registers before the end of each cycle.

Output Register Preload

This feature simplifies device testing since any state may be loaded into the registers at any time during the functional test sequence. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. Register preload is not an operational mode and is not intended for board level testing because elevated voltage levels are required. The programming system normally provides the preload capability as part of its functional test facility. This feature is available on the Series-B and Series-D devices only.

SERIES-D

For the National Series D PAL devices, the preload function allows the registers to be loaded directly and asynchronously with any desired pattern. These vertical-fuse devices provide two register preload operations:

1. All registers can be reset to the low state (high-level outputs) by applying the elevated control voltage (V_Z) to input pin 2* for time t_D (Figure 2a).
2. Selected registers can be set to the high state (low-level outputs) as follows (Figure 2b):
 - a. All registered outputs are disabled by raising the \bar{G} input pin 1* to V_{IH}
 - b. After time t_D , the selected registered output pins are raised to the elevated control voltage (V_Z) for time t_D to set the corresponding registers.

*Refers to DIP packages only. For equivalent PCC package refer to the 28-pin PCC connection conversion diagram.

SERIES-B

For Series-B devices in the 24-pin Medium PAL family, the preload function allows the registers to be loaded asynchronously from data placed on the output pins. The register preload procedure is as follows and the waveform is shown in Figure 3:

1. Apply V_{CC}
2. Disable the registered outputs by raising pin 13 to V_{IH} .
3. Apply V_{IL} to inputs corresponding to all non-registered outputs.
4. Apply the desired V_{IL}/V_{IH} to the inputs corresponding to registered outputs. (A high input will force the register high and the output low.)
5. Raise the Preload pins (pin 18 and pin 14) to V_{IH} . ($V_{IH} = 11.75V \pm 0.25V$)

6. Apply a clock pulse.

7. Remove V_{IH} from the Preload pins. (The data inputs will return to normal inputs.)

8. Lower pin 13 to V_{IL} to enable the outputs.

Security Fuse

Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses. Register preload is not affected by the security fuses.



Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be down-loaded into a variety of programming equipment. Many software packages and programming units support a wide variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

In National Series D PAL devices, logical and physical connections between array input lines and product-term lines are established when vertical fuse cells are programmed. This is opposite to other PAL products based on fusible links in which connections are established when fuses are left unprogrammed (intact). This difference is compensated by the vertical-fuse PAL programming algorithm so that the *user's design development process looks the same*. (The only functional difference due to vertical-fuse technology is the behavior of "unprogrammed" devices). The JEDEC programming maps produced by PAL development software for all Medium PAL devices denote a "connection" with a "0", a "non-connection" with a "1". The programming algorithms for most fuse-link PLDs program fuses where ones are located in the map to remove corresponding connections, whereas the algorithm for National Series D PAL products automatically compensates by programming vertical-fuse cells where zeroes are located in the map to establish connections. Therefore, the *same JEDEC map* representing the user's desired logic equations produces the *same functional results* when using either PAL technology. The user need only provide the appropriate device code and/or adapter for the programming equipment to invoke the proper programming algorithm. Only programmers with the certified National Series D vertical-fuse PAL programming algorithm can be used to program these vertical-fuse devices.

Detailed logic diagrams showing all JEDEC fuse-map addresses for the 24-pin Medium PAL family are provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Functional Description (Continued)



Note: $V_Z = 9.5V$ to $10.0V$, $t_D \text{ min.} = 500 \text{ ns}$

FIGURE 2. Series-D Register Preload Waveforms (Vertical-Fuse Devices)






FIGURE 3. Series-B Register Preload Waveform (Fuse-Link Devices)

TL/L/9394-29

Ordering Information




Logic Diagram—PAL20L8



JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9394-19


Logic Diagram—PAL20R4



JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9394-20


Logic Diagram—PAL20R6



JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9394-21

Logic Diagram—PAL20R8



TL/L/9394-22



Programmable Array Logic (PAL®) 24-Pin Polarity PAL Family—Series B

General Description

The PAL family utilizes National Semiconductor's advanced oxide isolated Schottky TTL process and bipolar PROM fusible-link technology to provide user-programmable logic to replace conventional SSI/MSI gates and flip-flops. Typical chip count reduction gained by using PAL devices is greater than 4:1.

The family lets the systems engineer customize his chip by opening fusible links to configure AND and OR gates to perform his desired logic functions. Complex interconnections that previously required time-consuming layout are thus transferred from PC board to silicon where they can be easily modified during prototype checkout or production.

The PAL transfer function is the familiar sum of products with a single array of fusible links. Unlike the PROM, the PAL is a programmable AND array driving a fixed OR array. (The PROM is a fixed AND array driving a programmable OR array). In addition, the PAL family offers the options of having variable input/output ratios, programmable TRI-STATE® outputs and having registers with feedback.

The programmable output polarity feature allows the user to program individual outputs either active high or active low. This feature eliminates any possible need for inversion of signals outside the device.

Registers consist of D-type flip-flops that are loaded on the low-to-high transition of the clock. The registers power up with a high (V_{OH}) at the output pin, regardless of the polarity fuse.

The entire PAL family is programmed on inexpensive conventional programmers with appropriate personality and socket adapter cards. Once the PAL is programmed and verified, two additional fuses may be blown to defeat verification. This feature gives the user a proprietary circuit which is very difficult to copy.

Features

- 15 ns maximum propagation delay (combinatorial)
- User-programmable replacement for TTL logic
- Large variety of JEDEC-compatible programming equipment and design development software available
- Fully supported by National PLAN™ development software
- Power-up reset for registered outputs
- Register preload facilitates device testing
- Security fuse prevents direct copying of logic patterns
- Skinny DIP packages


Device Types

Part Number	Dedicated Inputs	Registered Outputs (With Feedback)	Combinatorial	
			I/Os	Outputs
PAL20P8B	14	—	6	2
PAL20RP4B	12	4	4	—
PAL20RP6B	12	6	2	—
PAL20RP8B	12	8	—	—

Speed/Power Versions

Series	Example	Commercial		Military	
		t_{PD}	I_{CC}	t_{PD}	I_{CC}
B	PAL 20P8B	15 ns	210 mA	20 ns	210 mA

Block Diagram—PAL20RP8B



TL/L/9046-95

Series-B (PAL20P8B, PAL20RP4B, PAL20RP6B, PAL20RP8B)**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-1.5V to +5.5V
Off-State Output Voltage (Note 2)	-1.5V to +5.5V
Input Current (Note 2)	-30 mA to +5.0 mA
Output Current (I_{OL})	+100 mA

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
ESD Tolerance	2000V
$C_{ZAP} = 100$ pF	
$R_{ZAP} = 15000\Omega$	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C
t_w	Clock Pulse Width	Low	12	5	10	5		ns
		High	12	5	10	5		ns
t_{SU}	Setup Time from Input or Feedback to Clock	20	10		15	10		ns
t_H	Hold Time of Input after Clock	0	-8		0	-8		ns
f_{CLK}	Clock Frequency (Note 3)	With Feedback			28.6		37	MHz
		Without Feedback			41.7		50	MHz

Electrical Characteristics Over Recommended Operating Conditions (Note 4)

Symbol	Parameter	Test Conditions			Min	Typ	Max	Units
V_{IL}	Low Level Input Voltage (Note 5)						0.8	V
V_{IH}	High Level Input Voltage (Note 5)				2			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I = -18$ mA				-0.8	-1.5	V
I_{IL}	Low Level Input Current (Note 6)	$V_{CC} = \text{Max}, V_I = 0.4$ V				-0.04	-0.25	mA
I_{IH}	High Level Input Current (Note 6)	$V_{CC} = \text{Max}, V_I = 2.4$ V					25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5$ V					100	μA
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12$ mA	MIL		0.3	0.5	V
			$I_{OL} = 24$ mA	COM				
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -2$ mA	MIL	2.4	3.4		V
			$I_{OH} = -3.2$ mA	COM				
I_{OZL}	Low Level Off-State Output Current (Note 6)	$V_{CC} = \text{Max}$	$V_O = 0.4$ V				-100	μA
I_{OZH}	High Level Off-State Output Current (Note 6)	$V_{CC} = \text{Max}$	$V_O = 2.4$ V				100	μA
I_{OS}	Output Short-Circuit Current (Note 7)	$V_{CC} = 5$ V, $V_O = 0$ V			-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$, Outputs Open				140	210	mA

Series-B (PAL20P8B, PAL20RP4B, PAL20RP6B, PAL20RP8B) (Continued)

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: t_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 t_{CLK} without feedback is derived as $(2t_{W})^{-1}$.

Note 4: All typical values are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

Note 5: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 6: Leakage current for bidirectional I/O pins is the worst case between I_{IL} and I_{OZL} or between I_{IH} and I_{OZH} .

Note 7: To avoid invalid readings in other parameter tests it is preferable to conduct the I_{OS} test last. To minimize internal heating, only one output should be shorted at a time with a maximum duration of 1.0 sec. each. Prolonged shorting of a high output may raise the chip temperature above normal and permanent damage may result.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Military			Commercial			Units
			Min	Typ	Max	Min	Typ	Max	
t_{PD}	Input or Feedback to Combinatorial Output	$C_L = 50$ pF, S1 Closed		11	20		11	15	ns
t_{CLK}	Clock to Registered Output or Feedback	$C_L = 50$ pF, S1 Closed		8	15		8	12	ns
t_{PZXG}	\bar{G} Pin to Registered Output Enabled	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	20		10	15	ns
t_{PXZG}	\bar{G} Pin to Registered Output Disabled	$C_L = 5$ pF, from V_{OH} : S1 Open, from V_{OL} : S1 Closed		11	20		11	15	ns
t_{PXZI}	Input to Combinatorial Output Enabled via Product Term	$C_L = 50$ pF, Active High: S1 Open, Active Low: S1 Closed		10	20		10	15	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	$C_L = 5$ pF, from V_{OH} : S1 Open, from V_{OL} : S1 Closed		11	20		11	15	ns
t_{RESET}	Power-Up to Registered Output High			600	1000		600	1000	ns


Test Load



MIL	COM'L
R1 = 390	R1 = 200
R2 = 750	R2 = 390

TL/L/9046-36


Schematic of Inputs and Outputs




TL/L/9046-37

Test Waveforms


Set-Up and Hold




Pulse Width



Propagation Delay



Enable and Disable




Notes:

$V_T = 1.5V$


C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



Power-Up Reset Waveform



*The clock input should not be switched from low to high until after time t_{RESET} .

Functional Description

All of the 24-pin Polarity PAL logic arrays consist of 20 complementary input lines and 64 product-term lines with a programmable fuse link at each intersection (2560 fuses). The product terms are organized into eight groups of eight each. Seven or eight of the product terms in each group connect into an OR-gate to produce the sum-of-products logic function, depending on whether the output is combinatorial or registered.

An unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses) are in the high logic state. Therefore, if both the true and complement of at least one array input is left connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed device). Conversely, if all fuses on a product term were programmed, the product term and the resulting logic function would be held in the high state.

The Polarity PAL family consists of four device types with differing mixtures of combinatorial and registered outputs. The 20P8, 20RP4, 20RP6 and 20RP8 architectures have 0, 4, 6 and 8 registered outputs, respectively, with the balance of the 8 outputs combinatorial. All outputs have TRI-STATE capability.

Each combinatorial output has a seven product-term logic function, with the eighth product term being used for TRI-STATE control. A combinatorial output is enabled while the TRI-STATE product term is satisfied (true). Combinatorial outputs also have feedback paths from the device pins into the logic array (except for two outputs on the 20P8). This allows a pin to perform bidirectional I/O or, if the associated logic function were left unprogrammed, the output driver would remain disabled and the pin could be used as an additional dedicated input.


Registered outputs each have an eight product-term logic function feeding into a D-type flip-flop. All registers are triggered by the high-going edge of the clock input pin. All registered outputs are controlled by a common output enable (\bar{Q}) pin (enabled while low). The output of each register is also fed back into the logic array via an internal path. This provides for sequential logic circuits (state machines, counters, etc.) which can be sequenced even while the outputs are disabled.

The programmable polarity feature controls active-high and active-low polarity on individual output pins, eliminating the need for external inverters. When the programmable polarity selection fuse is left unprogrammed, the output pin is active-low. When the fuse is programmed, the output pin is active-high. Polarity inversions occur before any output registers.


Series-B Polarity PAL devices reset all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled regardless of the state of the polarity fuses). This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.


24-Pin Polarity PAL Family Block Diagrams—DIP Connections




TL/L/9046-44



TL/L/9046-45




TL/L/9046-46




TL/L/9046-47


28-Lead PLCC Connection Conversion Diagram




Non-JEDEC PLCC Diagram



Typical Registered Logic Function Without Feedback



Typical Registered Logic Function With Feedback



Functional Description (Continued)

CLOCK FREQUENCY SPECIFICATION

The clock frequency (f_{CLK}) parameter specifies the maximum speed at which a registered PAL device is guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, where the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e., based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period ($t_{W\ high} + t_{W\ low}$) and the minimum "data window" period ($t_{SU} + t_{H}$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (f_{CLK}^{-1} with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set-up on the inputs to the registers before the end of each cycle.

Output Register Preload

The preload function allows the registers to be loaded asynchronously from data placed on the output pins. This feature simplifies device testing since any state may be loaded into the registers at any time during the functional test sequence. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. Register preload is not an operational mode and is not intended for board level testing because elevated voltage levels are required. The programming system normally provides the preload capability as part of its functional test facility.

The register preload procedure is as follows:

1. V_{CC} is raised to 4.5V.
2. Registered outputs are disabled by raising output enable (\bar{G}) to V_{IH} .
3. The desired data values are applied to all registered output pins ($V_{IL} = \text{set}, V_{IH} = \text{reset}$).
4. DIP pin 23 (PCC pin 27) is pulsed to V_P , then back to V_{IL} . ($V_P = 18.0V \pm 0.5V$).

5. Data inputs are removed from registered output pins.
6. \bar{G} is lowered to V_{IL} to enable registered outputs.
7. The desired data values are verified at all registered outputs ($V_{OL} = \text{set}, V_{OH} = \text{reset}$).

Note: The minimum recommended time delay (t_D) between successive input transitions (including the V_P pulse width on DIP pin 8) is 100 ns.


Security Fuse

Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses. Register preload is not affected by the security fuses.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be down-loaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLANTM software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.


Detailed logic diagrams showing all JEDEC fuse-map addresses for the 24-pin Polarity PAL family are provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.




Note: $V_P = 18.0V \pm 0.5V$, $t_D \text{ min.} = 100 \text{ ns}$

TL/L/9046-51

Ordering Information




Logic Diagram—PAL20P8B



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9046-7


Logic Diagram—PAL20RP4B



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9046-B


Logic Diagram—PAL20RP6B



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/8046-9

Logic Diagram—PAL20RP8B



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/9046-10



PAL16RA8 Programmable Array Logic (PAL[®])

General Description

The PAL16RA8 is a new member of National's broad PAL[®] family. It provides several new features which will dramatically benefit PAL users. National Semiconductor's advanced Schottky TTL process with titanium tungsten fusible links is used in manufacturing the RA (Registered Asynchronous) devices.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming the programmable cells to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy. The PAL16RA8 is made up of eight Output Logic Macro Cells (OLMC). Four AND array outputs feed into the fixed OR-gate for each OLMC to generate the device's output functions. Four other AND array outputs are used for control functions in the OLMC. With a robust mixture of logic derived controlled functions and selectable output data paths,


the PAL16RA8 provides an ideal solution for registered random logic applications.

This device is housed in a 20-pin 300 mil DIP. A 20-pin PCC package is also available. It can be programmed by most PAL programmers.

Features

- Programmable asynchronous set and reset
- Individually programmable clocks
- Programmable and hard-wired TRI-STATE[®] outputs
- Programmable output polarity
- Registers can be bypassed individually
- Register preload guarantees testability
- Outputs can be reconfigured as inputs
- Power-up reset for registered outputs
- Fully supported by National PLAN[™] development software
- A variety of JEDEC-compatible programming equipment and design development software available
- Security fuse prevents direct copying of logic patterns

Block Diagram—PAL16RA8



TL/L/9253-18

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	Operating	Programming
Supply Voltage V_{CC}	7.0V	12.0V
Input Voltage	5.5V	22.0V

	Operating	Programming
Off-State Output Voltage	5.5V	12.0V
Storage Temperature	-65°C to +150°C	
ESD Tolerance (Note 2)	1000V	
$C_{ZAP} = 100$ pF		
$R_{ZAP} = 1500$ Ω		
Test Method: Human Body Model		
Test Specification: NSC SOP-5-028		

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C
t_W	Pulse Width of Clocking Input (High/Low)	25	13		20	13		ns
t_{WP}	Pulse Width of Preload (\overline{PL}) Input (Low)	45	15		35	15		ns
t_{SU}	Setup Time from Input or Feedback to Clocking Input	25	10		20	10		ns
t_{SUP}	Setup Time from Input to \overline{PL} High	30	5		25	5		ns
t_H	Hold Time of Input after Clocking Input	Polarity Fuse Intact	10	-2	10	-2		ns
		Polarity Fuse Blown	0	-6	0	-6		
t_{HP}	Hold Time of Input after \overline{PL} High	30	5		25	5		ns
f_{CLK}	Clock Frequency (Note 3)	With Feedback			16.6		20	MHz
		Without Feedback			20		25	

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Condition		Min	Typ	Max	Units
V_{IL}	Low-Level Input Voltage	(Note 4)				0.8	V
V_{IH}	High-Level Input Voltage	(Note 4)		2.0			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}$	$I_I = -18$ mA		-0.8	-1.5	V
I_{IL}	Low-Level Input Current	$V_{CC} = \text{Max}$	$V_I = 0.4$ V		-0.02	-0.25	mA
I_{IH}	High-Level Input Current	$V_{CC} = \text{Max}$	$V_I = 2.4$ V			25	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}$	$V_I = 5.5$ V			100	μA
V_{OL}	Low-Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 8$ mA		0.3	0.5	V
V_{OH}	High-Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH}: \text{Mil-2 mA Com-3.2 mA}$	2.4	2.8		V
I_{OZ}	Off-State Output Current	$V_{CC} = \text{Max}$	(Note 5) $V_O = 0.4$ or 2.4 V	-100		100	μA
I_{OS}	Output Short-Circuit Current	$V_{CC} = 5$ V	(Note 6) $V_O = 0$ V	-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$			135	170	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 11 are connected directly to the security fuses, and, although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged preventing subsequent programming and verification operations.

Note 3: f_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.

f_{CLK} without feedback is derived as $(2 t_W)^{-1}$.

Note 4: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 5: I/O leakage as the worst case of I_{OZ} or I_{IX} , e.g. I_{IL} and I_{OZL} .

Note 6: During I_{OS} measurement, only one output at a time should be grounded. Permanent damage otherwise may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter		Test Conditions	Military			Commercial			Units
				Min	Typ	Max	Min	Typ	Max	
t _{PD}	Input or Feedback to Combinatorial Output	Polarity Fuse Intact	C _L = 50 pF, S1 Closed		20	35		20	30	ns
		Polarity Fuse Blown			25	40		25	35	
t _{CLK}	Clocking Input to Registered Output or Feedback		C _L = 50 pF, S1 Closed	10	17	35	10	17	30	ns
t _{PZYG}	\bar{G} Pin to Output Enabled		C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		10	25		10	20	ns
t _{PZYG}	\bar{G} Pin to Output Disabled		C _L = 5 pF, From V _{OH} : S1 Open, From V _{OL} : S1 Closed		10	25		10	20	ns
t _{PZXI}	Input to Output Enabled via Product Term		C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		18	35		18	30	ns
t _{PXZI}	Input to Output Disabled via Product Term		C _L = 5 pF, From V _{OH} : S1 Open, From V _{OL} : S1 Closed		15	35		15	30	ns
t _{RESET}	Power-Up to Registered Output-High				600	1000		600	1000	ns
t _S	Asynchronous Set Input to Registered Output Low				22	40		22	35	ns
t _R	Asynchronous Reset Input to Registered Output High				27	45		27	40	ns

Schematic of Inputs and Outputs



TL/L/9253-3


Test Load




TL/L/9253-4

Test Waveforms


Set-Up and Hold




Pulse Width



Propagation Delay



Enable and Disable




Notes:

$V_T = 1.5V$


C_L includes probe and jig capacitance.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



Power-Up Reset Waveform



*The clock input should not be switched from low to high until after time t_{RESET} .

Functional Description

The PAL16RA8 logic array consists of 16 complementary input lines and 64 product-term lines with a programmable fuse link at each intersection (2048 fuses). The product terms are organized into eight groups of eight each. Four of the eight product terms in each group connect into an OR-gate to produce the sum-of-products logic function. The remaining four product terms in each group are used for control functions in the Output Logic Macro Cell (OLMC) as shown in *Figure 1*.

An unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses) are in the high logic state. Therefore, if both the true and complement of at least one array input is left connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed device). Conversely, if all fuses on a product term were programmed, the product term and the resulting logic function would be held in the high state.

PROGRAMMABLE SET AND RESET

In each cell, two product lines are dedicated to asynchronous set and reset. If the set product line is high, the register output becomes a logic 1, the output pin becomes a 0. If the reset product line is high, the register output becomes a logic 0, the output pin becomes a 1. The operation of the programmable set and reset overrides the clock.

INDIVIDUALLY PROGRAMMABLE REGISTER BYPASS

If both the set and reset product lines are high, the sum-of-products bypasses the register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode.

PROGRAMMABLE CLOCK


One of the product lines in each group is connected to the clock. This provides the user with the additional flexibility of a programmable clock, so each output can be clocked independently of all the others.

PROGRAMMABLE AND HARD-WIRED TRI-STATE OUTPUTS

The PAL16RA8 provides a product term dedicated to output control. There is also an output control pin (Pin 11). The output is enabled if both the output control pin is low and the output control product term is HIGH. If the output control pin is high all outputs will be disabled or if an output control product term is low, then that output will be disabled.


OUTPUT CONTROL ALTERNATIVES

Output Always Enabled




TL/L/9253-6

Programmable




TL/L/9253-7

Hard-Wired



TL/L/9253-8

Combination of Programmable and Hard-Wired




TL/L/9253-9

PROGRAMMABLE OUTPUT POLARITY


The outputs can be programmed either active-low or active-high. This is represented by the exclusive-or gates shown in the PAL16RA8 Logic Diagram. When the output polarity fuse is blown, the lower input to the exclusive-or gate is high, so the output is active-high. Similarly, when the output polarity fuse is intact, the output is active-low. The programmable output polarity features allows the user a higher degree of flexibility when writing equations.

Registered/Active Low




TL/L/9253-10

Combinatorial/Active Low




TL/L/9253-11

Registered/Active High



TL/L/9253-12

Combinatorial/Active High



TL/L/9253-13

Functional Description (Continued)


The PAL16RA8 devices reset all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled). This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.

CLOCK FREQUENCY SPECIFICATION


The clock frequency (f_{CLK}) parameter specifies the maximum speed at which a registered PAL device is guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, where the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e.—based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period ($t_{W\ high} + t_{W\ low}$) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (f_{CLK}^{-1} with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set-up on the registers to feed back through the logic array and set-up on the registers before the end of each cycle.

Typical Registered Logic Function Without Feedback



TL/L/9253-27

Typical Registered Logic Function With Feedback



TL/L/9253-28

Functional Description (Continued)





FIGURE 1. "RA" Output Logic Macrocell Logic Diagram


TL/L/9253-25

20-Pin PAL16RA8 Block Diagram—DIP Connections




TL/L/9253-30

20-Lead PLCC Connection Diagram



Output Register Preload

Register preload allows any arbitrary state to be loaded into the PAL output registers. This allows complete logic verification, including states that are impossible or impractical to reach. To use the preload feature, first disable the outputs by bringing \overline{OE} high, and present the data at the output pins. A low-level on the preload pin (\overline{PL}) will then load the data into the registers.



Security Fuse


Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses. Register preload is not affected by the security fuses.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a variety of programming equipment. Many software packages and programming units support a wide variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.


A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL16RA8 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Ordering Information



TL/L/9253-2

Logic Diagram—PAL16RA8



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number

TL/L/9253-17



PAL20RA10 Programmable Array Logic (PAL[®])

General Description

The PAL20RA10 is a new member of National's broad PAL family. It provides several new features which will dramatically benefit PAL users. National Semiconductor's advanced Schottky TTL process with titanium tungsten fusible links is used in manufacturing the RA (Registered Asynchronous) devices.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming the programmable cells to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products. A large variety of programming units and software makes design development and functional testing of PAL devices quick and easy.

The PAL20RA10 is made up of ten Output Logic Macro Cells (OLMC). Four AND array outputs feed into the fixed OR-gate for each OLMC to generate the device's output functions. Four other AND array outputs are used for control functions in the OLMC. With a robust mixture of logic de-


rived controlled functions and selectable output data paths, the PAL20RA10 provides an ideal solution for registered random logic applications.

This device is housed in a 24-pin 300 mil DIP. A 28-pin PCC package is also available. It can be programmed by most PAL programmers.

Features

- Programmable asynchronous set and reset
- Individually programmable clocks
- Programmable and hard-wired TRI-STATE[®] outputs
- Programmable output polarity
- Registers can be bypassed individually
- Register preload guarantees testability
- Outputs can be reconfigured as inputs
- Power-up reset for registered outputs
- Fully supported by National PLAN[™] development software
- A variety of JEDEC-compatible programming equipment and design development software available
- Security fuse prevents direct copying of logic patterns

Block Diagram—PAL20RA10



TL/L/8702-24

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	Operating	Programming
Supply Voltage V_{CC}	7.0V	12.0V
Input Voltage	5.5V	22.0V

	Operating	Programming
Off-State Output Voltage	5.5V	12.0V
Storage Temperature	-65°C to +150°C	
ESD Tolerance (Note 2)	1000V	
$C_{ZAP} = 100$ pF		
$R_{ZAP} = 1500\Omega$		
Test Method: Human Body Model		
Test Specification: NSC SOP-5-028		

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
T_A	Operating Free-Air Temperature	-55			0		75	°C
T_C	Operating Case Temperature			125				°C
t_W	Pulse Width of Clocking Input (High/Low)	25	13		20	13		ns
t_{WP}	Pulse Width of Preload (\overline{PL}) Input (Low)	45	15		35	15		ns
t_{SU}	Setup Time from Input or Feedback to Clocking Input	25	10		20	10		ns
t_{SUP}	Setup Time from Input to \overline{PL} High	30	5		25	5		ns
t_H	Hold Time of Input after Clocking Input	Polarity Fuse Intact	10	-2	10	-2		ns
		Polarity Fuse Blown	0	-6	0	-6		
t_{HP}	Hold Time of Input after \overline{PL} High	30	5		25	5		ns
f_{CLK}	Clock Frequency (Note 3)	With Feedback		16.6			20	MHz
		Without Feedback		20			25	MHz

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Condition		Min	Typ	Max	Units
V_{IL}	Low-Level Input Voltage	(Note 4)				0.8	V
V_{IH}	High-Level Input Voltage	(Note 4)		2.0			V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}$	$I_I = -18$ mA		-0.8	-1.5	V
I_{IL}	Low-Level Input Current	$V_{CC} = \text{Max}$	$V_I = 0.4$ V		-0.02	-0.25	mA
I_{IH}	High-Level Input Current	$V_{CC} = \text{Max}$	$V_I = 2.4$ V			25	μ A
I_I	Maximum Input Current	$V_{CC} = \text{Max}$	$V_I = 5.5$ V			100	μ A
V_{OL}	Low-Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 8$ mA		0.3	0.5	V
V_{OH}	High-Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH}: \text{Mil-2 mA Com-3.2 mA}$	2.4	2.8		V
I_{OZ}	Off-State Output Current	$V_{CC} = \text{Max}$	(Note 5) $V_O = 0.4$ V or 2.4 V	-100		100	μ A
I_{OS}	Output Short-Circuit Current	$V_{CC} = 5$ V	(Note 6) $V_O = 0$ V	-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$			155	200	mA

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: It is recommended that precautions be taken to minimize electrostatic discharge when handling and testing this product. Pins 1 and 13 are connected directly to the security fuses, and, although the input circuitry can withstand the specified ESD conditions, the security fuses may be damaged preventing subsequent programming and verification operations.

Note 3: f_{CLK} with feedback is derived as $(t_{CLK} + t_{SU})^{-1}$.
 f_{CLK} without feedback is derived as $(2t_W)^{-1}$.

Note 4: These are absolute voltages with respect to the ground pin on the device and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


Note 5: I/O leakage as the worst case of I_{OZX} or I_{IX} , e.g. I_{IL} and I_{OL} .

Note 6: During I_{OS} measurement, only one output at a time should be grounded. Permanent damage otherwise may result.

Switching Characteristics Over Recommended Operating Conditions


Symbol	Parameter		Test Conditions	Military			Commercial			Units
				Min	Typ	Max	Min	Typ	Max	
t _{PD}	Input or Feedback to Combinatorial Output	Polarity Fuse Intact	C _L = 50 pF, S1 Closed		20	35		20	30	ns
		Polarity Fuse Blown			25	40		25	35	
t _{CLK}	Clock Input to Registered Output or Feedback		C _L = 50 pF, S1 Closed	10	17	35	10	17	30	ns
t _S	Asynchronous Set Input to Registered Output Low				22	40		22	35	ns
t _R	Asynchronous Reset Input to Registered Output High				27	45		27	40	ns
t _{PZXG}	\overline{G} Pin to Output Enabled		C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		10	25		10	20	ns
t _{PXZG}	\overline{G} Pin to Output Disabled		C _L = 5 pF, From V _{OH} : S1 Open, From V _{OL} : S1 Closed		10	25		10	20	ns
t _{PZXI}	Input to Output Enabled via Product Term		C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		18	35		18	30	ns
t _{PXZI}	Input to Output Disabled via Product Term		C _L = 5 pF, From V _{OH} : S1 Open, From V _{OL} : S1 Closed		15	35		15	30	ns
t _{RESET}	Power-Up to Registered Output High				600	1000		600	1000	ns

Schematic of Inputs and Outputs



TL/L/8702-3


Test Load



TL/L/8702-4


Test Waveforms

Set-Up and Hold




TL/L/8702-25

Pulse Width




TL/L/8702-27

Propagation Delay



TL/L/8702-26

Enable and Disable



TL/L/8702-28


Notes:

$V_T = 1.5V$

C_L includes probe and jig capacitance.


In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



TL/L/8702-29

Power-Up Reset Waveform



TL/L/8702-30

*The clock input should not be switched from low to high until after time t_{RESET} .

Functional Description

The PAL20RA10 logic array consists of 20 complementary input lines and 80 product-term lines with a programmable fuse link at each intersection (3200 fuses). The product terms are organized into ten groups of eight each. Four of the eight product terms in each group connect into an OR-gate to produce the sum-of-products logic function. The remaining four product terms in each group are used for control functions in the Output Logic Macro Cell (OLMC) as shown in Figure 1.

An unprogrammed (intact) fuse establishes a connection between an input line (true or complement phase of an array input signal) and a product term; programming the fuse removes the connection. A product term is satisfied (logically true) while all of the input lines connected to it (via unprogrammed fuses) are in the high logic state. Therefore, if both the true and complement of at least one array input is left connected to a product line, that product term is always held in the low logic state (which is the state of all product terms in an unprogrammed device). Conversely, if all fuses on a product term were programmed, the product term and the resulting logic function would be held in the high state.

PROGRAMMABLE SET AND RESET

In each cell, two product lines are dedicated to asynchronous set and reset. If the set product line is high, the register output becomes a logic 1, the output pin becomes a 0. If the reset product line is high, the register output becomes a logic 0, the output pin becomes a 1. The operation of the programmable set and reset overrides the clock.

INDIVIDUALLY PROGRAMMABLE REGISTER BYPASS

If both the set and reset product lines are high, the sum-of-products bypasses the register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode.

PROGRAMMABLE CLOCK

One of the product lines in each group is connected to the clock. This provides the user with the additional flexibility of a programmable clock, so each output can be clocked independently of all the others.


Functional Description (Continued)

PROGRAMMABLE AND HARD-WIRED TRI-STATE OUTPUTS


The PAL20RA10 provides a product term dedicated to output control. There is also an output control pin (Pin 13). The output is enabled if both the output control pin is low and the output control product term is HIGH. If the output control pin is high all outputs will be disabled or if an output control product term is low, then that output will be disabled.

OUTPUT CONTROL ALTERNATIVES


Output Always Enabled




Programmable



Hard-Wired



Combination of Programmable and Hard-Wired




PROGRAMMABLE OUTPUT POLARITY

The outputs can be programmed either active-low or active-high. This is represented by the exclusive-or gates shown in the PAL20RA10 Logic Diagram. When the output polarity fuse is blown, the lower input to the exclusive-or gate is high, so the output is active-high. Similarly, when the output polarity fuse is intact, the output is active-low. The programmable output polarity features allows the user a higher degree of flexibility when writing equations.


POWER-UP RESET

The PAL20RA10 device resets all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled). This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.


Registered/Active Low




Combinatorial/Active Low



Registered/Active High



Combinatorial/Active High




As with any TTL logic circuits, unused inputs to a PAL device should be connected to ground, V_{OL} , V_{OH} , or resistively to V_{CC} . However, switching any input not connected to a product term or logic function has no effect on its output logic state.

CLOCK FREQUENCY SPECIFICATION

The clock frequency (f_{CLK}) parameter specifies the maximum speed at which a registered PAL device is guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, where the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e., based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period ($t_{W\ high} + t_{W\ low}$) and the minimum "data window" period ($t_{SU} + t_{H}$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period (f_{CLK}^{-1} with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set-up on the inputs to the registers before the end of each cycle.


Functional Description (Continued)

Typical Registered Logic Function Without Feedback




TL/L/8702-32

Typical Registered Logic Function With Feedback




TL/L/8702-33



TL/L/8702-34


FIGURE 1. "RA" Output Logic Macrocell Logic Diagram

24-Pin PAL20RA10 Block Diagram—DIP Connections




TL/L/8702-36

28-Lead PLCC Connection Diagram



TL/L/8702-31

Non-JEDEC PLCC Diagram




TL/L/8702-22

Note: For availability of old (Non-JEDEC) pinout, please contact your local National Semiconductor sales representative or distributor.

Output Register Preload

Register preload allows any arbitrary state to be loaded into the PAL output registers. This allows complete logic verification, including states that are impossible or impractical to reach. To use the preload feature, first disable the outputs by bringing OE high, and present the data at the output pins. A low-level on the preload pin (\overline{PL}) will then load the data into the registers.



TL/L/8702-37

Security Fuse

Security fuses are provided on all National PAL devices which, when programmed, inhibit any further programming or verifying operations. This feature prevents direct copying of proprietary logic patterns. The security fuses should be programmed only after programming and verifying all other device fuses. Register preload is not affected by the security fuses.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format en-


Design Development Support (Continued)

sures that the resulting fuse-map files can be downloaded into a variety of programming equipment. Many software packages and programming units support a wide variety of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.


A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL20RA10 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



Logic Diagram—PAL20RA10



JEDEC Logic Array Fuse Number = Product Line First Fuse Number + Input Line Number.

TL/L/8702-15

GAL16V8 Generic Array Logic

General Description

The NSC E²CMOS™ GAL® device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 20-pin GAL16V8 features 8 programmable Output Logic Macrocells (OLMCs) allowing each TRI-STATE® output to be configured by the user. Additionally, the GAL16V8 is capable of emulating, in a functional/fuse map/parametric compatible device, all common 20-pin PAL® device architectures.

Programming is accomplished using readily available hardware and software tools. NSC guarantees a minimum 100 erase/write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability and functionality of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.

Features

- Electrically erasable cell technology
 - Reconfigurable logic
 - Reprogrammable cells
 - Guaranteed 100% yields
- High performance E²CMOS technology
 - Low power: 45 mA/90 mA max active
 - High Speed: 20 ns–35 ns max access
- Eight output logic macrocells
 - Maximum flexibility for complex logic designs
 - Also emulates 20-pin PAL devices with full function/fuse map/parametric compatibility
- Preload and power-on reset of all registers
 - 100% functional testability
- Fully supported by National PLAN™ development software
- High speed programming algorithm
- Security cell prevents copying logic

PAL Replacement by Device Type


"Small-PAL" Mode				"Registered-PAL" Mode			"Medium-PAL" Mode
10L8	12L6	14L4	16L2	16R8	16R6	16R4	16L8
10H8	12H6	14H4	16H2	16RP8	16RP6	16RP4	16H8
10P8	12P6	14P4	16P2				16P8

PAL Replacement by Speed/Power

PAL			GAL
Rev	Speed	Power*	Rev
B-2	25 ns	90 mA	25L or 20L or 25Q (45 mA)
A	25 ns	180 mA	25L or 20L (90 mA)
B-4	35 ns	45 mA	30Q
A-2	35 ns	90 mA	30Q (45 mA)
STD	35 ns	180 mA	25L (90 mA)

*Shown for Medium PAL products

Block Diagram—GAL16V8



TL/L/9344-1

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-2.5V to V _{CC} + 1.0V
Off-State Output Voltage (Note 2)	-2.5V to V _{CC} + 1.0V
Output Current	+100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance	500V
C _{ZAP}	= 100 pF
R _{ZAP}	= 1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

SUPPLY VOLTAGE AND TEMPERATURE

Symbol	Parameter	Commercial			Industrial			Military			Units
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.75	5	5.25	4.5	5	5.5	4.5	5	5.5	V
T _A	Operating Free-Air Temperature	0	25	75	-40	25	85	-55	25		°C
T _C	Operating Case Temperature									125	°C

AC TIMING REQUIREMENTS

Symbol	Parameter	GAL16V8-20L		GAL16V8-25Q GAL16V8-25L		GAL16V8-35Q GAL16V8-35L		Units
		COM/IND		COM/IND MIL*		COM/IND* MIL		
		Min	Max	Min	Max	Min	Max	
t _{SU}	Set-Up Time (Input or Feedback before Clock)	15		20		25		ns
t _H	Hold Time (Input after Clock)	0		0		0		ns
t _W	Clock Pulse Width (High/Low)	12		15		15		ns
t _{CYCLE}	Clock Cycle Period (with Feedback) (Note 3)	30		35		45		ns
f _{CLK}	Clock Frequency (Note 4)	With Feedback		33.3		28.5		22.2
		Without Feedback		41.6		33.3		33.3
f _I	Input Frequency (Note 5)			50.0		40.0		33.3
t _{PR}	Clock Valid after Power-Up			100		100		100

* -25Q available only in COM/IND operating ranges;

-30L available only in MIL operating range (for COM/IND, use -25L).

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: t_{CYCLE} = t_{SU} + t_{CLK}

Note 4: f_{CLK} (with feedback) = (t_{CYCLE})⁻¹

f_{CLK} (without feedback) = (2 t_W)⁻¹

Note 5: f_I = (t_{PR})⁻¹

Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Conditions	Temperature Range	Min	Typ	Max	Units
V_{IH}	High Level Input Voltage			2.0		$V_{CC} + 1$	V
V_{IL}	Low Level Input Voltage			-1.0		0.8	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -3.2 \text{ mA}$	COM/IND	2.4		V
			$I_{OH} = -2.0 \text{ mA}$	MIL	2.4		V
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 24 \text{ mA}$	COM/IND		0.5	V
			$I_{OL} = 12 \text{ mA}$	MIL		0.5	V
I_{OZH}	High Level Off State Output Current	$V_{CC} = \text{Max}, V_O = V_{CC} (\text{Max})$				10	μA
I_{OZL}	Low Level Off State Output Current	$V_{CC} = \text{Max}, V_O = \text{GND}$				-10	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = V_{CC} (\text{Max})$				10	μA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = V_{CC} (\text{Max})$				10	μA
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = \text{GND}$				-10	μA
I_{OS}^*	Output Short Circuit Current	$V_{CC} = 5.0\text{V}, V_O = \text{GND}$		-30		-130	mA
I_{CC}	Supply Current	Quarter Power (GAL16V8-25Q, -35Q)	$f = 15 \text{ MHz}, V_{CC} = \text{Max}$	COM		45	mA
				MIL/IND		55	mA
		Half Power (GAL16V8-20L, -25L)	$f = 15 \text{ MHz}, V_{CC} = \text{Max}$	COM		90	mA
				MIL/IND		110	mA
C_I	Input Capacitance	$V_{CC} = 5.0\text{V}, V_I = 2.0\text{V}$				8	pF
$C_{I/O}$	I/O Capacitance	$V_{CC} = 5.0\text{V}, V_{I/O} = 2.0\text{V}$				10	pF

*One output at a time for a maximum duration of one second @ 25°C.

Switching Characteristics


Over Recommended Operating Conditions

Symbol	Parameter	Conditions	GAL16V8-20L		GAL16V8-25Q GAL16V8-25L		GAL16V8-30Q GAL16V8-35Q		Units
			COM/IND		COM/IND MIL*		COM/IND* MIL		
			Min	Max	Min	Max	Min	Max	
t_{PD}	Input or Feedback to Combinatorial Output	S1 Closed, $C_L = 50 \text{ pF}$		20		25		30	ns
t_{CLK}	Clock to Registered Output or Feedback	S1 Closed, $C_L = 50 \text{ pF}$		15		15		20	ns
t_{PZXG}	$\bar{G} \downarrow$ to Registered Output Enabled	Active High: S1 Open, $C_L = 50 \text{ pF}$ Active Low: S1 Closed, $C_L = 50 \text{ pF}$		18		20		25	ns
t_{PXZG}	$\bar{G} \uparrow$ to Registered Output Disabled	From V_{OH} : S1 Open, $C_L = 5 \text{ pF}$ From V_{OL} : S1 Closed, $C_L = 5 \text{ pF}$		18		20		25	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	Active High: S1 Open, $C_L = 50 \text{ pF}$ Active Low: S1 Closed, $C_L = 50 \text{ pF}$		20		25		30	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	From V_{OH} : S1 Open, $C_L = 5 \text{ pF}$ From V_{OL} : S1 Closed, $C_L = 5 \text{ pF}$		20		25		30	ns
t_{RESET}	Power-Up to Registered Output High	S1 Closed, $C_L = 50 \text{ pF}$		45		45		45	μs

* -25Q available only in COM/IND operating ranges;

-35Q available only in MIL operating range (for COM/IND, use -25L).

AC Test Load




TL/L/9344-21

- MIL**
 R1 = 390
 R2 = 750
COM/IND
 R1 = 200
 R2 = 390


Test Waveforms

Setup and Hold




TL/L/9344-23

Pulse Width




TL/L/9344-24

Propagation Delay



TL/L/9344-25


Enable and Disable



TL/L/9344-26


Notes:
 CL includes probe and jig capacitance.
 VT = 1.5V.
 Test inputs have rise and fall times of 5 ns between 0.3V and 2.7V.
 In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



TL/L/9344-7


Power-Up Reset Waveforms



TL/L/9344-18


Input/Output Schematics

Input Translator/Buffer



TL/L/9344-27


Phased Output Turn-On Circuit



TL/L/9344-28

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



GAL16V8 Block Diagram—DIP Connections




FIGURE 1

TL/L/8344-30

Functional Description

The GAL logic array consists of a programmable AND array with fixed OR-gate connections, similar to the bipolar PAL architecture. The logic array is organized as 16 complementary input lines crossing 64 "product term" lines with a programmable E²PROM cell at each intersection (2048 cells). Each programmable cell may establish a connection between an input line (true or complement phase of an array input signal) and a product term. A product term is satisfied (logically true) while all of the input lines "connected" to it are in the high logic state.

The 64 product terms are organized into eight output groups with eight terms each. Seven or eight of the product terms in each output group feed into an OR-gate to produce each output logic function; one of the product terms may instead be used to control the associated TRI-STATE device output. The fundamental transfer function of each GAL output is the familiar Boolean sum-of-products. Design development software is available which accepts Boolean equations and converts them automatically into GAL programming patterns.

As shown in the GAL16V8 Block Diagram (Figure 1), a total of eight output logic functions are available. Each of the AND/OR logic functions feeds into an "output logic macrocell" (OLMC). The eight OLMCs control the flow of input and output signals between the logic array and the device's I/O pins.

Under control of an OLMC, each output may be designated either registered or combinatorial (non-registered). In the registered output configuration, the logic function output

passes through a D-type flip-flop triggered by the rising edge of the clock input. Additionally, the logic function's output polarity may be designated active-low or active-high (adjusted before the register, if present). OLMC options such as these are selected using a set of programmable architecture control cells. These architecture cells are normally configured automatically by the development software or programming hardware.

All of the possible I/O configurations of the GAL16V8 are classified into three basic modes: "Small-PAL" mode, "Registered-PAL" mode and "Medium-PAL" mode. These modes correspond to the architectures of the PAL families which the GAL16V8 can emulate. The modes determine the mixture of OLMC configurations which can be selected for the device. The OLMC Selection table (Table I) lists which functions can be selected on the device pin* 1 and pins* 11 through 19 for each of the three modes. The logic diagrams in Figure 3 illustrate these OLMC functions.

"OUTPUT" represents the always-active combinatorial output configuration available in the "Small-PAL" mode. "REGISTER" is the registered output with register feedback available in the "Registered-PAL" mode. "I/O" is the combinatorial bidirectional I/O available in "Registered-PAL" and "Medium-PAL" modes. "TRI-STATE" is the TRI-STATE combinatorial output function appearing on pins* 12 and 19 in the "Medium-PAL" mode. "INPUT" in Table I denotes an OLMC used as a dedicated input only.

*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8.

20-Lead PLCC Connection Diagram





FIGURE 2

TL/L/9344-31

OLMC Selection Table



TL/L/9344-41


TABLE I

"Small-PAL" Mode	"Registered-PAL" Mode	"Medium-PAL" Mode
INPUT	CLOCK	INPUT
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT	OUTPUT ENABLE (\bar{G})	INPUT

*Active combinatorial output

**TRI-STATE combinatorial output

PAL Replacement Configurations



TL/L/9344-42

EMULATED
PAL PRODUCTS

TABLE II


"Small PAL" Mode				"Registered-PAL"			"Medium-PAL"
INPUT	INPUT	INPUT	INPUT	CLOCK	CLOCK	CLOCK	INPUT
OUTPUT*	INPUT	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	INPUT	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
INPUT	INPUT	INPUT	INPUT	\bar{G}	\bar{G}	\bar{G}	INPUT
10L8	12L6	14L4	16L2	16R8	16R6	16R4	16L8
10H8	12H6	14H4	16H2	16RP8	16RP6	16RP4	16H8
10P8	12P6	14P4	16P2				16P8

*Active combinatorial output.

**TRI-STATE combinatorial output.


OLMC Configurations

OUTPUT (Active Combinatorial Output)




TL/L/9344-32

REGISTER (Registered Output)




TL/L/9344-33

I/O (Combinatorial Input/Output)



TL/L/9344-34

TRI-STATE (TRI-STATE Combinatorial Output)



TL/L/9344-43

FIGURE 3

Functional Description (Continued)

In the "Small-PAL" and "Medium-PAL" modes (Table I), pins* 1 and 11 are always dedicated inputs. In the "Registered-PAL" mode, however, pin* 1 becomes the clock input controlling all OLMC registers, and pin* 11 becomes the output enable (\bar{G}) input controlling the TRI-STATE outputs of all registered OLMCs. Within the "Small-PAL" and "Registered-PAL" modes in Table I, the functions of pins* 12 through 19 can be selected individually from either of the two functions listed. For example, in "Registered-PAL" mode, pins* 12 through 19 can each be designated as either a registered output or a combinatorial I/O. The "Medium-PAL" mode represents a single fixed configuration used to emulate combinatorial medium PAL devices (16L8, 16H8, 16P8).

Table II lists the bipolar PAL products which the GAL16V8 can emulate, and the specific input/output configurations used. This is just a subset, however, of all the configurations provided in Table I.

All registers in a GAL device are reset to the low state upon power-up. The active-low outputs, in turn, assume high logic levels (if enabled) regardless of the selected output polarity. This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible (within the specified time, t_{PR}) to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

It should be noted that the switching of any input not logically connected to a product term or logic function has no effect on the associated output logic state. To minimize power consumption, however, unused inputs should be connected to a stable logic level such as ground or V_{CC} (CMOS GAL inputs may be tied directly to the supply voltage without causing excessive loading conditions).

*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8.

Clock/Input Frequency Specifications

The clock frequency (f_{CLK}) parameter listed in the Recommended Operating Conditions table specifies the maximum speed at which the GAL registers are guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e. based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period (t_w high + t_w low) and the minimum "data window" period ($t_{SU} + t_r$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as

state machines, the minimum required cycle period ($t_{CYCLE} = f_{CLK}^{-1}$ with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

The input frequency (f_i) parameter specifies the maximum rate at which each GAL input can be toggled and still produce valid logic transitions on each combinatorial output. The f_i specification is derived as the inverse of the combinatorial propagation delay (t_{PD}).

Design Development Support

A variety of software tools and programming equipment is available to support the development of designs using GAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industry-standard JEDEC format ensures that the resulting cell-map file can be down-loaded into a variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

National strongly recommends using only approved programming hardware and software for developing GAL designs. Programming using unapproved equipment generally voids all guarantees. Approved programmers incorporate specialized programming algorithms that program the array and automatically configure the architecture cells. To ensure data retention and reliability, the programming algorithm also tracks the number of programming cycles to which each GAL device has been subjected since shipment, and stores this information automatically in the device.

The special GAL programming algorithm can also program a GAL device using a standard fuse-map developed for any of the emulated PAL products. PAL fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL device into the programming unit (provided the PAL device has not been secured). However, to utilize the full flexibility of the GAL architecture, true GAL development software (such as PLAN software) is recommended.

Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL logic array and OLMC are provided for direct map editing and diagnostic purposes (see "Programming Details"). For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

Security Cell

A security cell is provided on all GAL16V8 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

Electronic Signature

Each GAL device contains an electronic signature word consisting of 64 bits of reprogrammable memory. The electronic signature word can be programmed to contain any identification information desired by the user. Some uses include pattern identification labels, revision numbers, dates, inventory control information, etc. The data stored in the electronic signature word has no effect on the functionality of the device. The information is read out of the device using the normal program verification procedure provided by the programming equipment. The information may be accessed at any time independent of the state of the security cell. National's PLAN development software allows electronic signature data to be entered by the user and downloaded to the programming equipment.

Bulk Erase

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells, security cell, and electronic signature information. The GAL device is thereby reverted back to its virgin state.

Latch-Up Protection

GAL devices are designed with an on-chip charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

Manufacturer Testing

Because of E²C MOS technology, GAL devices can be reprogrammed in milliseconds. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to datasheet specifications.

The testing procedure performed on all GAL devices by the manufacturer tests all aspects of device operation. Extensive testing of all programmable cells in the device include margin testing, internal verify, and program retention during high-temperature bake. All DC and AC parameters are tested at hot and cold temperatures using a variety of worst

case logic and signal patterns. Functional tests include reprogramming each OLMC to all valid architectural configurations.

Register Preload

The register preload feature allows OLMC registers to be directly loaded with any desired data pattern. It also allows the present state of OLMC registers to be examined regardless of TRI-STATE control conditions. This simplifies testing of devices after programming. A device may be put into any desired register state at any point during the functional test sequence. The test sequence may then be resumed to verify proper next-state transitions. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. It may also shorten the overall test time significantly.

Register preload is not an operational mode and is not intended for board-level testing because elevated voltage levels must be applied to the device. The programming equipment normally provides the register preload capability as part of its functional test facility. Note that the testing of GAL devices after programming by the user may be considered unnecessary because all E²C MOS GAL products are completely tested by the manufacturer, guaranteeing 100% post-programming functional yield.

The register preload algorithm is described for those users who wish to test programmed GAL devices using test equipment other than approved GAL programming equipment. As shown in the Register Preload Waveform in *Figure 5*, the preload sequence must not begin until the normal power-up reset operation has completed (after time t_{RESET}). The device is placed into preload mode by raising the "PRLD" input (pin* 11) to voltage V_{IES} , as specified in the Register Preload Specifications (Table III).


To preload the OLMC registers, a series of data bits are shifted into the device on the "SDIN" input (pin* 9), one bit for each OLMC in which registered output has been selected. (Non-registered OLMCs are bypassed.) The shift sequence is clocked by the rising edge of the "DCLK" input (pin* 1). The data stream is shifted in through the registered OLMC with the lowest corresponding pin number, and then "upward" through all remaining registered OLMCs in pin-number ascending order. Therefore, the first data bit in the series is ultimately loaded into the registered OLMC with the highest corresponding pin number, as shown in *Figure 4*.

As the data series is shifted into the S_{DIN} input, the contents of all registers (in registered OLMCs) are shifted "upward" and out onto the "SDOUT" output (pin* 12). Complete present-state information can be examined in this manner. Test fixtures can be devised to test several GAL devices in which the S_{DOUT} pin of each chip is connected to the S_{DIN} pin of the next, and all preload and present-state data can be shifted around a single serial loop.

Note that when shifting register data into S_{DIN} or out of S_{DOUT} , V_{IL}/V_{OL} = register reset (0), and V_{IH}/V_{OH} = register set (1). These 0 and 1 register states are always inverted (active-low) on the normal output pins regardless of the selected output polarity (polarity affects logic function values before register inputs).

*Applies to both 20-pin DIP and 20-lead PCC Packages for GAL16V8.

Register Preload (Continued)



TL/L/9344-17

**The SDOU output buffer is an open drain output during preload. This pin should be terminated to VCC with a 10 kΩ resistor.

FIGURE 4. Output Register Preload Pinout


Register Preload Specifications

TABLE III

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IH}	Input Voltage (High)		2.40		V _{CC}	V
V _{IL}	Input Voltage (Low)		0.00		0.50	V
V _{IES}	Registered Preload Input Voltage		14.5	15	15.5	V
V _{OH}	Output Voltage (High) (Note 1)				V _{CC}	V
V _{OL}	Output Voltage (Low) (Note 1)	I _{OL} ≤ 12 mA	0.00		0.50	V
I _{IH} , I _{IL}	Input Current (Programming)			± 1	± 10	μA
I _{OH}	High Level Output Current (Note 1)	V _{OH} ≤ V _{CC}			10	μA
t _{PWV}	Verify Pulse Width		1	5	10	μs
t _D	Pulse Sequence Delay		1	5	10	μs
t _{RESET}	Register Reset Time from Valid V _{CC}				45	μs

Note 1: The SDOU output buffer is an open drain output. This pin should be terminated to V_{CC} with a 10k resistor.

Register Preload Waveforms



TL/L/9344-16

**The SDOU output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 kΩ resistor.

FIGURE 5

Programming Details

Understanding the information in this section is not essential when using approved programming equipment and software for developing GAL designs. This is a more thorough disclosure of the GAL architecture provided for direct JEDEC cell-map editing and diagnostic purposes. This section alone, however, does not contain sufficient information to implement the GAL programming algorithm. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

As mentioned in the Functional Description, the OLMC is responsible for selecting input and/or output paths, registered vs. combinatorial outputs, active-high or low polarity, and common vs. locally-controlled TRI-STATE control. Additionally, the OLMCs select between alternate logic array input paths to maintain JEDEC cell-map compatibility with either "small-PAL" or "medium-PAL" logic arrays.


The various configurations of the OLMCs are controlled by a set of programmable "architecture" cells, separate from the logic-defining array cells. Each GAL device contains two "global" architecture cells, "SYN" and "AC0", which affect all OLMCs. Each of the device's eight OLMCs also contains two "local" cells, "AC1" and "XOR". The OLMC Logic Diagram in *Figure 6* shows how the architecture cells select the different paths through the OLMC.

The SYN bit controls whether a device will have any registered outputs (SYN = 0) or will be purely combinatorial (SYN = 1). The SYN bit determines whether device pins* 1 and 11 are used as the clock and global TRI-STATE control inputs (SYN=0) or whether they are ordinary inputs (SYN=1). The AC0 bit selects between the "Small-PAL" mode and the "Medium/Registered-PAL" modes. The function of the AC1 bits depend on the state of the AC0 bit. In "Small-PAL" mode (AC0=0), the AC1 bit in each OLMC determines whether the associated device pin is an output (AC1=0) or an input (AC1=1). In "Registered-PAL" mode (AC0=1), the AC1 bit determines whether each OLMC is registered (AC1=0) or combinatorial (AC1=1). In "Medium-PAL" mode (AC0=1), the AC1 bits in all OLMCs must be set to 1 (combinatorial). All of the valid architecture bit configurations are shown in the OLMC Architecture table (Table IV), which has the same familiar format used in the OLMC Selection table (Table I).

Independent of SYN, AC0 and the AC1 bits, the XOR bit in each OLMC selects between active-low (XOR=0) or active-high (XOR=1) output polarity.

*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8.

OLMC Logic Diagram



*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8.

TL/L/9344-35

FIGURE 6

OLMC Architecture Programming

TABLE IV

	"Small-PAL" Mode			"Registered-PAL" Mode			"Medium-PAL" Mode	
	Function	JEDEC Input Line #s (Note 1)	Function	JEDEC Input Line #s (Note 1)	Function	JEDEC Input Lines #s (Note 1)	Function	JEDEC Input Lines #s (Note 1)
Pin 1	INPUT	2,3	CLOCK	CLOCK	INPUT	2,3	INPUT	2,3
*** Pin 19	OUTPUT*	6,7	REGISTER	I/O	TRI-STATE**	6,7	TRI-STATE**	6,7
*** Pin 18	OUTPUT*	10,11	REGISTER	I/O	I/O	10,11	I/O	10,11
*** Pin 17	OUTPUT*	14,15	REGISTER	I/O	I/O	14,15	I/O	14,15
*** Pin 16	OUTPUT*	NC	REGISTER	I/O	I/O	14,15	I/O	14,15
*** Pin 15	OUTPUT*	NC	REGISTER	I/O	I/O	18,19	I/O	18,19
*** Pin 14	OUTPUT*	18,19	REGISTER	I/O	I/O	22,23	I/O	22,23
*** Pin 13	OUTPUT*	22,23	REGISTER	I/O	I/O	26,27	I/O	26,27
*** Pin 12	OUTPUT*	26,27	REGISTER	I/O	TRI-STATE**	30,13	TRI-STATE**	26,27
Pin 11	INPUT	30,31	\bar{G}	\bar{G}	INPUT	30,31	INPUT	30,31
	$AC1_n = 0$	$AC1_n = 1$		$AC1_n = 0$	$AC1_n = 1$		$AC1_n = 1$	
	SYN = 1, ACO = 0			SYN = 0, ACO = 1			SYN = 1, ACO = 1	
	All outputs are combinatorial and always active.			At least one output is registered.			All I/O pins are combinatorial.	

Note: Pin numbers above apply to both 20-pin DIP and 20-lead PCC packages for GAL16V8.


Note 1: All even and odd numbered JEDEC input line numbers correspond to true and complement array inputs, respectively.

*Active combinatorial output.


**TRI-STATE combinatorial output.

*** $AC1_n$ applies to these I/O pins only.

GAL16V8 Logic Diagram



USER ELECTRONIC SIGNATURE WORD:



SYN=2192
ACO=2193


JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9344-36


FIGURE 7

Typical Performance Characteristics


Normalized t_{pd} vs Supply Voltage




Normalized t_{pd} vs Temperature




Normalized $I_{CC} (Max)$ vs Temperature




Normalized $I_{CC} (Max)$ vs Supply Voltage




Normalized t_{CLK} vs Supply Voltage




Normalized t_{CLK} vs Temperature




Normalized t_{SU} vs Supply Voltage




Normalized t_{SU} vs Temperature



I_{OL} vs V_{OL}



I_{OH} vs V_{OH}



GAL20V8 Generic Array Logic

General Description

The NSC E²CMOS™ GAL® device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 24-pin GAL20V8 features 8 programmable Output Logic Macrocells (OLMCs) allowing each TRI-STATE® output to be configured by the user. Additionally, the GAL20V8 is capable of emulating, in a functional/fuse map/parametric compatible device, the most popular 24-pin PAL® device architectures.

Programming is accomplished using readily available hardware and software tools. NSC guarantees a minimum 100 erase/write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability and functionality of the GAL devices. In addition, electronic signature is available to provide positive device ID. A

security circuit is built-in, providing proprietary designs with copy protection.

Features

- Electrically erasable cell technology
 - Reconfigurable logic
 - Reprogrammable cells
 - Guaranteed 100% yields
- High performance E²CMOS technology
 - Low power: 45 mA/90 mA max active
 - High speed: 20 ns–35 ns max access
- Eight output logic macrocells
 - Maximum flexibility for complex logic designs
 - Also emulates 24-pin PAL devices with full function/fuse map/parametric compatibility
- Preload and power-on reset of all registers
 - 100% functional testability
- Fully supported by National PLAN™ development software
- High speed programming algorithm
- Security cell prevents copying logic

PAL Replacement by Device Type


"Small-PAL" Mode				"Registered-PAL" Mode			"Medium-PAL" Mode
14L8	16L6	18L4	20L2	20R8	20R6	20R4	20L8
14H8	16H6	18H4	20H2	20RP8	20RP6	20RP4	20H8
14P8	16P6	18P4	20P2				20P8

PAL Replacement by Speed/Power

PAL			GAL
Rev	Speed	Power*	Rev
B-2	25 ns	105 mA	25L or 20L (90 mA) or 25Q (45 mA)
A	25 ns	210 mA	25L or 20L (90 mA)
B-4	35 ns	55 mA	30Q (45 mA)
A-2	35 ns	105 mA	30Q (45 mA)
STD	35 ns	210 mA	25L (90 mA)

*Shown for Medium PAL products.

Block Diagram—GAL20V8



TL/L/9343-21

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-2.5V to $V_{CC} + 1.0V$
Off-State Output Voltage (Note 2)	-2.5V to $V_{CC} + 1.0V$
Output Current	+100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +1500°C
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance	500V
$C_{ZAP} = 100$ pF	
$R_{ZAP} = 1500\Omega$	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions**SUPPLY VOLTAGE AND TEMPERATURE**

Symbol	Parameter	Commercial			Industrial			Military			Units
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	4.5	5	5.5	4.5	5	5.5	V
T_A	Operating Free-Air Temperature	0	25	75	-40	25	85	-55	25		°C
T_C	Operating Case Temperature									125	°C

AC TIMING REQUIREMENTS

Symbol	Parameter	GAL20V8-20L		GAL20V8-25Q GAL20V8-25L		GAL20V8-35Q GAL20V8-35L		Units	
		COM/IND		COM/IND MIL*		COM/IND* MIL			
		Min	Max	Min	Max	Min	Max		
t_{SU}	Setup Time (Input or Feedback before Clock)	15		20		25		ns	
t_H	Hold Time (Input after Clock)	0		0		0		ns	
t_W	Clock Pulse Width (High/Low)	12		15		15		ns	
t_{CYCLE}	Clock Cycle Period (with Feedback) (Note 3)	30		35		45		ns	
f_{CLK}	Clock Frequency (Note 4)	With Feedback		33.3		28.5		22.2	MHz
		Without Feedback		41.6		33.3		33.3	
f_I	Input Frequency (Note 5)			50.0		40.0		33.3	
t_{PR}	Clock Valid after Power-Up			100		100		100	ns

*-25Q available only in COM/IND operating ranges;

-30L available only in MIL operating range (for COM/IND, use -25L).

Note 1: Absolute Maximum Ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: $t_{CYCLE} = t_{SU} + t_{CLK}$

Note 4: f_{CLK} (with feedback) = $(t_{CYCLE})^{-1}$
 f_{CLK} (without feedback) = $(2 t_W)^{-1}$

Note 5: $t_I = (t_{PR})^{-1}$

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Conditions	Temperature Range	Min	Typ	Max	Units
V_{IH}	High Level Input Voltage			2.0		$V_{CC} + 1$	V
V_{IL}	Low Level Input Voltage			-1.0		0.8	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -3.2 \text{ mA}$	COM/IND	2.4		V
			$I_{OH} = -2.0 \text{ mA}$	MIL	2.4		V
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 24 \text{ mA}$	COM/IND		0.5	V
			$I_{OL} = 12 \text{ mA}$	MIL		0.5	V
I_{OZH}	High Level Off-State Output Current	$V_{CC} = \text{Max}, V_O = V_{CC} (\text{Max})$				10	μA
I_{OZL}	Low Level Off-State Output Current	$V_{CC} = \text{Max}, V_O = \text{GND}$				-10	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = V_{CC} (\text{Max})$				10	μA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = V_{CC} (\text{Max})$				10	μA
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = \text{GND}$				-10	μA
I_{OS}^*	Output Short Circuit Current	$V_{CC} = 5.0\text{V}, V_O = \text{GND}$		-30		-130	mA
I_{CC}	Supply Current	Quarter Power (GAL20V8-25Q, -35Q)	$f = 15 \text{ MHz}, V_{CC} = \text{Max}$	COM		45	mA
				MIL/IND		55	mA
		Half Power (GAL20V8-20L, -25L)	$f = 15 \text{ MHz}, V_{CC} = \text{Max}$	COM		90	mA
				MIL/IND		110	mA
C_I	Input Capacitance	$V_{CC} = 5.0\text{V}, V_I = 2.0\text{V}$				8	pF
$C_{I/O}$	I/O Capacitance	$V_{CC} = 5.0\text{V}, V_{I/O} = 2.0\text{V}$				10	pF


*One output at a time for a maximum duration of one second @ 25°C.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Conditions	GAL20V8-20L		GAL20V8-25Q GAL20V8-25L		GAL20V8-35Q GAL20V8-35L		Units
			COM/IND		COM/IND MIL*		COM/IND* MIL		
			Min	Max	Min	Max	Min	Max	
t_{PD}	Input or Feedback to Combinatorial Output	S1 Closed, $C_L = 50 \text{ pF}$		20		25		30	ns
t_{CLK}	Clock to Registered Output or Feedback	S1 Closed, $C_L = 50 \text{ pF}$		15		15		20	ns
t_{PZXG}	$\bar{G} \downarrow$ to Registered Output Enabled	Active High: S1 Open, $C_L = 50 \text{ pF}$ Active Low: S1 Closed $C_L = 50 \text{ pF}$		18		20		25	ns
t_{PXZG}	$\bar{G} \uparrow$ to Registered Output Disabled	From V_{OH} : S1 Open, $C_L = 5 \text{ pF}$ From V_{OL} : S1 Closed $C_L = 5 \text{ pF}$		18		20		25	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	Active High: S1 Open, $C_L = 50 \text{ pF}$ Active Low: S1 Closed $C_L = 50 \text{ pF}$		20		25		30	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	From V_{OH} : S1 Open, $C_L = 5 \text{ pF}$ From V_{OL} : S1 Closed $C_L = 5 \text{ pF}$		20		25		30	ns
t_{RESET}	Power-Up to Registered Output High	S1 Closed $C_L = 50 \text{ pF}$		45		45		45	μs

* -25Q available only in COM/IND operating ranges;
-30L available only in MIL operating range (for COM/IND, use -25L).

AC Test Load







MIL
 R1 = 390
 R2 = 750

COM'L/IND
 R1 = 200
 R2 = 390

TL/L/9343-34

Test Waveforms



Notes:


CL includes probe and jig capacitance.

VT = 1.5V.


Test inputs have rise and fall times of 5 ns between 0.3V and 2.7V.

In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms




Power-Up Reset Waveforms




Input/Output Schematics

Input Translator/Buffer



Input/Output Schematics (Continued)

Phased Output Turn-On Circuit



TL/L/9343-41

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:

Generic Array Logic Family

Number of Array Inputs

Output Type: V = Variable Architecture

Number of Outputs

Speed:

t_{PD} (ns)	Power Versions	Temperature Ranges
20	L	C, I
25	L	C, I
25	Q	C, I
35	Q	C, I

Power Version:
 Q = Quarter Power (45 mA)
 L = Half Power (90 mA)

Package Type:
 N = 24-Pin Plastic DIP
 J = 24-Pin Ceramic DIP
 V = 24-Lead Plastic Chip Carrier

Temperature Range:
 C = Commercial (0°C to +75°C)
 I = Industrial (-40°C to +85°C)
 M = Military (-55°C to +125°C)

GAL 20 V 8 - 20 L N C

Functional Description

The GAL logic array consists of a programmable AND array with fixed OR-gate connections, similar to the bipolar PAL architecture. The logic array is organized as 20 complementary input lines crossing 64 "product term" lines with a programmable E²PROM cell at each intersection (2560 cells). Each programmable cell may establish a connection between an input line (true or complement phase of an array input signal) and a product term. A product term is satisfied (logically true) while all of the input lines "connected" to it are in the high logic state.

The 64 product terms are organized into eight output groups with eight terms each. Seven or eight of the product terms in each output group feed into an OR-gate to produce each output logic function; one of the product terms may instead be used to control the associated TRI-STATE device output. The fundamental transfer function of each GAL output is the familiar Boolean sum-of-products. Design development software is available which accepts Boolean equations and converts them automatically into GAL programming patterns.

As shown in the GAL20V8 Block Diagram (*Figure 1*), a total of eight output logic functions are available. Each of the AND/OR logic functions feeds into an "output logic macro-cell" (OLMC). The eight OLMCs control the flow of input and output signals between the logic array and the device's I/O pins.

Under control of an OLMC, each output may be designated either registered or combinatorial (non-registered). In the registered output configuration, the logic function output passes through a D-type flip-flop triggered by the rising edge of the clock input. Additionally, the logic function's output polarity may be designated active-low or active-high (adjusted before the register, if present). OLMC options such as these are selected using a set of programmable architecture control cells. These architecture cells are normally configured automatically by the development software or programming hardware.

All of the possible I/O configurations of the GAL20V8 are classified into three basic modes: "Small-PAL" mode, "Registered-PAL" mode and "Medium-PAL" mode. These modes correspond to the architectures of the PAL families which the GAL20V8 can emulate. The modes determine the mixture of OLMC configurations which can be selected for the device. The OLMC Selection table (Table I) lists which functions can be selected on device pins* 1, 13 and 15 through 22 for each of the three modes. The logic diagrams in *Figure 3* illustrate these OLMC functions.

"OUTPUT" represents the always-active combinatorial output configuration available in the "Small-PAL" mode. "REGISTER" is the registered output with register feedback available in the "Registered-PAL" mode. "I/O" is the combinatorial bidirectional I/O available in "Registered-PAL" and "Medium-PAL" modes. "TRI-STATE" is the TRI-STATE combinatorial output function appearing on pins* 15 and 22 in the "Medium-PAL" mode. "INPUT" in Table I denotes an OLMC used as a dedicated input only.

In the "Small-PAL" and "Medium-PAL" modes (Table I), pins* 1 and 13 are always dedicated inputs. In the "Registered-PAL" mode, however, pin* 1 becomes the clock input controlling all OLMC registers, and pin* 13 becomes the output enable (\bar{G}) input controlling the TRI-STATE outputs of all registered OLMCs. Within the "Small-PAL" and "Registered-PAL" modes in Table I, the functions of pins* 15 through 22 can be selected individually from either of the two functions listed. For example, in "Registered-PAL" mode, pins* 15 through 22 can each be designated as either a registered output or a combinatorial I/O. The "Medium-PAL" mode represents a single fixed configuration used to emulate combinatorial medium PAL devices (20L8, 20H8, 20P8).

Table II lists the bipolar PAL products which the GAL20V8 can emulate, and the specific input/output configurations used. This is just a subset, however, of all the configurations provided in Table I.

All registers in a GAL device are reset to the low state upon power-up. The active-low outputs, in turn, assume high logic levels (if enabled) regardless of the selected output polarity. This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible (within the specified time, t_{PR}) to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

It should be noted that the switching of any input not logically connected to a product term or logic function has no effect on the associated output logic state. To minimize power consumption, however, unused inputs should be connected to a stable logic level such as ground or V_{CC} (CMOS GAL inputs may be tied directly to the supply voltage without causing excessive loading conditions).

* Applies to 24-pin DIP packages for GAL20V8; refer to the 28-lead PCC Connection Diagram for conversion.

GAL20V8 Block Diagram—DIP Connections





FIGURE 1

TL/L/9343-44

28-Lead PLCC Connection Diagram



TL/L/9343-45

FIGURE 2

Clock/Input Frequency Specifications

The clock frequency (f_{CLK}) parameter listed in the Recommended Operating Conditions table specifies the maximum speed at which the GAL registers are guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e. based only on external inputs), the minimum required cycle period (t_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period (t_w high + t_w low) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period ($t_{CYCLE} = f_{CLK}^{-1}$ with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

The input frequency (f_i) parameter specifies the maximum rate at which each GAL input can be toggled and still produce valid logic transitions on each combinatorial output. The f_i specification is derived as the inverse of the combinatorial propagation delay (t_{PD}).

Design Development Support

A variety of software tools and programming equipment is available to support the development of designs using GAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industry-standard JEDEC format ensures that the resulting


cell-map file can be down-loaded into a variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

National strongly recommends using only approved programming hardware and software for developing GAL designs. Programming using unapproved equipment generally voids all guarantees. Approved programmers incorporate specialized programming algorithms that program the array and automatically configure the architecture cells. To ensure data retention and reliability, the programming algorithm also tracks the number of programming cycles to which each GAL device has been subjected since shipment, and stores this information automatically in the device.

The special GAL programming algorithm can also program a GAL device using a standard fuse-map developed for any of the emulated PAL products. PAL fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL device into the programming unit (provided the PAL device has not been secured). However, to utilize the full flexibility of the GAL architecture, true GAL development software (such as PLAN software) is recommended.

Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL logic array and OLMC are provided for direct map editing and diagnostic purposes (see "Programming Details"). For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

OLMC Selection Table



TL/L/9343-55

TABLE I

"Small-PAL" Mode	"Registered-PAL" Mode	"Medium-PAL" Mode
INPUT	CLOCK	INPUT
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT	OUTPUT ENABLE (\bar{G})	INPUT


* Active combinatorial output

**TRI-STATE combinatorial output

Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-lead PCC Connection Diagram for conversion.

PAL Replacement Configurations

TABLE II



TL/L/9343-57
Emulated
PAL Products

"Small-PAL" Mode				"Registered-PAL" Mode			"Medium-PAL" Mode
INPUT	INPUT	INPUT	INPUT	CLOCK	CLOCK	CLOCK	INPUT
OUTPUT*	INPUT	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
INPUT	INPUT	INPUT	INPUT	\bar{G}	\bar{G}	\bar{G}	INPUT
14L8	16L6	18L4	20L2	20R8	20R6	20R4	20L8
14H8	16H6	18H4	20H2	20RP8	20RP6	20RP4	20H8
14P8	16P6	18P4	20P2				20P8


* Active combinatorial output.

**TRI-STATE combinatorial output.


Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-pin PCC Connection Diagram for conversion.

OLMC Configurations


OUTPUT (Active Combinatorial Output)



REGISTER (Registered Output)



I/O (Combinatorial Input/Output)



TRI-STATE (TRI-STATE Combinatorial Output)




FIGURE 3

Security Cell

A security cell is provided on all GAL20V8 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

Electronic Signature

Each GAL device contains an electronic signature word consisting of 64 bits of reprogrammable memory. The electronic signature word can be programmed to contain any identification information desired by the user. Some uses include pattern identification labels, revision numbers, dates, inventory control information, etc. The data stored in the electronic signature word has no effect on the functionality of the device. The information is read out of the device using the normal program verification procedure provided by the programming equipment. The information may be accessed at any time independent of the state of the security cell. National's PLAN development software allows electronic signature data to be entered by the user and downloaded to the programming equipment.

Bulk Erase

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells, security cell, and electronic signature information. The GAL device is thereby reverted back to its virgin state.

Latch-Up Protection

GAL devices are designed with an on-chip charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

Manufacturer Testing

Because of E²CMOS technology, GAL devices can be reprogrammed in milliseconds. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to datasheet specifications.

The testing procedure performed on all GAL devices by the manufacturer tests all aspects of device operation. Extensive testing of all programmable cells in the device include margin testing, internal verify, and program retention during high-temperature bake. All DC and AC parameters are tested at hot and cold temperatures using a variety of worst-case logic and signal patterns. Functional tests include reprogramming each OLMC to all valid architectural configurations.

Register Preload

The register preload feature allows OLMC registers to be directly loaded with any desired data pattern. It also allows the present state of OLMC registers to be examined regardless of TRI-STATE control conditions. This simplifies testing of devices after programming. A device may be put into any desired register state at any point during the functional test sequence. The test sequence may then be resumed to verify proper next-state transitions. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. It may also shorten the overall test time significantly.

Register preload is not an operational mode and is not intended for board-level testing because elevated voltage levels must be applied to the device. The programming equipment normally provides the register preload capability as part of its functional test facility. Note that the testing of GAL devices after programming by the user may be considered unnecessary because all E²CMOS GAL products are completely tested by the manufacturer, guaranteeing 100% post-programming functional yield.

The register preload algorithm is described for those users who wish to test programmed GAL devices using test equipment other than approved GAL programming equipment. As shown in the Register Preload Waveform in *Figure 5*, the preload sequence must not begin until the normal power-up reset operation has completed (after time t_{RESET}). The device is placed into preload mode by raising the "PRLD" input (pin* 13) to voltage V_{IES} , as specified in the Register Preload Specifications (Table III).

To preload the OLMC registers, a series of data bits are shifted into the device on the "SDIN" input (pin* 11), one bit for each OLMC in which registered output has been selected. (Non-registered OLMCs are bypassed.) The shift sequence is clocked by the rising edge of the "DCLK" input (pin* 1). The data stream is shifted in through the registered OLMC with the lowest corresponding pin number, and then "upward" through all remaining registered OLMCs in pin-number ascending order. Therefore, the first data bit in the series is ultimately loaded into the registered OLMC with the highest corresponding pin number, as shown in *Figure 4*.


*Applies to 24-pin DIP packages for GAL20V8; refer to the 28-lead PCC Connection Diagram for conversion.

Register Preload (Continued)

As the data series is shifted into the S_{DIN} input, the contents of all registers (in registered OLMCs) are shifted "upward" and out onto the " S_{DOUT} " output (pin* 15). Complete present-state information can be examined in this manner. Test fixtures can be devised to test several GAL devices in which the S_{DOUT} pin of each chip is connected to the S_{DIN} pin of the next, and all preload and present-state data can be shifted around a single serial loop.

Note that when shifting register data into S_{DIN} or out of S_{DOUT} , V_{IL}/V_{OL} = register reset (0), and V_{IH}/V_{OH} = register set (1). These 0 and 1 register states are always inverted (active-low) on the normal output pins regardless of the selected output polarity (polarity affects logic function values before register inputs).

* Applies to 24-pin DIP packages for GAL20V8; refer to the 28-lead PCC Connection Diagram for conversion.



TL/L/9343-17

** The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 k Ω resistor.

FIGURE 4. Output Register Preload Pinout


Register Preload Specifications

TABLE III

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IH}	Input Voltage (High)		2.40		V_{CC}	V
V_{IL}	Input Voltage (Low)		0.00		0.50	V
V_{IES}	Register Preload Input Voltage		14.5	15	15.5	V
V_{OH}	Output Voltage (High) (Note 1)				V_{CC}	V
V_{OL}	Output Voltage (Low) (Note 1)	$I_{OL} \leq 12 \text{ mA}$	0.00		0.50	V
I_{IH}, I_{IL}	Input Current (Programming)			± 1	± 10	μA
I_{OH}	High Level Output Current (Note 1)	$V_{OH} \leq V_{CC}$			10	μA
t_{PWV}	Verify Pulse Width		1	5	10	μs
t_D	Pulse Sequence Delay		1	5	10	μs
t_{RESET}	Register Reset Time from Valid V_{CC}				45	μs

Note 1: The S_{DOUT} output buffer is an open drain output. This pin should be terminated to V_{CC} with a 10k resistor.

Register Preload Waveforms




TL/L/9343-16

FIGURE 5

**The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 k Ω resistor.

OLMC Logic Diagram



TL/L/9343-53

*Applies to 24-pin DIP packages for GAL20V8; refer to the 28-lead PCC Connection Diagram for conversion.

FIGURE 6

OLMC Architecture Programming

TABLE IV

	"Small-PAL" Mode			"Registered-PAL" Mode			"Medium-PAL" Mode	
	Function		JEDEC Input Line #s (Note 1)	Function		JEDEC Input Line #s (Note 1)	Function	JEDEC Input Line #s (Note 1)
Pin 1	INPUT	INPUT	2, 3	CLOCK	CLOCK	2, 3	INPUT	2, 3
Pin 23	INPUT	INPUT	6, 7	INPUT	INPUT	6, 7	INPUT	6, 7
***Pin 22	OUTPUT*	INPUT	10, 11	REGISTER	I/O	6, 7	TRI-STATE**	
***Pin 21	OUTPUT*	INPUT	14, 15	REGISTER	I/O	10, 11	I/O	10, 11
***Pin 20	OUTPUT*	INPUT	18, 19	REGISTER	I/O	14, 15	I/O	14, 15
***Pin 19	OUTPUT*	NC		REGISTER	I/O	18, 19	I/O	18, 19
***Pin 18	OUTPUT*	NC		REGISTER	I/O	22, 23	I/O	22, 23
***Pin 17	OUTPUT*	INPUT	22, 23	REGISTER	I/O	26, 27	I/O	26, 27
***Pin 16	OUTPUT*	INPUT	26, 27	REGISTER	I/O	30, 31	I/O	30, 31
***Pin 15	OUTPUT*	INPUT	30, 31	REGISTER	I/O	34, 35	TRI-STATE**	
Pin 14	INPUT	INPUT	34, 35	INPUT	INPUT	38, 39	INPUT	34, 35
Pin 13	INPUT	INPUT	38, 39	\bar{G}	\bar{G}		INPUT	38, 39
	AC1 _n = 0	AC1 _n = 1		AC1 _n = 0	AC1 _n = 1		AC1 _n = 1	
	SYN = 1, ACO = 0			SYN = 0, ACO = 1			SYN = 1, ACO = 1	
	All outputs are combinatorial and always active.			At least one output is registered.			All I/O pins are combinatorial.	

Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-lead PCC Connection Diagram for conversion.


Note 1: All even and odd numbered JEDEC input line numbers correspond to true and complement array inputs, respectively.

*Active combinatorial output.


**TRI-STATE combinatorial output.

***AC1_n applies to these I/O pins only.

GAL20V8 Logic Diagram



USER ELECTRONIC SIGNATURE WORD:



SYN=2704
ACO=2705

JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

FIGURE 7

2

Programming Details

Understanding the information in this section is not essential when using approved programming equipment and software for developing GAL designs. This is a more thorough disclosure of the GAL architecture provided for direct JEDEC cell-map editing and diagnostic purposes. This section alone, however, does not contain sufficient information to implement the GAL programming algorithm. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

As mentioned in the Functional Description, the OLMC is responsible for selecting input and/or output paths, registered vs. combinatorial outputs, active-high or low polarity, and common vs. locally-controlled TRI-STATE control. Additionally, the OLMCs select between alternate logic array input paths to maintain JEDEC cell-map compatibility with either "small-PAL" or "medium-PAL" logic arrays.











The various configurations of the OLMCs are controlled by a set of programmable "architecture" cells, separate from the logic-defining array cells. Each GAL device contains two "global" architecture cells, "SYN" and "AC0", which affect all OLMCs. Each of the devices's eight OLMCs also contains two "local" cells, "AC1" and "XOR". The OLMC Logic Diagram in *Figure 6* shows how the architecture cells select the different paths through the OLMC.

The SYN bit controls whether a device will have any registered outputs (SYN = 0) or will be purely combinatorial (SYN = 1). The SYN bit determines whether device pins* 1 and 13 are used as the clock and global TRI-STATE control inputs (SYN = 0) or whether they are ordinary inputs (SYN = 1). The AC0 bit selects between the "Small-PAL" mode and the "Medium/Registered-PAL" modes. The function of the AC1 bits depend on the state of the AC0 bit. In "Small-PAL" mode (AC0 = 0), the AC1 bit in each OLMC determines whether the associated device pin is an output (AC1 = 0) or an input (AC1 = 1). In "Registered-PAL" mode (AC0 = 1), the AC1 bit determines whether each OLMC is registered (AC1 = 0) or combinatorial (AC1 = 1). In "Medium-PAL" mode (AC0 = 1), the AC1 bits in all OLMCs must be set to 1 (combinatorial). All of the valid architecture bit configurations are shown in the OLMC Architecture table (Table IV), which has the same familiar format used in the OLMC Selection table (Table I).

Independent of SYN, AC0 and the AC1 bits, the XOR bit in each OLMC selects between active-low (XOR = 0) or active-high (XOR = 1) output polarity.

* Applies to 24-pin DIP packages for GAL20V8; refer to the 28-lead PCC Connection Diagram for conversion.

Typical Performance Characteristics





GAL16V8A-10, -12, -15, -20 Generic Array Logic

General Description

The NSC E²CMOS™ GAL® device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 20-pin GAL16V8A features 8 programmable Output Logic Macrocells (OLMCs) allowing each TRI-STATE® output to be configured by the user. Additionally, the GAL16V8A is capable of emulating, in a functional/fuse map/parametric compatible device, all common 20-pin PAL® device architectures.

Programming is accomplished using readily available hardware and software tools. NSC guarantees a minimum 100 erase/write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability and functionality of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.

Features

- High performance E²CMOS technology
 - 10 ns maximum propagation delay
 - f_{CLK} = 62.5 MHz
 - 8 ns maximum from clock input to data output
 - TTL compatible 24 mA outputs
 - UltraMOS® III advanced CMOS technology
- 36% reduction in power
 - 115 mA max I_{CC}
- Electrically erasable cell technology
 - Reconfigurable logic
 - Reprogrammable cells
 - 100% tested/guaranteed 100% yields
 - High speed electrical erasure (<50 ms)
 - 20 year data retention
- Eight output logic macrocells
 - Maximum flexibility for complex logic designs
 - Programmable output polarity
 - Also emulates 20-pin PAL devices with full function/fuse map/parametric compatibility
- Preload and power-up reset of all registers
 - 100% functional testability
- Fully supported by National PLAN™ development software
- Security cell prevents copying logic
- Electronic signature for identification
- Same JEDEC map as GAL16V8


PAL Replacement by Device Type

"Small PAL" Mode				"Registered PAL" Mode			"Medium PAL" Mode
10L8	12L6	14L4	16L2	16R8	16R6	16R4	16L8
10H8	12H6	14H4	16H2	16RP8	16RP6	16RP4	16H8
10P8	12P6	14P4	16P2				16P8

PAL Replacement by Speed/Power

PAL			GAL
Speed Series	Speed	Power	Speed Version
D	10 ns	180 mA	10L (115 mA)
D (MIL)	15 ns	180 mA	15L (140 mA)
D2	15 ns	90 mA	15L (115 mA)
B	15 ns	180 mA	15L (115 mA)
D2 (MIL)	20 ns	90 mA	20L (140 mA)
B (MIL)	20 ns	180 mA	20L (140 mA)

Block Diagram—GAL16V8A



TL/L/9999-2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC}	-0.5V to +7.0V
Input Voltage (Note 2)	-2.5V to $V_{CC} + 1.0V$
Off-State Output Voltage (Note 2)	-2.5V to $V_{CC} + 1.0V$
Output Current	± 100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance	500V
$C_{ZAP} = 100$ pF	
$R_{ZAP} = 1500\Omega$	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-026 Rev. C	

Recommended Operating Conditions

SUPPLY VOLTAGE AND TEMPERATURE

Symbol	Parameter	Commercial			Industrial			Military			Units
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	4.5	5	5.5	4.5	5	5.5	V
T_A	Operating Free-Air Temperature	0	25	75	-40	25	85	-55	25		°C
T_C	Operating Case Temperature									125	°C

AC TIMING REQUIREMENTS

Symbol	Parameter	GAL16V8A-10L*		GAL16V8A-12L		GAL16V8A-15L		GAL16V8A-20L*		Units
		COM		COM		COM IND/MIL		IND/MIL		
		Min	Max	Min	Max	Min	Max	Min	Max	
t_{SU}	Set-Up Time (Input or Feedback before Clock)	10		12		12		15		ns
t_H	Hold Time (Input after Clock)	0		0		0		0		ns
t_W	Clock Pulse Width (High/Low)	8		8		10		12		ns
t_{CYCLE}	Clock Cycle Period (with Feedback) (Note 3)	18		22		24		30		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback	55.5		48.0		41.6		33.3	MHz
		Without Feedback	62.5		62.5		50.0		41.6	
f_I	Input Frequency (Note 5)		100.0		83.3		66.6		50.0	
t_{PR}	Clock Valid after Power-Up		100		100		100		100	ns

*Preliminary

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: $t_{CYCLE} = t_{SU} + t_{CLK}$

Note 4: f_{CLK} (with feedback) = $(t_{CYCLE})^{-1}$
 f_{CLK} (without feedback) = $(2 t_W)^{-1}$

Note 5: $f_I = (t_{PD})^{-1}$

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Conditions	Temperature Range	Min	Typ	Max	Units
V _{IH}	High Level Input Voltage			2.0		V _{CC} +1	V
V _{IL}	Low Level Input Voltage			-0.5		0.8	V
V _{OH}	High Level Output Voltage	V _{CC} = Min	I _{OH} = -3.2 mA	COM/IND	2.4		V
			I _{OH} = -2.0 mA	MIL	2.4		V
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 24 mA	COM/IND		0.5	V
			I _{OL} = 12 mA	MIL		0.5	V
I _{OZH}	High Level Off State Output Current	V _{CC} = Max, V _O = V _{CC} (Max)				10	μA
I _{OZL}	Low Level Off State Output Current	V _{CC} = Max, V _O = GND				-10	μA
I _I	Maximum Input Current	V _{CC} = Max, V _I = V _{CC} (Max)				10	μA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = V _{CC} (Max)				10	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = GND				-10	μA
I _{OS*}	Output Short Circuit Current	V _{CC} = 5.0V, V _O = GND		-30		-150	mA
I _{CC}	Supply Current	f = 25 MHz, V _{CC} = Max	COM			115	mA
			MIL/IND			140	mA
C _I	Input Capacitance	V _{CC} = 5.0V, V _I = 2.0V				8	pF
C _{I/O}	I/O Capacitance	V _{CC} = 5.0V, V _{I/O} = 2.0V				10	pF


*One output at a time for a maximum duration of one second.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Conditions	GAL16V8A-10L*		GAL16V8A-12L		GAL16V8A-15L		GAL16V8A-20L*		Units
			COM		COM		COM IND/MIL		IND/MIL		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD}	Input or Feedback to Combinatorial Output	S1 Closed, C _L = 50 pF		10		12		15		20	ns
t _{CLK}	Clock to Registered Output or Feedback	S1 Closed, C _L = 50 pF		8		10		12		15	ns
t _{PZXG}	\bar{G} ↓ to Registered Output Enabled	Active High: S1 Open, C _L = 50 pF Active Low: S1 Closed, C _L = 50 pF		10		10		15		18	ns
t _{PXZG}	\bar{G} ↑ to Registered Output Disabled	From V _{OH} : S1 Open, C _L = 5 pF From V _{OL} : S1 Closed, C _L = 5 pF		10		10		15		18	ns
t _{PZXI}	Input to Combinatorial Output Enabled via Product Term	Active High: S1 Open, C _L = 50 pF Active Low: S1 Closed, C _L = 50 pF		10		12		15		20	ns
t _{PXZI}	Input to Combinatorial Output Disabled via Product Term	From V _{OH} : S1 Open, C _L = 5 pF From V _{OL} : S1 Closed, C _L = 5 pF		10		12		15		20	ns
t _{RESET}	Power-Up to Registered Output High	S1 Closed, C _L = 50 pF		45		45		45		45	μs

*Preliminary

AC Test Load




TL/L/9999-10


- MIL
 R1 = 390
 R2 = 750
 COM/IND
 R1 = 200
 R2 = 390

Test Waveforms


Setup and Hold




Pulse Width



Propagation Delay



Enable and Disable



Notes:


C_L includes probe and jig capacitance.

V_T = 1.5V.

Test inputs have rise and fall times of 5 ns between 0.3V and 2.7V.


In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



TL/L/9999-15


Power-Up Reset Waveforms



TL/L/9999-16


Input/Output Schematics

Input Translator/Buffer




TL/L/9999-17

Phased Output Turn-On Circuit



TL/L/9999-18

Ordering Information



TL/L/9999-1

*-10 and -20 devices are Preliminary.
 **-20 devices are Military only.

GAL16V8A Block Diagram—DIP Connections




FIGURE 1

TL/L/9999-31

Functional Description

The GAL logic array consists of a programmable AND array with fixed OR-gate connections, similar to the bipolar PAL architecture. The logic array is organized as 16 complementary input lines crossing 64 "product term" lines with a programmable E²PROM cell at each intersection (2048 cells). Each programmable cell may establish a connection between an input line (true or complement phase of an array input signal) and a product term. A product term is satisfied (logically true) while all of the input lines "connected" to it are in the high logic state.

The 64 product terms are organized into eight output groups with eight terms each. Seven or eight of the product terms in each output group feed into an OR-gate to produce each output logic function; one of the product terms may instead be used to control the associated TRI-STATE device output. The fundamental transfer function of each GAL output is the familiar Boolean sum-of-products. Design development software is available which accepts Boolean equations and converts them automatically into GAL programming patterns.

As shown in the GAL16V8A Block Diagram (Figure 1), a total of eight output logic functions are available. Each of the AND/OR logic functions feeds into an "output logic macrocell" (OLMC). The eight OLMCs control the flow of input and output signals between the logic array and the device's I/O pins.

Under control of an OLMC, each output may be designated either registered or combinatorial (non-registered). In the registered output configuration, the logic function output

passes through a D-type flip-flop triggered by the rising edge of the clock input. Additionally, the logic function's output polarity may be designated active-low or active-high (adjusted before the register, if present). OLMC options such as these are selected using a set of programmable architecture control cells. These architecture cells are normally configured automatically by the development software or programming hardware.

All of the possible I/O configurations of the GAL16V8A are classified into three basic modes: "Small-PAL" mode, "Registered-PAL" mode and "Medium-PAL" mode. These modes correspond to the architectures of the PAL families which the GAL16V8A can emulate. The modes determine the mixture of OLMC configurations which can be selected for the device. The OLMC Selection table (Table I) lists which functions can be selected on the device pin* 1 and pins* 11 through 19 for each of the three modes. The logic diagrams in Figure 3 illustrate these OLMC functions.

"OUTPUT" represents the always-active combinatorial output configuration available in the "Small-PAL" mode. "REGISTER" is the registered output with register feedback available in the "Registered-PAL" mode. "I/O" is the combinatorial bidirectional I/O available in "Registered-PAL" and "Medium-PAL" modes. "TRI-STATE" is the TRI-STATE combinatorial output function appearing on pins* 12 and 19 in the "Medium-PAL" mode. "INPUT" in Table I denotes an OLMC used as a dedicated input only.

*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8A.

20-Lead PLCC Connection Diagram





FIGURE 2

TL/L/9999-20

OLMC Selection Table



TL/L/9999-21


TABLE I

"Small-PAL" Mode	"Registered-PAL" Mode	"Medium-PAL" Mode
INPUT	CLOCK	INPUT
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT	OUTPUT ENABLE (\bar{G})	INPUT

*Active combinatorial output

**TRI-STATE combinatorial output

PAL Replacement Configurations



TL/L/9999-22

**EMULATED
PAL PRODUCTS**

TABLE II


"Small PAL" Mode				"Registered-PAL" Mode			"Medium-PAL" Mode
INPUT	INPUT	INPUT	INPUT	CLOCK	CLOCK	CLOCK	INPUT
OUTPUT*	INPUT	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	INPUT	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
INPUT	INPUT	INPUT	INPUT	\bar{G}	\bar{G}	\bar{G}	INPUT
10L8	12L6	14L4	16L2	16R8	16R6	16R4	16L8
10H8	12H6	14H4	16H2	16RP8	16RP6	16RP4	16H8
10P8	12P6	14P4	16P2				16P8

*Active combinatorial output.

**TRI-STATE combinatorial output.


OLMC Configurations

OUTPUT (Active Combinatorial Output)




TL/L/9999-23

REGISTER (Registered Output)




TL/L/9999-24

I/O (Combinatorial Input/Output)



TL/L/9999-25

TRI-STATE (TRI-STATE Combinatorial Output)



TL/L/9999-26

FIGURE 3

Functional Description (Continued)

In the "Small-PAL" and "Medium-PAL" modes (Table I), pins* 1 and 11 are always dedicated inputs. In the "Registered-PAL" mode, however, pin* 1 becomes the clock input controlling all OLMC registers, and pin* 11 becomes the output enable (\bar{G}) input controlling the TRI-STATE outputs of all registered OLMCs. Within the "Small-PAL" and "Registered-PAL" modes in Table I, the functions of pins* 12 through 19 can be selected individually from either of the two functions listed. For example, in "Registered-PAL" mode, pins* 12 through 19 can each be designated as either a registered output or a combinatorial I/O. The "Medium-PAL" mode represents a single fixed configuration used to emulate combinatorial medium PAL devices (16L8, 16H8, 16P8).

Table II lists the bipolar PAL products which the GAL16V8A can emulate, and the specific input/output configurations used. This is just a subset, however, of all the configurations provided in Table I.

All registers in a GAL device are reset to the low state upon power-up. The active-low outputs, in turn, assume high logic levels (if enabled) regardless of the selected output polarity. This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible (within the specified time, t_{PR}) to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

It should be noted that the switching of any input not logically connected to a product term or logic function has no effect on the associated output logic state. To minimize power consumption, however, unused inputs should be connected to a stable logic level such as ground or V_{CC} (CMOS GAL inputs may be tied directly to the supply voltage without causing excessive loading conditions).

*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8A.

Clock/Input Frequency Specifications

The clock frequency (f_{CLK}) parameter listed in the Recommended Operating Conditions table specifies the maximum speed at which the GAL registers are guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e. based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period (t_w high + t_w low) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as

state machines, the minimum required cycle period ($t_{CYCLE} = f_{CLK}^{-1}$ with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

The input frequency (f_i) parameter specifies the maximum rate at which each GAL input can be toggled and still produce valid logic transitions on each combinatorial output. The f_i specification is derived as the inverse of the combinatorial propagation delay (t_{PD}).

Design Development Support

A variety of software tools and programming equipment is available to support the development of designs using GAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industry-standard JEDEC format ensures that the resulting cell-map file can be down-loaded into a variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

National strongly recommends using only approved programming hardware and software for developing GAL designs. Programming using unapproved equipment generally voids all guarantees. Approved programmers incorporate specialized programming algorithms that program the array and automatically configure the architecture cells. To ensure data retention and reliability, the programming algorithm also tracks the number of programming cycles to which each GAL device has been subjected since shipment, and stores this information automatically in the device.

The special GAL programming algorithm can also program a GAL device using a standard fuse-map developed for any of the emulated PAL products. PAL fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL device into the programming unit (provided the PAL device has not been secured). However, to utilize the full flexibility of the GAL architecture, true GAL development software (such as PLAN software) is recommended.

Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL logic array and OLMC are provided for direct map editing and diagnostic purposes (see "Programming Details"). For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

Security Cell

A security cell is provided on all GAL16V8A devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

Electronic Signature

Each GAL device contains an electronic signature word consisting of 64 bits of reprogrammable memory. The electronic signature word can be programmed to contain any identification information desired by the user. Some uses include pattern identification labels, revision numbers, dates, inventory control information, etc. The data stored in the electronic signature word has no effect on the functionality of the device. The information is read out of the device using the normal program verification procedure provided by the programming equipment. The information may be accessed at any time independent of the state of the security cell. National's PLAN development software allows electronic signature data to be entered by the user and downloaded to the programming equipment.

Bulk Erase

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells, security cell, and electronic signature information. The GAL device is thereby reverted back to its virgin state.

Latch-Up Protection

GAL devices are designed with an on-chip charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

To insure that no undesired bias conditions occur with P+ diffusions, a Latch-Lock™ power-up circuitry has been developed. The drain of all P channel devices normally connected to the device supply are now connected to an alternate supply that powers up after the device N-wells have been biased and the substrate has reached its negative clamp value. This prevents any hazardous bias conditions from developing in the power-up sequence. After power-up is complete, the Latch-Lock circuitry becomes dormant until a full power-down has occurred; this eliminates the chance of an unwanted P channel power-down during device operation.

Manufacturer Testing

Because of E²CMOS technology, GAL devices can be reprogrammed in milliseconds. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to datasheet specifications.

The testing procedure performed on all GAL devices by the manufacturer tests all aspects of device operation. Extensive testing of all programmable cells in the device include margin testing, internal verify, and program retention during high-temperature bake. All DC and AC parameters are tested at hot and cold temperatures using a variety of worst case logic and signal patterns. Functional tests include reprogramming each OLMC to all valid architectural configurations.

Register Preload

The register preload feature allows OLMC registers to be directly loaded with any desired data pattern. It also allows the present state of OLMC registers to be examined regardless of TRI-STATE control conditions. This simplifies testing of devices after programming. A device may be put into any desired register state at any point during the functional test sequence. The test sequence may then be resumed to verify proper next-state transitions. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. It may also shorten the overall test time significantly.

Register preload is not an operational mode and is not intended for board-level testing because elevated voltage levels must be applied to the device. The programming equipment normally provides the register preload capability as part of its functional test facility. Note that the testing of GAL devices after programming by the user may be considered unnecessary because all E²CMOS GAL products are completely tested by the manufacturer, guaranteeing 100% post-programming functional yield.

The register preload algorithm is described for those users who wish to test programmed GAL devices using test equipment other than approved GAL programming equipment. As shown in the Register Preload Waveform in *Figure 5*, the preload sequence must not begin until the normal power-up reset operation has completed (after time t_{RESET}). The device is placed into preload mode by raising the "PRLD" input (pin* 11) to voltage V_{IES} , as specified in the Register Preload Specifications (Table III).


To preload the OLMC registers, a series of data bits are shifted into the device on the "SDIN" input (pin* 9), one bit for each OLMC in which registered output has been selected. (Non-registered OLMCs are bypassed.) The shift sequence is clocked by the rising edge of the "DCLK" input (pin* 1). The data stream is shifted in through the registered OLMC with the lowest corresponding pin number, and then "upward" through all remaining registered OLMCs in pin-number ascending order. Therefore, the first data bit in the series is ultimately loaded into the registered OLMC with the highest corresponding pin number, as shown in *Figure 4*.

As the data series is shifted into the SDIN input, the contents of all registers (in registered OLMCs) are shifted "upward" and out onto the "SDOUT" output (pin* 12). Complete present-state information can be examined in this manner. Test fixtures can be devised to test several GAL devices in which the SDOUT pin of each chip is connected to the SDIN pin of the next, and all preload and present-state data can be shifted around a single serial loop.

Note that when shifting register data into SDIN or out of SDOUT, V_{IL}/V_{OL} = register reset (0), and V_{IH}/V_{OH} = register set (1). These 0 and 1 register states are always inverted (active-low) on the normal output pins regardless of the selected output polarity (polarity affects logic function values before register inputs).

*Applies to both 20-pin DIP and 20-lead PCC Packages for GAL16V8A.

Register Preload (Continued)



TL/L/9999-27

**The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 kΩ resistor.

FIGURE 4. Output Register Preload Pinout


Register Preload Specifications

TABLE III

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IH}	Input Voltage (High)		2.40		V _{CC}	V
V _{IL}	Input Voltage (Low)		0.00		0.50	V
V _{IES}	Registered Preload Input Voltage		14.5	15	15.5	V
V _{OH}	Output Voltage (High) (Note 1)				V _{CC}	V
V _{OL}	Output Voltage (Low) (Note 1)	I _{OL} ≤ 12 mA	0.00		0.50	V
I _{IH} , I _{IL}	Input Current (Programming)			± 1	± 10	μA
I _{OH}	High Level Output Current (Note 1)	V _{OH} ≤ V _{CC}			10	μA
t _{PWV}	Verify Pulse Width		1	5	10	μs
t _D	Pulse Sequence Delay		1	5	10	μs
t _{RESET}	Register Reset Time from Valid V _{CC}				45	μs

Note 1: The S_{DOUT} output buffer is an open drain output. This pin should be terminated to V_{CC} with a 10k resistor.

Register Preload Waveforms



TL/L/9999-28

**The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 kΩ resistor.

FIGURE 5

Programming Details

Understanding the information in this section is not essential when using approved programming equipment and software for developing GAL designs. This is a more thorough disclosure of the GAL architecture provided for direct JEDEC cell-map editing and diagnostic purposes. This section alone, however, does not contain sufficient information to implement the GAL programming algorithm. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

As mentioned in the Functional Description, the OLMC is responsible for selecting input and/or output paths, registered vs. combinatorial outputs, active-high or low polarity, and common vs. locally-controlled TRI-STATE control. Additionally, the OLMCs select between alternate logic array input paths to maintain JEDEC cell-map compatibility with either "small-PAL" or "medium-PAL" logic arrays.


The various configurations of the OLMCs are controlled by a set of programmable "architecture" cells, separate from the logic-defining array cells. Each GAL device contains two "global" architecture cells, "SYN" and "AC0", which affect all OLMCs. Each of the device's eight OLMCs also contains two "local" cells, "AC1" and "XOR". The OLMC Logic Diagram in *Figure 6* shows how the architecture cells select the different paths through the OLMC.

The SYN bit controls whether a device will have any registered outputs (SYN = 0) or will be purely combinatorial (SYN = 1). The SYN bit determines whether device pins* 1 and 11 are used as the clock and global TRI-STATE control inputs (SYN=0) or whether they are ordinary inputs (SYN=1). The AC0 bit selects between the "Small-PAL" mode and the "Medium/Registered-PAL" modes. The function of the AC1 bits depend on the state of the AC0 bit. In "Small-PAL" mode (AC0=0), the AC1 bit in each OLMC determines whether the associated device pin is an output (AC1=0) or an input (AC1=1). In "Registered-PAL" mode (AC0=1), the AC1 bit determines whether each OLMC is registered (AC1=0) or combinatorial (AC1=1). In "Medium-PAL" mode (AC0=1), the AC1 bits in all OLMCs must be set to 1 (combinatorial). All of the valid architecture bit configurations are shown in the OLMC Architecture table (Table IV), which has the same familiar format used in the OLMC Selection table (Table I).

Independent of SYN, AC0 and the AC1 bits, the XOR bit in each OLMC selects between active-low (XOR=0) or active-high (XOR=1) output polarity.

*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8A.

OLMC Logic Diagram



*Applies to both 20-pin DIP and 20-lead PCC packages for GAL16V8A.

TL/L/9999-29

FIGURE 6

OLMC Architecture Programming

TABLE IV

	"Small-PAL" Mode			"Registered-PAL" Mode			"Medium-PAL" Mode	
	Function		JEDEC Input Line #s (Note 1)	Function		JEDEC Input Line #s (Note 1)	Function	JEDEC Input Lines #s (Note 1)
Pin 1	INPUT	INPUT	2,3	CLOCK	CLOCK		INPUT	2,3
*** Pin 19	OUTPUT*	INPUT	6,7	REGISTER	I/O	2,3	TRI-STATE**	
*** Pin 18	OUTPUT*	INPUT	10,11	REGISTER	I/O	6,7	I/O	6,7
*** Pin 17	OUTPUT*	INPUT	14,15	REGISTER	I/O	10,11	I/O	10,11
*** Pin 16	OUTPUT*	NC		REGISTER	I/O	14,15	I/O	14,15
*** Pin 15	OUTPUT*	NC		REGISTER	I/O	18,19	I/O	18,19
*** Pin 14	OUTPUT*	INPUT	18,19	REGISTER	I/O	22,23	I/O	22,23
*** Pin 13	OUTPUT*	INPUT	22,23	REGISTER	I/O	26,27	I/O	26,27
*** Pin 12	OUTPUT*	INPUT	26,27	REGISTER	I/O	30,13	TRI-STATE**	
Pin 11	INPUT	INPUT	30,31	\bar{G}	\bar{G}		INPUT	30,31
	$AC1_n = 0$	$AC1_n = 1$		$AC1_n = 0$	$AC1_n = 1$		$AC1_n = 1$	
	SYN = 1, AC0 = 0			SYN = 0, AC0 = 1			SYN = 1, AC0 = 1	
	All outputs are combinatorial and always active.			At least one output is registered.			All I/O pins are combinatorial.	

Note: Pin numbers above apply to both 20-pin DIP and 20-lead PCC packages for GAL16V8A.


Note 1: All even and odd numbered JEDEC input line numbers correspond to true and complement array inputs, respectively.

*Active combinatorial output.


**TRI-STATE combinatorial output.

*** $AC1_n$ applies to these I/O pins only.

GAL16V8A Logic Diagram



USER ELECTRONIC SIGNATURE WORD:



SYN=2192
ACO=2193

JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/9999-32

FIGURE 7

GAL20V8A-10, -12, -15, -20 Generic Array Logic

General Description

The NSC E²CMOS™ GAL® device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 24-pin GAL20V8A features 8 programmable Output Logic Macrocells (OLMCs) allowing each TRI-STATE® output to be configured by the user. Additionally, the GAL20V8A is capable of emulating, in a functional/fuse map/parametric compatible device, the most popular 24-pin PAL® device architectures.

Programming is accomplished using readily available hardware and software tools. NSC guarantees a minimum 100 erase/write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.

Features

- High performance E²CMOS technology
 - 10 ns maximum propagation delay
 - $f_{CLK} = 62.5$ MHz
 - 8 ns maximum from clock input to data output
 - TTL compatible 24 mA outputs
 - UltraMOS® III advanced CMOS technology
- 36% reduction in power
 - 115 mA max I_{CC}
- Electrically erasable cell technology
 - Reconfigurable logic
 - Reprogrammable cells
 - 100% tested/guaranteed 100% yields
 - High speed electrical erasure (<50 ms)
 - 20 year data retention
- Eight output logic macrocells
 - Maximum flexibility for complex logic designs
 - Programmable output polarity
 - Also emulates 24-pin PAL devices with full function/fuse map/parametric compatibility
- Preload and power-up reset of all registers
 - 100% functional testability
- Fully supported by National PLAN™ development software
- Security cell prevents copying logic
- Electronic signature for identification
- Same JEDEC map as GAL20V8


PAL Replacement by Device Type

"Small PAL" Mode				"Registered PAL" Mode			"Medium PAL" Mode
14L8	16L6	18L4	20L2	20R8	20R6	20R4	20L8
14H8	16H6	18H4	20H2	20RP8	20RP6	20RP4	20H8
14P8	16P6	18P4	20P2				20P8

PAL Replacement by Speed/Power

Speed Series	PAL		GAL
	Speed	Power	Speed Version
D	10 ns	180 mA	10L (115 mA)
D (MIL)	15 ns	180 mA	15L (140 mA)
D2	15 ns	105 mA	15L (115 mA)
B	15 ns	180 mA	15L (115 mA)
D2 (MIL)	20 ns	105 mA	20L (140 mA)
B (MIL)	20 ns	180 mA	20L (140 mA)

Block Diagram—GAL20V8A



TL/L/10000-1

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7.0V
Input Voltage (Note 2)	-2.5V to V _{CC} + 1.0V
Off-State Output Voltage (Note 2)	-2.5V to V _{CC} + 1.0V
Output Current	± 100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance	500V
C _{ZAP} = 100 pF	
R _{ZAP} = 1500Ω	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028 Rev. C	

Recommended Operating Conditions

SUPPLY VOLTAGE AND TEMPERATURE

Symbol	Parameter	Commercial			Industrial			Military			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V _{CC}	Supply Voltage	4.75	5	5.25	4.5	5	5.5	4.5	5	5.5	V
T _A	Operating Free-Air Temperature	0	25	75	-40	25	85	-55	25		°C
T _C	Operating Case Temperature									125	°C

AC TIMING REQUIREMENTS

Symbol	Parameter	GAL20V8A-10L*		GAL20V8A-12L		GAL20V8A-15L		GAL20V8A-20L*		Units
		COM		COM		COM IND/MIL		IND/MIL		
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{SU}	Set-Up Time (Input or Feedback before Clock)	10		12		12		15		ns
t _H	Hold Time (Input after Clock)	0		0		0		0		ns
t _w	Clock Pulse Width (High/Low)	8		8		10		12		ns
t _{CYCLE}	Clock Cycle Period (with Feedback) (Note 3)	18		22		24		30		ns
f _{CLK}	Clock Frequency (Note 4)	With Feedback	55.5		48.0		41.6		33.3	MHz
		Without Feedback	62.5		62.5		50.0		41.6	
f _I	Input Frequency (Note 5)		100.0		83.3		66.6		50.0	
t _{PR}	Clock Valid after Power-Up		100		100		100		100	ns

*Preliminary

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: t_{CYCLE} = t_{SU} + t_{CLK}

Note 4: f_{CLK} (with feedback) = (t_{CYCLE})⁻¹

f_{CLK} (without feedback) = (2 t_w)⁻¹

Note 5: f_I = (t_{PD})⁻¹

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Conditions	Temperature Range	Min	Typ	Max	Units
V _{IH}	High Level Input Voltage			2.0		V _{CC} +1	V
V _{IL}	Low Level Input Voltage			-0.5		0.8	V
V _{OH}	High Level Output Voltage	V _{CC} = Min	I _{OH} = -3.2 mA	COM/IND	2.4		V
			I _{OH} = -2.0 mA	MIL	2.4		V
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 24 mA	COM/IND		0.5	V
			I _{OL} = 12 mA	MIL		0.5	V
I _{OZH}	High Level Off State Output Current	V _{CC} = Max, V _O = V _{CC} (Max)				10	μA
I _{OZL}	Low Level Off State Output Current	V _{CC} = Max, V _O = GND				-10	μA
I _I	Maximum Input Current	V _{CC} = Max, V _I = V _{CC} (Max)				10	μA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = V _{CC} (Max)				10	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = GND				-10	μA
I _{OS} *	Output Short Circuit Current	V _{CC} = 5.0V, V _O = GND		-30		-150	mA
I _{CC}	Supply Current	f = 25 MHz, V _{CC} = Max	COM			115	mA
			MIL/IND			140	mA
C _I	Input Capacitance	V _{CC} = 5.0V, V _I = 2.0V				8	pF
C _{I/O}	I/O Capacitance	V _{CC} = 5.0V, V _{I/O} = 2.0V				10	pF


*One output at a time for a maximum duration of one second.

Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Conditions	GAL20V8A-10L*		GAL20V8A-12L		GAL20V8A-15L		GAL20V8A-20L*		Units
			COM		COM		COM IND/MIL		IND/MIL		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD}	Input or Feedback to Combinatorial Output	S1 Closed, C _L = 50 pF		10		12		15		20	ns
t _{CLK}	Clock to Registered Output or Feedback	S1 Closed, C _L = 50 pF		8		10		12		15	ns
t _{PZXG}	\bar{G} ↓ to Registered Output Enabled	Active High; S1 Open, C _L = 50 pF Active Low; S1 Closed, C _L = 50 pF		10		10		15		18	ns
t _{PXZG}	\bar{G} ↑ to Registered Output Disabled	From V _{OH} ; S1 Open, C _L = 5 pF From V _{OL} ; S1 Closed, C _L = 5 pF		10		10		15		18	ns
t _{PZXI}	Input to Combinatorial Output Enabled via Product Term	Active High; S1 Open, C _L = 50 pF Active Low; S1 Closed, C _L = 50 pF		10		12		15		20	ns
t _{PXZI}	Input to Combinatorial Output Disabled via Product Term	From V _{OH} ; S1 Open, C _L = 5 pF From V _{OL} ; S1 Closed, C _L = 5 pF		10		12		15		20	ns
t _{RESET}	Power-Up to Registered Output High	S1 Closed, C _L = 50 pF		45		45		45		45	μs

*Preliminary

AC Test Load







MIL
 R1 = 390
 R2 = 750

COM'L/IND
 R1 = 200
 R2 = 390


TL/L/10000-10

Test Waveforms




Notes:
 CL includes probe and jig capacitance.
 VT = 1.5V.
 Test inputs have rise and fall times of 5 ns between 0.3V and 2.7V.
 In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms



TL/L/10000-15


Power-Up Reset Waveforms



TL/L/10000-16

Input/Output Schematics


Input Translator/Buffer



TL/L/10000-17


Input/Output Schematics (Continued)

Phased Output Turn-On Circuit



TL/L/10000-18

Ordering Information



TL/L/10000-2

*-10 and -20 devices are Preliminary.

**20 devices are Military only.

Functional Description

The GAL logic array consists of a programmable AND array with fixed OR-gate connections, similar to the bipolar PAL architecture. The logic array is organized as 20 complementary input lines crossing 64 "product term" lines with a programmable E²PROM cell at each intersection (2560 cells). Each programmable cell may establish a connection between an input line (true or complement phase of an array input signal) and a product term. A product term is satisfied (logically true) while all of the input lines "connected" to it are in the high logic state.

The 64 product terms are organized into eight output groups with eight terms each. Seven or eight of the product terms in each output group feed into an OR-gate to produce each output logic function; one of the product terms may instead be used to control the associated TRI-STATE device output. The fundamental transfer function of each GAL output is the familiar Boolean sum-of-products. Design development software is available which accepts Boolean equations and converts them automatically into GAL programming patterns.

As shown in the GAL20V8A Block Diagram (*Figure 1*), a total of eight output logic functions are available. Each of the AND/OR logic functions feeds into an "output logic macrocell" (OLMC). The eight OLMCs control the flow of input and output signals between the logic array and the device's I/O pins.

Under control of an OLMC, each output may be designated either registered or combinatorial (non-registered). In the registered output configuration, the logic function output passes through a D-type flip-flop triggered by the rising edge of the clock input. Additionally, the logic function's output polarity may be designated active-low or active-high (adjusted before the register, if present). OLMC options such as these are selected using a set of programmable architecture control cells. These architecture cells are normally configured automatically by the development software or programming hardware.

All of the possible I/O configurations of the GAL20V8A are classified into three basic modes: "Small-PAL" mode, "Registered-PAL" mode and "Medium-PAL" mode. These modes correspond to the architectures of the PAL families which the GAL20V8A can emulate. The modes determine the mixture of OLMC configurations which can be selected for the device. The OLMC Selection table (Table I) lists which functions can be selected on device pins* 1, 13 and 15 through 22 for each of the three modes. The logic diagrams in *Figure 3* illustrate these OLMC functions.

"OUTPUT" represents the always-active combinatorial output configuration available in the "Small-PAL" mode. "REGISTER" is the registered output with register feedback available in the "Registered-PAL" mode. "I/O" is the combinatorial bidirectional I/O available in "Registered-PAL" and "Medium-PAL" modes. "TRI-STATE" is the TRI-STATE combinatorial output function appearing on pins* 15 and 22 in the "Medium-PAL" mode. "INPUT" in Table I denotes an OLMC used as a dedicated input only.

In the "Small-PAL" and "Medium-PAL" modes (Table I), pins* 1 and 13 are always dedicated inputs. In the "Registered-PAL" mode, however, pin* 1 becomes the clock input controlling all OLMC registers, and pin* 13 becomes the output enable (\bar{G}) input controlling the TRI-STATE outputs of all registered OLMCs. Within the "Small-PAL" and "Registered-PAL" modes in Table I, the functions of pins* 15 through 22 can be selected individually from either of the two functions listed. For example, in "Registered-PAL" mode, pins* 15 through 22 can each be designated as either a registered output or a combinatorial I/O. The "Medium-PAL" mode represents a single fixed configuration used to emulate combinatorial medium PAL devices (20L8, 20H8, 20P8).

Table II lists the bipolar PAL products which the GAL20V8A can emulate, and the specific input/output configurations used. This is just a subset, however, of all the configurations provided in Table I.

All registers in a GAL device are reset to the low state upon power-up. The active-low outputs, in turn, assume high logic levels (if enabled) regardless of the selected output polarity. This may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible (within the specified time, t_{PD}) to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.

It should be noted that the switching of any input not logically connected to a product term or logic function has no effect on the associated output logic state. To minimize power consumption, however, unused inputs should be connected to a stable logic level such as ground or V_{CC} (CMOS GAL inputs may be tied directly to the supply voltage without causing excessive loading conditions).

* Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.

GAL20V8A Block Diagram—DIP Connections





FIGURE 1

TL/L/10000-19

28-Lead PLCC Connection Diagram



TL/L/10000-20

FIGURE 2

Clock/Input Frequency Specifications

The clock frequency (f_{CLK}) parameter listed in the Recommended Operating Conditions table specifies the maximum speed at which the GAL registers are guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e. based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period (t_w high + t_w low) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period ($t_{CYCLE} = f_{CLK}^{-1}$ with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

The input frequency (f_i) parameter specifies the maximum rate at which each GAL input can be toggled and still produce valid logic transitions on each combinatorial output. The f_i specification is derived as the inverse of the combinatorial propagation delay (t_{PD}).

Design Development Support

A variety of software tools and programming equipment is available to support the development of designs using GAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industry-standard JEDEC format ensures that the resulting cell-map file can be down-loaded into a variety of program-

ming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

National strongly recommends using only approved programming hardware and software for developing GAL designs. Programming using unapproved equipment generally voids all guarantees. Approved programmers incorporate specialized programming algorithms that program the array and automatically configure the architecture cells. To ensure data retention and reliability, the programming algorithm also tracks the number of programming cycles to which each GAL device has been subjected since shipment, and stores this information automatically in the device.

The special GAL programming algorithm can also program a GAL device using a standard fuse-map developed for any of the emulated PAL products. PAL fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL device into the programming unit (provided the PAL device has not been secured). However, to utilize the full flexibility of the GAL architecture, true GAL development software (such as PLAN software) is recommended.

Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL logic array and OLMC are provided for direct map editing and diagnostic purposes (see "Programming Details"). For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

OLMC Selection Table




TABLE I

"Small-PAL" Mode	"Registered-PAL" Mode	"Medium-PAL" Mode
INPUT	CLOCK	INPUT
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	I/O
INPUT or OUTPUT*	REGISTER or I/O	TRI-STATE**
INPUT	OUTPUT ENABLE (\bar{G})	INPUT


* Active combinatorial output

**TRI-STATE combinatorial output

Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-lead PCC Connection Diagram for conversion.

PAL Replacement Configurations

TABLE II



Emulated
PAL Products

"Small-PAL" Mode				"Registered-PAL" Mode			"Medium-PAL" Mode
INPUT	INPUT	INPUT	INPUT	CLOCK	CLOCK	CLOCK	INPUT
OUTPUT*	INPUT	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	OUTPUT*	OUTPUT*	INPUT	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	OUTPUT*	OUTPUT*	REGISTER	REGISTER	REGISTER	I/O
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	OUTPUT*	INPUT	INPUT	REGISTER	REGISTER	I/O	I/O
OUTPUT*	INPUT	INPUT	INPUT	REGISTER	I/O	I/O	TRI-STATE**
INPUT	INPUT	INPUT	INPUT	\bar{G}	\bar{G}	\bar{G}	INPUT
14L8	16L6	18L4	20L2	20R8	20R6	20R4	20L8
14H8	16H6	18H4	20H2	20RP8	20RP6	20RP4	20H8
14P8	16P6	18P4	20P2				20P8


* Active combinatorial output.

**TRI-STATE combinatorial output.


Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-pin PCC Connection Diagram for conversion.

OLMC Configurations


OUTPUT (Active Combinatorial Output)



REGISTER (Registered Output)



I/O (Combinatorial Input/Output)



TRI-STATE (TRI-STATE Combinatorial Output)




FIGURE 3

Security Cell

A security cell is provided on all GAL20V8A devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

Electronic Signature

Each GAL device contains an electronic signature word consisting of 64 bits of reprogrammable memory. The electronic signature word can be programmed to contain any identification information desired by the user. Some uses include pattern identification labels, revision numbers, dates, inventory control information, etc. The data stored in the electronic signature word has no effect on the functionality of the device. The information is read out of the device using the normal program verification procedure provided by the programming equipment. The information may be accessed at any time independent of the state of the security cell. National's PLAN development software allows electronic signature data to be entered by the user and downloaded to the programming equipment.

Bulk Erase

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells, security cell, and electronic signature information. The GAL device is thereby reverted back to its virgin state.

Latch-Up Protection

GAL devices are designed with an on-chip charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

To insure that no undesired bias conditions occur with P+ diffusions, a Latch-Lock™ power-up circuitry has been developed. The drain of all P channel devices normally connected to the device supply are now connected to an alternate supply that powers up after the device N-wells have been biased and the substrate has reached its negative clamp value. This prevents any hazardous bias conditions from developing in the power-up sequence. After power-up is complete, the Latch-Lock circuitry becomes dormant until a full power-down has occurred; this eliminates the chance of an unwanted P channel power-down during device operation.

Manufacturer Testing

Because of E²CMOS technology, GAL devices can be reprogrammed in milliseconds. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every

programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to datasheet specifications.

The testing procedure performed on all GAL devices by the manufacturer tests all aspects of device operation. Extensive testing of all programmable cells in the device include margin testing, internal verify, and program retention during high-temperature bake. All DC and AC parameters are tested at hot and cold temperatures using a variety of worst-case logic and signal patterns. Functional tests include reprogramming each OLMC to all valid architectural configurations.

Register Preload

The register preload feature allows OLMC registers to be directly loaded with any desired data pattern. It also allows the present state of OLMC registers to be examined regardless of TRI-STATE control conditions. This simplifies testing of devices after programming. A device may be put into any desired register state at any point during the functional test sequence. The test sequence may then be resumed to verify proper next-state transitions. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. It may also shorten the overall test time significantly.

Register preload is not an operational mode and is not intended for board-level testing because elevated voltage levels must be applied to the device. The programming equipment normally provides the register preload capability as part of its functional test facility. Note that the testing of GAL devices after programming by the user may be considered unnecessary because all E²CMOS GAL products are completely tested by the manufacturer, guaranteeing 100% post-programming functional yield.

The register preload algorithm is described for those users who wish to test programmed GAL devices using test equipment other than approved GAL programming equipment. As shown in the Register Preload Waveform in *Figure 5*, the preload sequence must not begin until the normal power-up reset operation has completed (after time t_{RESET}). The device is placed into preload mode by raising the "PRLD" input (pin* 13) to voltage V_{IES} , as specified in the Register Preload Specifications (Table III).

To preload the OLMC registers, a series of data bits are shifted into the device on the "SDIN" input (pin* 11), one bit for each OLMC in which registered output has been selected. (Non-registered OLMCs are bypassed.) The shift sequence is clocked by the rising edge of the "DCLK" input (pin* 1). The data stream is shifted in through the registered OLMC with the lowest corresponding pin number, and then "upward" through all remaining registered OLMCs in pin-number ascending order. Therefore, the first data bit in the series is ultimately loaded into the registered OLMC with the highest corresponding pin number, as shown in *Figure 4*.


*Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.

Register Preload (Continued)

As the data series is shifted into the S_{DIN} input, the contents of all registers (in registered OLMCs) are shifted "upward" and out onto the " S_{DOUT} " output (pin* 15). Complete present-state information can be examined in this manner. Test fixtures can be devised to test several GAL devices in which the S_{DOUT} pin of each chip is connected to the S_{DIN} pin of the next, and all preload and present-state data can be shifted around a single serial loop.

Note that when shifting register data into S_{DIN} or out of S_{DOUT} , V_{IL}/V_{OL} = register reset (0), and V_{IH}/V_{OH} = register set (1). These 0 and 1 register states are always inverted (active-low) on the normal output pins regardless of the selected output polarity (polarity affects logic function values before register inputs).

*Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.



TL/L/10000-27

**The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 k Ω resistor.

FIGURE 4. Output Register Preload Pinout

Register Preload Specifications

TABLE III

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IH}	Input Voltage (High)		2.40		V_{CC}	V
V_{IL}	Input Voltage (Low)		0.00		0.50	V
V_{IES}	Register Preload Input Voltage		14.5	15	15.5	V
V_{OH}	Output Voltage (High) (Note 1)				V_{CC}	V
V_{OL}	Output Voltage (Low) (Note 1)	$I_{OL} \leq 12$ mA	0.00		0.50	V
I_{IH}, I_{IL}	Input Current (Programming)			± 1	± 10	μ A
I_{OH}	High Level Output Current (Note 1)	$V_{OH} \leq V_{CC}$			10	μ A
t_{PWV}	Verify Pulse Width		1	5	10	μ s
t_D	Pulse Sequence Delay		1	5	10	μ s
t_{RESET}	Register Reset Time from Valid V_{CC}				45	μ s

Note 1: The S_{DOUT} output buffer is an open drain output. This pin should be terminated to V_{CC} with a 10k resistor.

Register Preload Waveforms





FIGURE 5

TL/L/10000-28

**The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 k Ω resistor.

OLMC Logic Diagram



*Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.

TL/L/10000-29

FIGURE 6

OLMC Architecture Programming

TABLE IV

	"Small-PAL" Mode			"Registered-PAL" Mode			"Medium-PAL" Mode	
	Function		JEDEC Input Line #s (Note 1)	Function		JEDEC Input Line #s (Note 1)	Function	JEDEC Input Line #s (Note 1)
Pin 1	INPUT		2, 3	CLOCK	CLOCK		INPUT	2, 3
Pin 23	INPUT		6, 7	INPUT	INPUT	2, 3	INPUT	6, 7
***Pin 22	OUTPUT*	INPUT	10, 11	REGISTER	I/O	6, 7	TRI-STATE**	
***Pin 21	OUTPUT*	INPUT	14, 15	REGISTER	I/O	10, 11	I/O	10, 11
***Pin 20	OUTPUT*	INPUT	18, 19	REGISTER	I/O	14, 15	I/O	14, 15
***Pin 19	OUTPUT*	NC		REGISTER	I/O	18, 19	I/O	18, 19
***Pin 18	OUTPUT*	NC		REGISTER	I/O	22, 23	I/O	22, 23
***Pin 17	OUTPUT*	INPUT	22, 23	REGISTER	I/O	26, 27	I/O	26, 27
***Pin 16	OUTPUT*	INPUT	26, 27	REGISTER	I/O	30, 31	I/O	30, 31
***Pin 15	OUTPUT*	INPUT	30, 31	REGISTER	I/O	34, 35	TRI-STATE**	
Pin 14	INPUT	INPUT	34, 35	INPUT	INPUT	38, 39	INPUT	34, 35
Pin 13	INPUT	INPUT	38, 39	\bar{G}	\bar{G}		INPUT	38, 39
	$AC1_n = 0$	$AC1_n = 1$		$AC1_n = 0$	$AC1_n = 1$		$AC1_n = 1$	
	SYN = 1, ACO = 0			SYN = 0, ACO = 1			SYN = 1, ACO = 1	
	All outputs are combinatorial and always active.			At least one output is registered.			All I/O pins are combinatorial.	

Note: Pin numbers above apply to 24-pin DIP packages; refer to the 28-lead PCC Connection Diagram for conversion.



Note 1: All even and odd numbered JEDEC input line numbers correspond to true and complement array inputs, respectively.

*Active combinatorial output.

**TRI-STATE combinatorial output.

*** $AC1_n$ applies to these I/O pins only.

GAL20V8A Logic Diagram



SYN=2704
AC0=2705

JEDEC Logic Array Cell Number = Product Line First Cell Number + Input Line Number

TL/L/10000-30

FIGURE 7

Programming Details

Understanding the information in this section is not essential when using approved programming equipment and software for developing GAL designs. This is a more thorough disclosure of the GAL architecture provided for direct JEDEC cell-map editing and diagnostic purposes. This section alone, however, does not contain sufficient information to implement the GAL programming algorithm. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

As mentioned in the Functional Description, the OLMC is responsible for selecting input and/or output paths, registered vs. combinatorial outputs, active-high or low polarity, and common vs. locally-controlled TRI-STATE control. Additionally, the OLMCs select between alternate logic array input paths to maintain JEDEC cell-map compatibility with either "small-PAL" or "medium-PAL" logic arrays.

The various configurations of the OLMCs are controlled by a set of programmable "architecture" cells, separate from the logic-defining array cells. Each GAL device contains two "global" architecture cells, "SYN" and "AC0", which affect all OLMCs. Each of the devices's eight OLMCs also contains two "local" cells, "AC1" and "XOR". The OLMC Logic Diagram in *Figure 6* shows how the architecture cells select the different paths through the OLMC.

The SYN bit controls whether a device will have any registered outputs (SYN = 0) or will be purely combinatorial (SYN = 1). The SYN bit determines whether device pins* 1 and 13 are used as the clock and global TRI-STATE control inputs (SYN = 0) or whether they are ordinary inputs (SYN = 1). The AC0 bit selects between the "Small-PAL" mode and the "Medium/Registered-PAL" modes. The function of the AC1 bits depend on the state of the AC0 bit. In "Small-PAL" mode (AC0 = 0), the AC1 bit in each OLMC determines whether the associated device pin is an output (AC1 = 0) or an input (AC1 = 1). In "Registered-PAL" mode (AC0 = 1), the AC1 bit determines whether each OLMC is registered (AC1 = 0) or combinatorial (AC1 = 1). In "Medium-PAL" mode (AC0 = 1), the AC1 bits in all OLMCs must be set to 1 (combinatorial). All of the valid architecture bit configurations are shown in the OLMC Architecture table (Table IV), which has the same familiar format used in the OLMC Selection table (Table I).

Independent of SYN, AC0 and the AC1 bits, the XOR bit in each OLMC selects between active-low (XOR = 0) or active-high (XOR = 1) output polarity.

*Applies to 24-pin DIP packages for GAL20V8A; refer to the 28-lead PCC Connection Diagram for conversion.

GAL22V10, -15, -20, -25, -30 Generic Array Logic

General Description

The NSC E²CMOS™ GAL® devices combine a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 24-pin GAL22V10 features 22 inputs, and 10 programmable Output Logic Macro Cells (OLMCs) allowing each TRI-STATE® output to be configured by the user. The architecture of each output is user-programmable for registered or combinatorial operation, active high or low polarity, and as an input, output or bidirectional I/O. This architecture features variable product term distribution, from 8 to 16 logical product terms to each output, as shown in the logic diagram. CMOS circuitry allows the GAL22V10 to consume just 90 mA typical I_{CC} which represents a 50% saving in power when compared to its bipolar counterparts. Synchronous preset and asynchronous reset product terms have been added which are common to all output registers to enhance system operation. The GAL22V10 is directly compatible with the bipolar PAL22V10 in terms of functionality, fuse map, pinout, and electrical characteristics.


Programming is accomplished using industry standard available hardware and software tools. NSC guarantees a minimum 100 erase/write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability of all GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.


Features

- High performance E²CMOS technology
 - 15 ns maximum propagation delay
 - $f_{max} = 50$ MHz with feedback
 - 8 ns maximum from clock input to data output
 - TTL compatible 16 mA outputs
 - UltraMOS® III advanced CMOS technology
 - Internal pull-up resistor on all pins
- Electrically erasable cell technology
 - Reconfigurable logic
 - Reprogrammable cells
 - 100% tested/guaranteed 100% yields
 - High speed electrical erasure (<50 ms)
 - 20 year data retention
- Ten output logic macrocells
 - Maximum Flexibility
 - Programmable output polarity
 - Maximum flexibility for complex logic designs
 - Full function/fuse map/parametric compatibility with PAL22V10 devices
- Variable product term distribution
 - From 8 to 16 product terms per output data function
- Synchronous preset and asynchronous reset to all registers
- Preload and power-up reset of all registers
 - 100% functional testability
- Fully supported by National PLAN™ and other industry standard development software
- Security cell prevents copying logic

Ordering Information



Block Diagram—GAL22V10



TL/L/10406-2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) (Note 2)	-0.5V to +7.0V
Input Voltage (Note 2)	-2.5V to V_{CC} + 1.0V
Off-State Output Voltage (Note 2)	-2.5V to V_{CC} + 1.0V
Output Current	± 100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	-65°C to +125°C
Junction Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance	TBD
CZAP	= 100 pF
RZAP	= 1500 Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions**SUPPLY VOLTAGE AND TEMPERATURE**

Symbol	Parameter	Commercial			Industrial			Military			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	4.5	5	5.5	4.5	5	5.5	V
T_A	Operating Free-Air Temperature	0	25	75	-40	25	85	-55	25		°C
T_C	Operating Case Temperature									125	°C

AC TIMING REQUIREMENTS

Symbol	Parameter	GAL22V10-15L		GAL22V10-20L		GAL22V10-25L		GAL22V10-30L		Units
		COM		IND/MIL		COM		IND/MIL		
		Min	Max	Min	Max	Min	Max	Min	Max	
t_{SU}	Set-Up Time (Input or Feedback before Clock)	12		15		20		25		ns
t_H	Hold Time (Input after Clock)	0		0		0		0		ns
t_W	Clock Pulse Width (High/Low)	10		12		15		20		ns
t_{AW}	Asynchronous Reset Input Pulse Width	15		20		25		30		ns
t_{AR}	Asynchronous Reset Recovery Time	15		20		25		30		ns
t_{CYCLE}	Clock Cycle Period (with Feedback) (Note 3)	22		30		35		45		ns
f_{CLK}	Clock Frequency (Note 4)	With Feedback	45.4	33.3	28.5	22.2	MHz			
		Without Feedback	50.0	41.6	33.3	33.3				
f_I	Input Frequency (Note 5)		66.6	50.0	40.0	33.3				
t_{PR}	Clock Valid after Power-Up		100	100	100	100				ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside the specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: $t_{CYCLE} = t_{SU} + t_{CLK}$

Note 4: f_{CLK} (with feedback) = $(t_{CYCLE})^{-1}$

f_{CLK} (without feedback) = $(2 t_W)^{-1}$

Note 5: $f_I = (t_{PD})^{-1}$

Electrical Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Conditions		Temperature Range	Min	Typ	Max	Units
V_{IH}	High Level Input Voltage				2.0		$V_{CC} + 1$	V
V_{IL}	Low Level Input Voltage				$V_{SS} - 0.5$		0.8	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -3.2 \text{ mA}$	COM/IND	2.4			V
			$I_{OH} = -2.0 \text{ mA}$	MIL	2.4			V
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 16 \text{ mA}$	COM/IND			0.5	V
			$I_{OL} = 12 \text{ mA}$	MIL			0.5	V
I_{OZH}	High Level Off State Output Current	$V_{CC} = \text{Max}, V_O = V_{CC} (\text{Max})$					10	μA
I_{OZL}	Low Level Off State Output Current	$V_{CC} = \text{Max}, V_O = \text{GND}$					-150	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = V_{CC} (\text{Max})$			-150		10	μA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = V_{CC} (\text{Max})$					10	μA
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = \text{GND}$					-150	μA
I_{OS}^*	Output Short Circuit Current	$V_{CC} = 5.0\text{V}, V_O = \text{GND}$			-50		-135	mA
I_{CC}	Supply Current	$f = 15 \text{ MHz}, V_{CC} = \text{Max}$		COM		90	130	mA
				MIL/IND			150	mA
C_I	Input Capacitance	$V_{CC} = 5.0\text{V}, V_I = 2.0\text{V}$					8	pF
$C_{I/O}$	I/O Capacitance	$V_{CC} = 5.0\text{V}, V_{I/O} = 2.0\text{V}$					10	pF

*One output at a time for a maximum duration of one second.

Switching Characteristics Over Recommended Operating Conditions





Symbol	Parameter	Conditions	GAL22V10-15L		GAL22V10-20L		GAL22V10-25L		GAL22V10-30L		Units
			COM		IND/MIL		COM		IND/MIL		
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{PD}	Input or Feedback to Combinatorial Output	S1 Closed, $C_L = 50 \text{ pF}$		15		20		25		30	ns
t_{CLK}	Clock to Registered Output or Feedback	S1 Closed, $C_L = 50 \text{ pF}$		8		10		15		20	ns
t_{PZXI}	Input to Combinatorial Output Enabled via Product Term	Active High; S1 Open, $C_L = 50 \text{ pF}$ Active Low; S1 Closed, $C_L = 50 \text{ pF}$		15		20		25		25	ns
t_{PXZI}	Input to Combinatorial Output Disabled via Product Term	From V_{OH} ; S1 Open, $C_L = 5 \text{ pF}$ From V_{OL} ; S1 Closed, $C_L = 5 \text{ pF}$		15		20		25		25	ns
t_{AP}	Asynchronous Reset Input to Register Output			20		25		25		30	ns
t_{RESET}	Power-Up to Registered Output High	S1 Closed, $C_L = 50 \text{ pF}$		45		45		45		45	μs

AC Test Load




MIL
 R1 = 390
 R2 = 750
 COM'L/IND
 R1 = 300
 R2 = 390
 TL/L/10406-3

Test Waveforms




Notes:
 C_L includes probe and jig capacitance.
 V_T = 1.5V.
 Test inputs have rise and fall times of 5 ns between 0.3V and 2.7V.
 In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

Switching Waveforms




Power-Up Reset Waveforms



Input/Output Schematics

Phased Output Turn-On Circuit



Functional Description

The GAL22V10 logic array consists of a programmable AND array with fixed OR-gate connections, similar to the traditional bipolar PAL architecture. The logic array is organized as 22 complementary input lines crossing 132 "product term" lines with a programmable E²PROM cell at each intersection (5808 cells). Each programmable cell may establish a connection between an input line (true or complement phase of an array input signal) and a product term. A product term is satisfied (logically true) while all of the input lines "connected" to it are in the high logic state.

Of the 132 product terms, 130 are distributed among ten "output logic macrocells" (OLMCs) with a varying number of terms allocated to each OLMC (as shown in *Figure 1*). The ten OLMCs control the flow of input and output signals between the logic array and the device's I/O pins. For a given OLMC, 8, 10, 12, 14 or 16 product terms feed into an OR-gate to produce each output value. This varied distribution of product terms among outputs allows more optimum use of device resources. One additional product term in each of the ten OLMCs is used to control the associated TRI-STATE device output. One global product term is used to control an asynchronous preset, and another global product term is used for a synchronous reset, and both are connected to all ten of the output registers.

The fundamental transfer function of each GAL22V10 output is the familiar Boolean sum-of-products. Design development software is available which accepts Boolean equations and converts them automatically into GAL22V10 programming patterns.

Under control of an OLMC, each output may be designated either registered or combinatorial (non-registered). In the registered output configuration, the logic function output passes through a D-type flip-flop triggered by the rising edge of the clock input. Additionally, the logic function's output polarity may be designated active-low or active-high (adjusted after the register, if present). OLMC options such as these are selected using a set of programmable architecture control cells. These architecture cells are normally configured automatically by the development software or programming hardware.

The four possible I/O configurations of each GAL22V10 OLMC are: registered-active low, registered-active high, combinatorial-active low, and combinatorial-active high. These combinations are shown in *Figure 3*. The feedback

paths are redirected with the register selection. The registered configurations include an internal feedback path taken directly from the register output. The combinatorial configurations include feedback from the I/O pin, thus allowing for bidirectional I/O or additional input channels.

All registers in a GAL22V10 device are reset to the low state upon power-up. Outputs, in turn, assume either low or high logic levels (if enabled) depending on the selected output polarity. Power-up reset may simplify sequential circuit design and test. To ensure successful power-up reset, V_{CC} must rise monotonically until the specified operating voltage is attained. During power-up, the clock input should assume a valid, stable logic state as early as possible (within the specified time, t_{PP}) to avoid interfering with the reset operation. The clock input should also remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going clock transition.


It should be noted that the switching of any input not logically connected to a product term or logic function has no effect on the associated output logic state. To minimize power consumption, however, unused inputs should be connected to a stable logic level such as ground or V_{CC} (CMOS GAL inputs may be tied directly to the supply voltage without causing excessive loading conditions).

Programmable Preset and Reset

The ten macrocell flip-flops share common programmable preset and reset control for easy system initialization. The Q outputs of the register will go to the logic high state following a low-to-high transition of the clock input when the synchronous preset (SP) product term is asserted. The register will be forced to the logic low state independent of the clock when the asynchronous reset (AR) product term is asserted. Product term control allows preset and reset to be functions of any combination of device inputs and output feedback. The outputs will be high or low depending upon the polarity option chosen.

Note that preset and reset control the flip-flop, not the output. Thus, if active low polarity is selected, a synchronous preset would produce low-level outputs, and an asynchronous reset would produce high-level outputs (if enabled).

GAL22V10 Block Diagram—DIP Connections



PLCC PIN NUMBERS

PCC Pin Numbers
FIGURE 1

TL/L/10406-12

28-Lead PLCC Connection Diagram




FIGURE 2

TL/L/10406-13

Clock/Input Frequency Specifications

The clock frequency (f_{CLK}) parameter listed in the Recommended Operating Conditions table specifies the maximum speed at which the GAL22V10 registers are guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions fed into the registers are not dependent on register feedback from the previous cycle (i.e. based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum clock period (t_w high + t_w low) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period ($t_{CYCLE} = f_{CLK}^{-1}$ with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

The input frequency (f_I) parameter specifies the maximum rate at which each GAL22V10 input can be toggled and still produce valid logic transitions on each combinatorial output. The f_I specification is derived as the inverse of the combinatorial propagation delay (t_{PD}).

Design Development Support

A variety of software tools and programming equipment are available to support the development of designs using GAL22V10 products. Typical software packages, including National's PLAN software, accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industry-standard JEDEC format ensures that the resulting cell-map


file can be down-loaded into industry standard programming equipment. Many software packages and programming units support a multitude of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

National strongly recommends using only approved programming hardware and software for developing GAL designs. Programming using unapproved equipment generally voids all guarantees. Approved programmers incorporate specialized programming algorithms that program the array and automatically configure the architecture cells. To ensure data retention and reliability, the programming algorithm also tracks the number of programming cycles to which each GAL device has been subjected since shipment, and stores this information automatically in the device.

The GAL22V10 can accept fuse-maps prepared for other PAL22V10 devices. PAL22V10 fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL22V10 device into the programming unit (provided the PAL device has not been secured).


Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL22V10 logic array and OLMC are provided for direct map editing and diagnostic purposes. Figure 6 and Table II show details of the OLMC and the programmable architecture cell combinations. Figure 7 shows the JEDEC logic diagram and details of all programmable cell locations. For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor. If detailed specifications of the GAL22V10 programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

OLMC Selection Table




TL/L/10406-14

FIGURE 3-1. Registered/Active Low




TL/L/10406-15

FIGURE 3-2. Registered/Active High



TL/L/10406-16

FIGURE 3-3. Combinatorial/Active Low



TL/L/10406-17

FIGURE 3-4. Combinatorial/Active High

Security Cell

A security cell is provided on all GAL22V10 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

Electronic Signature

Each GAL device contains an electronic signature word consisting of 64 bits of reprogrammable memory. The electronic signature word can be programmed to contain any identification information desired by the user. Some uses include pattern identification labels, revision numbers, dates, inventory control information, etc. The data stored in the electronic signature word has no effect on the functionality of the device. The information is read out of the device using the normal program verification procedure provided by the programming equipment. The information may be accessed at any time independent of the state of the security cell. National's PLAN development software allows electronic signature data to be entered by the user and downloaded to the programming equipment.

Bulk Erase

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells, security cell, and electronic signature information. The GAL device is thereby reverted back to its virgin state.

Latch-Up Protection

GAL devices are designed with an on-chip charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

Manufacturer Testing

Because of E²CMOS technology, GAL devices can be reprogrammed in milliseconds. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to datasheet specifications.

The testing procedure performed on all GAL devices by the manufacturer tests all aspects of device operation. Extensive testing of all programmable cells in the device include margin testing, internal verify, and program retention during

high-temperature bake. All DC and AC parameters are tested at hot and cold temperatures using a variety of worst-case logic and signal patterns. Functional tests include reprogramming each OLMC to all valid architectural configurations.

Register Preload

The register preload feature allows OLMC registers to be directly loaded with any desired data pattern. It also allows the present state of OLMC registers to be examined regardless of TRI-STATE control conditions. This simplifies testing of devices after programming. A device may be put into any desired register state at any point during the functional test sequence. The test sequence may then be resumed to verify proper next-state transitions. This allows complete verification of sequential logic circuits, including states that are normally impossible or difficult to reach. It may also shorten the overall test time significantly.

A typical functional test sequence would be to verify all possible state transitions for the device being tested. To verify these transitions requires the ability to set the state registers into an arbitrary "present state" value, and to set the device inputs to any arbitrary "present input" value. Once this is done, the state machine is then clocked into a new state, or "next state." The next state is then checked to validate the transition from the present state. In this way any state transition can be checked.

Register preload is not an operational mode and is not intended for board-level testing because elevated voltage levels must be applied to the device. The programming equipment normally provides the register preload capability as part of its functional test facility. Note that the testing of GAL devices after programming by the user may be considered unnecessary because all E²CMOS GAL products are completely tested by the manufacturer, guaranteeing 100% post-programming functional yield.

The register preload algorithm is described for those users who wish to test programmed GAL devices using test equipment other than approved GAL programming equipment. As shown in the register preload waveform in *Figure 5*, the preload sequence must not begin until the normal power-up reset operation has completed (after time t_{RESET}). The device is placed into preload mode by raising the "PRLD" input (pin 13*) to voltage V_{IES} , as specified in the register preload specifications (Table I).

To preload the OLMC registers, a series of data bits are shifted into the device on the "SDIN" input (pin 11*), one bit for each OLMC in which registered output has been selected. (Non-registered OLMCs are bypassed.) The shift sequence is clocked by the rising edge of the "DCLK" input (pin 1*). The data stream is shifted in through the registered OLMC with the lowest corresponding pin number, and then "upward" through all remaining registered OLMCs in pin-number ascending order. Therefore, the first data bit in the series is ultimately loaded into the registered OLMC with the highest corresponding pin number, as shown in *Figure 4*.


*Applies to 24-pin DIP packages for GAL22V10; refer to the 28-lead PCC Connection Diagram for conversion.

Register Preload (Continued)

As the data series is shifted into the S_{DIN} input, the contents of all registers (in registered OLMCs) are shifted "upward" and out onto the "S_{DOUT}" output (pin 15*). Complete present-state information can be examined in this manner. Test fixtures can be devised to test several GAL devices in which the S_{DOUT} pin of each chip is connected to the S_{DIN} pin of the next, and all preload and present-state data can be shifted around a single serial loop.

Note that when shifting register data into S_{DIN} or out of S_{DOUT}, V_{IL}/V_{OL} = register reset (0), and V_{IH}/V_{OH} = register set (1). These 0 and 1 register states are always inverted (active-low) on the normal output pins regardless of the selected output polarity (polarity affects logic function values before register inputs).

*Applies to 24-pin DIP packages for GAL22V10; refer to the 28-lead PCC Connection Diagram for conversion.



TL/L/10406-18

**The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 kΩ resistor.

FIGURE 4. Output Register Preload Pinout


Register Preload Specifications

TABLE I

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IH}	Input Voltage (High)		2.40		V _{CC}	V
V _{IL}	Input Voltage (Low)		0.00		0.50	V
V _{IES}	Register Preload Input Voltage		14.5	15	15.5	V
V _{OH}	Output Voltage (High) (Note 1)				V _{CC}	V
V _{OL}	Output Voltage (Low) (Note 1)	I _{OL} ≤ 12 mA	0.00		0.50	V
I _{IH} , I _{IL}	Input Current (Programming)			± 1	± 10	μA
I _{OH}	High Level Output Current (Note 1)	V _{OH} ≤ V _{CC}			10	μA
t _{PWV}	Verify Pulse Width		1	5	10	μs
t _D	Pulse Sequence Delay		1	5	10	μs
t _{RESET}	Register Reset Time from Valid V _{CC}				45	μs

Note 1: The S_{DOUT} output buffer is an open drain output. This pin should be terminated to V_{CC} with a 10k resistor.

Register Preload Waveforms



TL/L/10406-19

FIGURE 5

**The S_{DOUT} output buffer is an open drain output during preload. This pin should be terminated to V_{CC} with a 10 kΩ resistor.

OLMC Logic Diagram





FIGURE 6

TL/L/10406-20

TABLE II

S1	S0	Output Configuration
0	0	Registered/Active Low
0	1	Registered/Active High
1	0	Combinatorial/Active Low
1	1	Combinatorial/Active High

GAL22V10 Logic Diagram



USER ELECTRONIC SIGNATURE WORD:
5828 5891

JEDEC Logic Array Cell Numbers = Product Line First Cell Number + Input Line Numbers
FIGURE 7

TL/L/10406-21



GAL20RA10-15, -20, -25 Generic Array Logic

General Description

The NSC E²CMOS™ GAL® device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The GAL20RA10 is made up of ten Output Logic Macro Cells (OLMC). Four programmable AND array outputs feed into the fixed OR-gate for each OLMC to generate the device's output functions. Four other AND array outputs are used for control functions in the OLMC. With a robust mixture of logic derived controlled functions and selectable output data paths, the GAL20RA10 provides an ideal solution for registered random logic applications.

This device is housed in a 24-pin 300 mil DIP. A 28-pin PCC package is also available. It can be programmed by most PAL programmers.


Programming is accomplished using industry standard available hardware and software tools. NSC guarantees a minimum 100 erase/write cycles.

Unique test circuitry and reprogrammable cells allow complete AC, DC, cell and functionality testing during manufacture. Therefore, NSC guarantees 100% field programmability of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.

Features

- High performance E²CMOS technology
 - 15 ns maximum propagation delay
 - $f_{CLK} = 40$ MHz
 - 15 ns maximum from clock input to data output
 - TTL compatible 16 mA outputs
 - UltraMOS® III advanced CMOS technology
- Electrically erasable cell technology
 - Reconfigurable logic
 - Reprogrammable cells
 - 100% tested/guaranteed 100% yields
 - High speed electrical erasure (<50 ms)
 - 20 year data retention
- 10 output logic macrocells
 - Maximum flexibility for complex logic designs
 - Programmable output polarity
 - Programmable asynchronous set and reset
 - Individually programmable clocks
 - Programmable and dedicated pin control of output TRI-STATE®
 - Programmable Register bypass
 - TTL level Register preload
- Power-up reset for registered outputs
- JEDEC-compatible programming equipment and development software available
- Preload and power-up reset of all registers
 - 100% functional testability
- Full supported development software
- Electronic signature for identification
- Security fuse prevents direct copying of logic patterns
- JEDEC map identical to Bipolar PAL versions

Block Diagram—GAL 20RA10



TL/L/10775-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7.0V
Input Voltage (Note 2)	-2.5V to V _{CC} + 1.0V
Off-State Output Voltage (Note 2)	-2.5V to V _{CC} + 1.0V
Output Current	± 100 mA
Storage Temperature	-65°C to +150°C

Ambient Temperature with Power Applied	65°C to +125°C
Junction Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance	TBD
C _{ZAP}	= 100 pF
R _{ZAP}	= 1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

SUPPLY VOLTAGE AND TEMPERATURE

Symbol	Parameter	Commercial			Industrial			Military			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V _{CC}	Supply Voltage	4.75	5	5.25	4.5	5	5.5	4.5	5	5.5	V
T _A	Operating Free-Air Temperature	0	25	75	-40	25	85	-55	25		°C
T _C	Operating Case Temperature									125	°C

AC TIMING REQUIREMENTS

Symbol	Parameter	GAL20RA10-15		GAL20RA10-20		GAL20RA10-25		Units	
		COM		COM/IND		MIL			
		Min	Max	Min	Max	Min	Max		
t _{SU}	Set-Up Time (Input or Feedback before Clock)	10		10		15		ns	
t _H	Hold Time (Input after Clock)	0		0		0		ns	
t _W	Clock Pulse Width (High/Low)	10		12		15		ns	
t _{CYCLE}	Clock Cycle Period (with Feedback) (Note 3)	25		30		40		ns	
f _{CLK}	Clock Frequency (Note 4)	With Feedback	40		33		25.0		MHz
		Without Feedback	50.0		41.7		33.3		MHz
f _I	Input Frequency (Note 5)	66.7		50.0		40.0		MHz	
t _{PR}	Clock Valid after Power-Up	100		100		100		ns	

*Preliminary

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. Proper operation is not guaranteed outside specified recommended operating conditions.

Note 2: Some device pins may be raised above these limits during programming and preload operations according to the applicable specification.

Note 3: t_{CYCLE} = t_{SU} + t_{CLK}

Note 4: t_{CLK} (with feedback) = (t_{CYCLE}) 1

t_{CLK} (without feedback) = (2 t_W) 1

Note 5: t_I = (t_{PD}) 1

Electrical Characteristics Over Recommended Operating Conditions


Symbol	Parameter	Conditions	Temperature Range	Min	Typ	Max	Units
V _{IH}	High Level Input Voltage			2.0		V _{CC} + 1	V
V _{IL}	Low Level Input Voltage			-1.0		0.8	V
V _{OH}	High Level Output Voltage	V _{CC} = Min	I _{OH} = -3.2 mA	COM/IND	2.4		V
			I _{OH} = -2.0 mA	MIL	2.4		V
V _{OL}	Low Level Output Voltage	V _{CC} = Min	I _{OL} = 16 mA	COM/IND		0.5	V
			I _{OL} = 16 mA	MIL			0.5
I _{OZH}	High Level Off State Output Current	V _{CC} = Max, V _O = V _{CC} Max				10	μA
I _{OZL}	Low Level Off State Output Current	V _{CC} = Max, V _O = GND				-10	μA
I _I	Maximum Input Current	V _{CC} = Max, V _I = V _{CC} Max				10	μA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = V _{CC} Max				10	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = GND				-10	μA
I _{OS} *	Output Short Circuit Current	V _{CC} = 5.0V, V _O = GND		-30		-160	mA
I _{CC}	Supply Current	f = 15 MHz, V _{CC} = Max	COM			150	mA
			MIL/IND			180	mA
C _I	Input Capacitance	V _{CC} = 5.0V, V _I = 2.0V				8	pF
C _{I/O}	I/O Capacitance	V _{CC} = 5.0V, V _{I/O} = 2.0V				10	pF

*One output at a time for a maximum duration of one second


Switching Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Test Conditions	GAL20RA10-15		GAL20RA10-20		GAL20RA10-25		Units
			COM		COM/IND		MIL		
			Min	Max	Min	Max	Min	Max	
t _{PD}	Input or Feedback to Combinatorial Output	C _L = 50 pF, S1 Closed		15		20		25	ns
t _{CLK}	Clock Input to Registered Output or Feedback	C _L = 50 pF, S1 Closed		15		20		25	ns
t _S	Asynchronous Set Input to Registered Output Low			15		20		25	ns
t _R	Asynchronous Reset Input to Registered Output High			15		20		30	ns
t _{PZXG}	\bar{G} Pin Output Enabled	C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		12		15		20	ns
t _{PXZG}	\bar{G} Pin Output Disabled	C _L = 5 pF, From V _{OH} : S1 Open, From V _{OL} : S1 Closed		12		15		20	ns
t _{PZXI}	Input to Output Enabled via Product Term	C _L = 50 pF, Active High: S1 Open, Active Low: S1 Closed		15		20		25	ns
t _{PXZI}	Input to Output Disabled via Product Term	C _L = 5 pF, From V _{OH} : S1 Open, From V _{OL} : S1 Closed		15		20		25	ns

Ordering Information



GAL20RA10 Block Diagram—DIP Connections



Functional Description

The GAL20RA10 logic array consists of 20 complementary input lines and 80 product-term lines with an EE programmable cell at each intersection (3200 cell). The product terms are organized into ten groups of eight each. Four of the eight product terms in each group connect into an OR-gate to produce the sum-of-products logic function. The remaining four product terms in each group are used for control functions in the "Output Logic Macro Cell" (OLMC).

As shown in the GAL20RA10 Block Diagram a total of ten output logic functions are available. Under control of an OLMC each output may be designated either as a registered output configuration or combinatorial.


The logic function output passes through a D-type Flip-Flop triggered by the rising edge of the clock which is defined by one product-term line.

Two product-terms are designated to set or reset the output register and to define the output configuration (register or combinatorial).

Set	Reset	Output Mode
0	0	Register Mode
0	1	Reset
1	0	Set
1	1	Combinatorial Mode

All architecture cells are normally configured automatically by the development software.

Connection Diagram



TL/L/10775-4

PROGRAMMABLE SET AND RESET

In each OLMC cell, two product lines are dedicated to asynchronous set and reset. If the set product line is high, the register output becomes a logic "1", the output pin becomes a "0". If the reset product line is high, the register output becomes a logic "0", the output pin becomes a "1". The operation of the programmable set and reset overrides the clock.

INDIVIDUALLY PROGRAMMABLE REGISTER BYPASS

If both the set and reset product lines are high, the sum-of-products bypasses the register and appears immediately at the output, thus making the output combinatorial. This allows each output to be configured in the registered or combinatorial mode.

PROGRAMMABLE CLOCK

One of the product lines in each group is connected to the clock. This provides the user with the additional flexibility of a programmable clock, so each output can be clocked independently of all the others.

PROGRAMMABLE AND HARD-WIRED TRI-STATE OUTPUTS

The GAL20RA10 provides a product term dedicated to output control. There is also an output control pin (Pin 13). The output is enabled if both the output control pin is low and the output control product term is HIGH. If the output control pin is high all outputs will be disabled or if an output control product term is low, then that output will be disabled.

PROGRAMMABLE OUTPUT POLARITY

The outputs can be programmed either active-low or active-high. This is represented by the exclusive-OR gates shown in the GAL20RA10 Logic Diagram. When the output polarity is unprogrammed the lower input to the exclusive-OR gate is high, so the output is active-high. Similarly, when the output polarity cell is 0, or a low impedance connection to GND, the output is active-low. The programmable output polarity features allows the user a high degree of flexibility when writing equations.


REGISTER PRELOAD

GAL20RA10 offers register preload for device testability. The registers can be preloaded from the outputs by using TTL-level signals, in order to simplify functional testing. The preload signal overrides the set and reset signal.

POWER-UP RESET

The GAL20RA10 device resets all registers to a low state upon power-up (active-low outputs assume high logic levels if enabled). This may simplify sequential circuit design and test. During power-up, the clock input should assume a valid, stable logic state as early as possible to avoid interfering with the reset operation. The clock input should remain stable until after the power-up reset operation is completed to allow the registers to capture the proper next state on the first high-going transition.

AC Test Load



TL/L/10775-5

Clock/Input Frequency Specifications

The clock frequency (f_{CLK}) parameter listed in the Recommended Operating Conditions table specifies the maximum speed at which the GAL registers are guaranteed to operate. Clock frequency is defined differently for the two cases in which register feedback is used versus when it is not. In a data-path type application, when the logic functions feed into the registers are not dependent on register feedback from the previous cycle (i.e., based only on external inputs), the minimum required cycle period (f_{CLK}^{-1} without feedback) is defined as the greater of the minimum "data window" period ($t_{W\ high} + t_{W\ low}$) and the minimum "data window" period ($t_{SU} + t_H$). This assumes optimal alignment between data inputs and the clock input. In sequential logic applications such as state machines, the minimum required cycle period ($t_{CYCLE} = f_{CLK}^{-1}$ with feedback) is defined as $t_{CLK} + t_{SU}$. This provides sufficient time for outputs from the registers to feed back through the logic array and set up on the inputs to the registers before the end of each cycle.

The input frequency (f_i) parameter specifies the maximum rate at which each GAL input can be toggled and still produce valid logic transitions on each combinatorial output. The f_i specification is derived as the inverse of the combinatorial propagation delay (t_{PD}).

Design Development Support

A variety of software tools and programming equipment is available to support the development of designs using GAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate a JEDEC-compatible "cell-map" (analogous to a PAL "fuse-map"). The industry-standard JEDEC format ensures that the resulting cell-map file can be down-loaded into a variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

National strongly recommends using only approved programming hardware and software for developing GAL designs. Programming using unapproved equipment generally voids all guarantees. Approved programmers incorporate specialized programming algorithms that program the array and automatically configure the architecture cells. To ensure data retention and reliability, the programming algorithm also tracks the number of programming cycles to which each GAL device has been subjected since shipment, and stores this information automatically in the device.

The special GAL programming algorithm can also program a GAL device using a standard fuse-map developed for any of the emulated PAL products. PAL fuse-maps can be created by any JEDEC-compatible PAL development software or by loading the fuse pattern from an existing programmed PAL device into the programming unit (provided the PAL device has not been secured). However, to utilize the full flexibility of the GAL architecture, true GAL development software (such as PLAN software) is recommended.

Detailed logic diagrams showing all JEDEC cell-map addresses in the GAL logic array and OLMC are provided for

direct map editing and diagnostic purposes (see "Programming Details"). For a list of current software and programming support tools available for these devices, please contact your local National sales representative or distributor. If detailed specifications of the GAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support department.

Security Cell

A security cell is provided on all GAL20V8A devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array. The security cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed.

Electronic Signature

Each GAL device contains an electronic signature word consisting of 64 bits of reprogrammable memory. The electronic signature word can be programmed to contain any identification information desired by the user. Some uses include pattern identification labels, revision numbers, dates, inventory control information, etc. The data stored in the electronic signature word has no effect on the functionality of the device. The information is read out of the device using the normal program verification procedure provided by the programming equipment. The information may be accessed at anytime independent of the state of the security cell. National's PLAN development software allows electronic signature data to be entered by the user and down-loaded to the programming equipment.

Bulk Erase

The programming equipment automatically performs a bulk erase operation prior to each programming operation. No special erase operation need be performed by the user. Bulk erase clears the logic array, architecture cells, security cell, and electronic signature information. The GAL device is thereby reverted back to its virgin state.

Latch-Up Protection

GAL devices are designed with an on-chip charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

To insure that no undesired bias conditions occur with P+ diffusions, a Latch-Lock™ power-up circuitry has been developed. The drain of all P channel devices normally connected to the device supply are now connected to an alternate supply that powers up after the device N-wells have been biased and the substrate has reached its negative clamp value. This prevents any hazardous bias conditions from developing in the power-up sequence. After power-up is complete, the Latch-Lock circuitry becomes dormant until a full power-down has occurred; this eliminates the chance of an unwanted P channel power-down during device operation.


Manufacturer Testing

Because of E²CMOS technology, GAL devices can be re-programmed in milliseconds. This allows each device to be completely tested by the manufacturer using numerous logic array and architecture patterns prior to shipping. Every programmable cell and every logic path through every device is fully tested for programmability, functionality and performance to all AC and DC parameters. The customer can therefore expect 100% programming and functional yield and 100% compliance of all GAL products to data sheet specifications.

The testing procedure performed on all GAL devices by the manufacturer tests all aspects of device operation. Extensive testing of all programmable cells in the device include margin testing, internal verify, and program retention during high-temperature bake. All DC and AC parameters are tested at hot and cold temperatures using a variety of worst-case logic and signal patterns. Functional test include reprogramming each OLMC to all valid architectural configurations.


OLMC Configurations

Registered/Active Low




TL/L/10775-6

Combinatorial/Active Low




TL/L/10775-7

Output Always Enabled




TL/L/10775-8

Programmable




TL/L/10775-9

Registered/Active High




TL/L/10775-12

Combinatorial/Active High




TL/L/10775-13

Hard-Wired




TL/L/10775-10

Combination of Programmable and Hard-Wired



TL/L/10775-11

Block Diagram—GAL20R10




TL/L/10775-14

*Output macrocell shown is configured as an active high register output.


Functional Description

Typical Registered Logic Function Without Feedback



TL/L/10775-15

Typical Registered Logic Function With Feedback



TL/L/10775-16

Functional Description (Continued)




FIGURE 1. "RA" Output Logic Macrocell Logic Diagram

TL/L/10775-17

GAL6001® Generic Array Logic

General Description

Using a high performance E²C²MOS™ technology, National Semiconductor has produced a next-generation programmable logic device, the GAL6001. Having an FPLA architecture, known for its superior flexibility in state-machine design, the GAL6001 offers the highest degree of functional integration, flexibility, and speed currently available in a 24 pin, 300-mil package.

The GAL6001 has ten programmable Output Logic MacroCells (OLMC) and eight programmable "buried" State Logic MacroCells (SLMC). In addition, there are ten input Logic MacroCells (ILMC) and ten I/O Logic MacroCells (IOLMC). Two clock inputs are provided for independent control of the input and output macrocells.


Advanced features that simplify programming and reduce test time, coupled with E²C²MOS reprogrammable cells, enable 100% AC, DC, programmability, and functionality testing of each GAL6001 during manufacture. This allows National to guarantee 100% performance to specifications. In addition, data retention of 20 years and a minimum of 100 erase/write cycles are guaranteed.

Programming is accomplished using standard hardware and software tools. In addition, an Electronic Signature word is available for storage of user specified data, and a security cell is provided to protect proprietary designs.

Features

- Electrically erasable cell technology
 - Instantly reconfigurable logic
 - Instantly reprogrammable cells
 - Guaranteed 100% yields
- High performance E²C²MOS technology
 - Low power: 150 mA maximum
 - High speed:
 - 15 ns max. clock to output delay
 - 25 ns max. setup time
 - 30 ns max. propagation delay
- TTL compatible inputs and outputs
- Unprecedented functional density
 - 10 output logic macrocells
 - 8 state logic macrocells
 - 20 input and I/O logic macrocells
- High-level design flexibility
 - 78 x 64 x 36 FPLA architecture
 - Separate state register and input clock pins
 - Functionally supersedes existing 24-pin PAL® and IFL™ devices
 - Asynchronous clocking
- 24-pin, 300-mil DIP or 28-lead PLCC
- High speed programming algorithm
- 20-year data retention

Block Diagram - GAL6001



TL/L/10561-1

Absolute Maximum Ratings

Supply Voltage V_{CC}	-0.5 to +7V
Input Voltage Applied	-0.5 to $V_{CC} + 1.0V$
Off-state Output Voltage Applied	-0.5 to $V_{CC} + 1.0V$
Storage Temperature	-40°C to +85°C

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Recommended Operating Conditions

SUPPLY VOLTAGE AND TEMPERATURE

Symbol	Parameter	Temperature Range						Units
		Commercial			Industrial			
		Min	Typ	Max	Min	Typ	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	4.5	5	5.5	V
T_A	Ambient Temperature	0		75	-40		85	°C
T_C	Case Temperature	0		75	-40		85	°C

Capacitance (Note 1) ($T_A = 25^\circ C, f = 1.0 \text{ MHz}$)


Symbol	Parameter	Test Conditions	Maximum*	Units
C_i	Input Capacitance	$V_{CC} = 5.0V, V_i = 2.0V$	8	pF
C_o	Output Capacitance	$V_{CC} = 5.0V, V_o = 2.0V$	10	pF
CB	Bidirectional Pin Cap	$V_{CC} = 5.0V, V_B = 2.0V$	10	pF

*Guaranteed but not 100% tested.

Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5 ns (0.3V to 2.7V)
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

3-state levels are measured 0.5V from steady-state active level.



* C_L includes jig and probe total capacitance

TL/L/10561-2

GAL6001 Reset Timing Specifications

Symbol	Parameter	Min	Typ	Max	Units
tPR	Reset Circuit Power-Up			100	ns
tRESET	Register Reset Time from Valid V_{CC}			45	μs

Electrical Characteristics over recommended operating conditions

Symbol	Parameter	Test Conditions	Temp Range	Min	Max	Units
I_{IH}, I_{IL}	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC} \text{ Max}$			± 10	μA
I_{BZH}, I_{BZL}	Bidirectional Pin Leakage Current	$GND \leq V_{IN} \leq V_{CC} \text{ Max}$			± 10	μA
I_{CC}	Operating Power Supply Current	$F = 15 \text{ MHz}$ $V_{CC} = V_{CC} \text{ Max}$	COM'L		150	mA
			IND		180	mA
I_{OS}	Output Short Circuit (Note 1)	$V_{CC} = 5.0\text{V}, V_{OUT} = GND$		-30	-130	mA
V_{OL}	Output Low Voltage	$V_{CC} = V_{CC} \text{ Min}$	$I_{OL} = 16 \text{ mA}$	COM/IND	0.5	V
V_{OH}	Output High Voltage	$V_{CC} = V_{CC} \text{ Min}$	$I_{OH} = -3.2 \text{ mA}$	COM/IND	2.4	V
V_{IH}	Input High Voltage			2.0	$V_{CC} + 1$	V
V_{IL}	Input Low Voltage				0.8	V

Note 1: One Output at a time for a maximum duration of one second.

Switching Characteristics over recommended operating conditions

Symbol	Parameter	Test Conditions		6001-30 COM		6001-35 COMM		Units
		R(Ω)	C_L (pF)	Min	Max	Min	Max	
t_{DQV1}	Delay from Input or I/O to Output (Note 1)	300	50		30		3540	ns
t_{DQZ}	Delay from Input or I/O to Outputs Off (Disable)	Infinite	5		25		3035	ns
t_{DQV2}	Delay from Input or I/O to Outputs On (Enable)	Infinite	50		25		3035	ns
t_{DVC1H}	Input or I/O Setup Time to OCLK	300	50	25		30		ns
t_{C1HDX}	Input or I/O Hold Time after OCLK	300	50	-5		-5		ns
t_{C1HQV}	OCLK to Output Valid Delay	300	50		15		17.5	ns
Period 1	OCLK Cycle Time ($t_{DVC1H} + t_{C1HQV}$)	300	50	40		47.5		ns
t_{DVD1V}	Input or I/O Setup Time to Sumterm CLK	300	50	7.5		8		ns
t_{D1VDX}	Input or I/O Hold Time after Sumterm CLK	300	50		12.5		15	ns
t_{D1VQV}	Sumterm CLK to Output Delay	300	50		35		40	ns
Period 2	STCLK Cycle Time ($t_{DVD1V} + t_{D1VQV}$)	300	50	42.5		48.5		ns
t_{DVC2H}	Input or I/O Setup Time to ICLK	300	50	2.5		3.5		ns
t_{C2HDX}	Input or I/O Hold Time after ICLK	300	50		5		6	ns
t_{C2HQV}	Delay from ICLK to Asynchronous Output Valid	300	50		35		40	ns
t_{C2HC1H}	Register Setup Time after ICLK	300	50	30		35		ns
t_{DVC2L}	Input or I/O Setup Time to Latch	300	50	2.5		3.5		ns
t_{C2LDX}	Input or I/O Hold Time after Latch	300	50		5		6	ns
tRESET	Input, I/O or Feedback to Reset				40		45	ns

Note 1: T = Time D = Data Q = Output Z = Hi-Z V = Valid H = High L = Low X = Change C1 = OCLK C2 = ICLK D1 = Sumterm Clock Input


Differential Product Term (DPT) Switching Characteristics

The number of DPT that may switch in the same direction at the same time is limited to a maximum of 15.

The number of DPT for a given design is calculated by subtracting the total number of Product-Terms that are switching from a Logical HI to a Logical LO from those switching from a Logical LO to a Logical HI within a 5 ns period.


$$DPT = (P\text{-Terms})_{LH} - (P\text{-Terms})_{HL}$$

28-Lead PLCC Connection Diagram



TL/L/10561-3

GAL6001 Block Diagram—DIP Connections



TL/L/10561-4

Input Logic MacroCell (ILMC) and I/O Logic MacroCell (IOLMC)

The GAL6001 features two configurable input sections. The ILMC section corresponds to the dedicated input pins (2–11) and the IOLMC to the I/O pins (14–23). Each input section is configurable as a block for asynchronous, latched, or registered inputs. Pin 1 (ICLK) is used as an enable input for latched macrocells (transparent when high) and as a clock for registered macrocells (positive edge triggered).

Configurable input blocks can be used to advantage by system designers. Registered inputs are popular for synchronization and data merging. Transparent latches are useful when the input data is invalid outside a known time window. Direct inputs are used in systems where the input data is well ordered in time. With the GAL6001, external registers and latches are not necessary.

The various configurations of the input and I/O macrocells are controlled by programming four architecture control bits (INLATCH, INSYN, IOLATCH, and IOSYN) within the 68-bit architecture control word. The SYN bits determine whether the macrocells will have register/latch capability or will be strictly asynchronous. The LATCH bits select between latched and registered inputs.

The three valid macrocell configurations are shown in the macrocell equivalent diagrams on the following pages. The truth table associated with each diagram shows the values of the LATCH and SYN bits required to set the macrocell to the configuration shown.

Output Logic MacroCell (OLMC) and State Logic MacroCell (SLMC)

The outputs of the OR array feed two groups of macrocells. One group of eight macrocells is buried; its outputs feed back directly into the AND array rather than to device pins. These cells are called the State Logic MacroCells (SLMC), as they are useful for building state machines. The second group of macrocells consists of 10 cells whose outputs, in addition to feeding back into the AND array, are available at the device pins. Cells in this group are known as Output Logic MacroCells (OLMC).

Like the ILMC and IOLMC discussed above, output and state logic macrocells are configured by programming specific bits in the architecture control word (CKS(i), OUTSYN(i), XORD(i), XORE(i)), but unlike the input macrocells which must be configured in blocks, these macrocells are configurable on a macrocell-by-macrocell basis. Throughout this datasheet, $i = [14 \dots 23]$ for OLMCs and $i = [0 \dots 7]$ for SLMCs.

State and Output Logic MacroCells may be set to one of three valid configurations: combinational, D-type registered with sum term (asynchronous) clock, or D/E-type registered. Output macrocells always have I/O capability, with directional control provided by the 10 output enable (OE) product terms. Additionally, the polarity of each OLMC output is selectable through the XORD(i) architecture bits. Polarity selection is not necessary for SLMCs, since both the true and complemented forms of their outputs are available in the AND array. Polarity of all "E" sum terms is selectable through the XORE(i) architecture control bits.

When CKS(i) = 1 and OUTSYN(i) = 0, macrocell "i" is set as "D/E-type registered". In this configuration, the register is clocked from the common OCLK and the register clock enable input is controlled by the associated "E" sum term. This configuration is useful for building counters and state-machines with state hold functions.

When CKS(i) = 0 and OUTSYN(i) = 0, macrocell "i" is set as "D-type registered with sum term clock". In this configuration, the register is enabled and its "E" sum term is routed directly to the clock input. This allows for the popular "asynchronous programmable clock" feature, selectable on a register-by-register basis.

When CKS(i) = 0 and OUTSYN(i) = 1, macrocell "i" is set as "combinatorial". Configuring a SLMC in this manner turns it into a complement array. Complement arrays are used to construct multi-level logic.

Registers in both the Output and State Logic MacroCells feature a RESET input. This active high input allows the registers to be simultaneously and asynchronously reset from a common signal. The source of this signal is the RESET product term. Registers reset to a logic zero, but since the output buffers invert, a logic one will be present at the device pins.


There are two possible feedback paths from each OLMC: one from before the output buffer (this is the normal path) and one from after the output buffer, through the IOLMCs. The second path is usable as a feedback only when the associated bi-directional pin is being used as an output; during input operations it becomes the input data path, turning the associated OLMC into an additional buried state macrocell.

The D/E registers used in this device offer the designer the ultimate in flexibility and utility. The D/E register construct can emulate RS-, JK-, and T-type registers with the same efficiency as a dedicated RS-, JK- or T-register.


The three valid macrocell configurations are shown in the macrocell equivalent diagrams on the following pages. The truth table associated with each diagram shows the bit value of CKS(i) and OUTSYN(i) required to set the macrocell to the configuration shown.

ILMC/IOLMC Configurations


ILMC/IOLMC Generic Block Diagram




Asynchronous Input



Registered Input




Latched Input




OLMC/SLMC Configurations

OLMC/SLMC Block Diagram



TL/L/10561-9


D/E Type Registered



CKS(I)	OUTSYN(I)
1	0

TL/L/10561-10


D-Type Registered with Sum Term Asynchronous Clock



CKS(I)	OUTSYN(I)
0	0

TL/L/10561-11

OLMC/SLMC Configurations (Continued)



Array Description

The GAL6001 E² reprogrammable array is subdivided into three smaller arrays: AND, OR and Architecture. These arrays are described in detail below.

AND ARRAY

The AND array is organized as 78 input terms by 75 product term outputs. The 20 input and I/O logic macrocells, 8 SLMC feedbacks, 10 OLMC feedbacks, and ICLK comprise a total of 39 inputs to this array (each available in true and complemented forms). Product terms 0-63 serve as inputs to the OR array. Product term 64 is the RESET PT; it generates the RESET signal described in the earlier discussion of output and state logic macrocells. Product terms 65-74 are the output enable product terms; they control the output buffers, thus enabling device pins 14-23 to be bi-direction or TRI-STATE®.

OR ARRAY

The OR array is organized as 64 inputs by 36 sum term outputs. Product terms 0-63 of the AND array serve as the inputs to this array. Of the 36 sum term outputs, 18 are data ("D") terms and 18 are enable/clock ("E") terms. These terms feed into the 10 OLMCs and 8 SLMCs, one "D" term and one "E" term to each.

ARCHITECTURE ARRAY

The various configurations of the GAL6001 are enabled by programming cells within the architecture control word. This 68-bit word contains all of the chip configuration data. This data includes: XOR_D(i), XORE(i), CKS(i), OUTSYN(i), INLATCH, INSYN, IOLATCH, and IOSYN. The function of each of these bits has been previously explained.

Electronic Signature Word

Every GAL6001 device contains an electronic signature word. The Electronic Signature word is a 72-bit user definable storage area, which can be used to store inventory control data, pattern revision numbers, manufacture date, etc. Signature data is always available to the user, regardless of the state of the security cell.

Security Cell

A security cell is provided with every GAL6001 device as a deterrent to unauthorized copying of the array patterns.

Once programmed, this cell prevents further read access to the AND, OR and architecture arrays. This cell can be erased only during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Electronic Signature data is always available to the user, regardless of the state of this control cell.

Bulk Erase

Before writing a new pattern into a previously programmed part, the old pattern must first be erased. This erasure is done automatically by the programming hardware as part of the programming cycle and takes only 50 ms.

Register Preload

When testing state machine designs, all possible states and state transitions must be verified, not just those required during normal machine operations. This is because in system operation, certain events may occur that cause the logic to assume an illegal state: power-up, brown out, line voltage glitches, etc. To test a design for proper treatment of these conditions, a method must be provided to break the feedback paths and force any desired state (i.e., illegal) into the registers. Then the machine can be sequenced and the outputs tested for correct next state generation.

All of the registers in the GAL6001 can be preloaded, including the input, I/O, and state registers. In addition, the contents of the state and output registers can be examined in a special diagnostics mode. Programming hardware takes care of all preload timing and voltage requirements.

Input Buffers


GAL devices are designed with TTL level compatible input buffers. These buffers, with their characteristically high impedance, load driving logic much less than "traditional bipolar devices". This allows for a greater fan out from the driving logic.

GAL devices do not possess active pull-ups within their input structures. As a result, National recommends that all unused inputs and TRI-STATE I/O pins be connected to another active input, V_{CC}, or GND. Doing this will tend to improve noise immunity and reduce I_{CC} for the device.

Power-Up Reset

Circuitry within the GAL6001 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (t_{RESET}). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up.


The timing diagram for power-up is shown above. Because of the asynchronous nature of system power-up, the following conditions must be met to guarantee a valid power-up reset of the GAL6001. First, the V_{CC} rise must be monotonic. Second, the clock inputs must become a proper TTL level within the specified time (t_{PR}). The registers will reset within a maximum of t_{RESET} time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met.




TL/L/10561-13

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



GAL6001 Logic Diagram



PAL10/10016P8 ECL Programmable Array Logic

General Description

The PAL1016P8/10016P8 is the first member of an ECL programmable logic device family possessing common electrical characteristics, utilizing an easily accommodated programming procedure, and produced with National Semiconductor's advanced oxide-isolated process. This family includes combinatorial, and registered output devices.

These devices are fabricated using National's proven Ti-W (Titanium-Tungsten) fuse technology to allow fast, efficient, and reliable programming.

This family allows the designer to quickly implement the defined logic function by removing the fuses required to properly configure the internal gates and/or registers. Product terms with all fuses removed assume a logical high state. All devices in this series are provided with an output polarity fuse that, if removed, will permit any output to independently provide a logic low when the equation is satisfied. When these fuses are intact the outputs provide a logic true (most positive voltage level) in response to the input conditions defined by the applicable equation. All input and I/O pins have on-chip 50 k Ω pull-down resistors.


Fuse symbols have been omitted from the logic diagrams to allow the designer use of the diagrams to create fuse maps representing the programmed device.

All devices in this family can be programmed using conventional programmers. After the device has been programmed and verified, an additional fuse may be removed to inhibit further verification or programming. This "security" feature can provide a proprietary circuit which cannot easily be duplicated.

Features

- $t_{pD} = 6$ ns max
- Eight combinatorial outputs with programmable polarity
- Programmable replacement for conventional ECL logic
- Both 10KH and 100K I/O compatible versions
- Simplifies prototyping and board layout
- 24-pin thin DIP packages.
- Programmed on conventional TTL PLD programmers
- Security fuse to prevent direct copying
- Reliable titanium-tungsten fuses

Ordering Information



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias (Ambient)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Any Input Relative to V _{CC}	V _{EE} to +0.5V

Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	1000V
C _{ZAP}	= 100 pF
R _{ZAP}	= 1500 Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions


Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10 kH	-5.46	-5.2	-4.94	V
		100k	-4.73	-4.5	-4.27	
R _L	Standard 10 kH/100k Load		50		Ω	
C _L	Standard 10 kH/100k Load		5		pF	
T _A	Operating Ambient Temperature	10 kH	0	+75	°C	
		100k	0	+85		

Electrical Characteristics

 Over Recommended Operating Conditions. Output Load = 50Ω to -2.0V.

Symbol	Parameter	Conditions	T _A	Min	Max	Units
V _{IH}	High Level Input Voltage	Guaranteed input voltage high for all inputs	10 kH	0°C +25°C +75°C	-1170 -1130 -1070	mV
			100k	0°C to 85°C	-1165 -880	
V _{IL}	Low Level Input Voltage	Guaranteed input voltage low for all inputs	10 kH	0°C +25°C +75°C	-1480 -1480 -1450	mV
			100k	0°C to 85°C	-1810 -1475	
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 kH	0°C +25°C +75°C	-1020 -980 -920	mV
			100k	0°C to 85°C	-1025 -880	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 kH	0°C +25°C +75°C	-1950 -1950 -1950	mV
			100k	0°C to 85°C	-1810 -1620	
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	10 kH	0°C +75°C	220	μA
			100k	0°C to 85°C		
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min. Except I/O Pins	10 kH	0°C +75°C	0.5	μA
			100k	0°C to 85°C		
I _{EE}	Supply Current	V _{EE} = Max. All inputs and outputs open	10 kH	0°C to 75°C	-240	mA
			100k	0°C to 85°C		

Note: This product family has been designed to meet the specification in the test table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.



TL/L/6161-4


Switching Characteristics

Over Recommended Operating Conditions; Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
t_{PD}	Input to Output*			4	6	ns
t_r	Output Rise Time		0.5	1	2.5	ns
t_f	Output Fall Time		0.5	1	2.5	ns

*Measure t_{PD} at threshold points

Connection Diagram



PAL Design

The first step in designing a PAL device is the selection of the appropriate device to accommodate the logic equations. This is accomplished by partitioning the system into logic blocks with a defined number of inputs and outputs. Next, a device with an equal or greater I/O capability is selected to implement each logic block. The assignment of inputs and outputs to specific pins follows the device selection.

This device selection procedure is most easily accomplished with the use of computer software such as the PLAN™ package of programs by National Semiconductor Corporation, but can be done manually using the logic diagram and logic symbols provided in this document.

Specifying the Fuse Pattern

Once a device with pinout is selected, the fuse pattern may be specified. The best procedure is the use of the PLAN, or a similar software package which will create the fuse pattern from the defined logic for the device and download the pattern to a programmer. Most common device programmers are provided with an RS-232 port which accesses the data provided in JEDEC or a selected HEX format.

Logic diagrams can be translated to PAL logic diagrams if desired. Fuses left intact are indicated on the logic diagram by an "X" at the intersection of the input line and the AND gate product line. A blown fuse is not marked. The PAL logic diagrams are provided with no fuse locations marked, allowing the designer to use the diagram to manually create a fuse map. Actually, the unprogrammed device is shipped with all Xs (fuses) intact. Each fuse node is identified by a product line number and an input line number.


Each device in the ECL PAL family has the capability for its output polarity to be user-determined. The selection of output polarity is logically determined by the equations and implemented, if an active low output is required, by removing the fuse representing the appropriate output.

National Masked Logic

If a large number of devices with the same pattern are required, it may be more economical to consider mask programming. These mask-programmed devices will meet or exceed all of the performance specifications of the fuse-programmed devices they replace.

To generate a mask-programmed device, National Semiconductor requires a set of logic equations, written in a format such as PLAN, plus test vectors which the user generates as acceptance criteria for the finished product.

Logic Diagram PAL1016P8/PAL10016P8



JEDEC logic array cell number = product line first cell number + input line number.


TL/L/6161-3

Programming Specification

This specification defines the programming and verification procedure for the first programmable logic devices in National's generic ECL family. The internal fuse arrays consists of 64 product lines (8 for each output), each containing 32 fuse locations (1 for each of 16 inputs and its complement) for a total of 2048 array fuses. Eight additional fuses exist to allow changing the active output polarity.

Each ECL device is programmed and verified as a 2048x1 TTL PROM. The connection diagrams in *Figure 1* illustrate the difference between the logical ECL device and the PROGRAMMABLE TTL device.

For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor.



TL/L/6161-5
FIGURE 1. Connection Diagrams

TL/L/6161-6

Array Fuse Addressing

When programming or verifying a fuse location, the output (equation) is addressed by the 3 address pins 13, 14, and 15. The eight product lines, within the equation, are selected by the 3 address pins 9, 10, and 11. The fuse pair locations representing the logical inputs are selected by the 4 address pins 2, 3, 22, and 23, with the complementing fuse within the pair by the address pin 1. The programming address data is detailed in Tables I-III.

Table I. Logic Output (Equation) Selection vs. Programming Address Inputs.

Output Pin	Address Pin		
	15	14	13
21	0	0	0
4	0	0	1
20	0	1	0
5	0	1	1
18	1	0	0
7	1	0	1
17	1	1	0
8	1	1	1

Note that the sequence of outputs represent the physical, not numeric, order of logical outputs.

Table II. Product Line (within Equation, or Output) vs. Programming Address Inputs.

Product Pin	Address Pin		
	11	10	9
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Table III. Input Line Selection vs. Programming Address Inputs.

Input Line	Address Pin				
	23	22	3	2	1
0	0	0	0	0	0
1	0	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	0
5	0	0	1	0	1
6	0	0	1	1	0
7	0	0	1	1	1
8	0	1	0	0	0
9	0	1	0	0	1
10	0	1	0	1	0
11	0	1	0	1	1
12	0	1	1	0	0
13	0	1	1	0	1
14	0	1	1	1	0
15	0	1	1	1	1
16	1	0	0	0	0
17	1	0	0	0	1
18	1	0	0	1	0
19	1	0	0	1	1
20	1	0	1	0	0
21	1	0	1	0	1
22	1	0	1	1	0
23	1	0	1	1	1
24	1	1	0	0	0
25	1	1	0	0	1
26	1	1	0	1	0
27	1	1	0	1	1
28	1	1	1	0	0
29	1	1	1	0	1
30	1	1	1	1	0
31	1	1	1	1	1

Note pin 1 affects complementing fuse only.

Fuse Programming and Verification

The array and output polarity fuse programming waveform diagram is shown in *Figure 2*. The 8 output pins O_N are used only to change the polarity of the selected device output and for removing the "security" fuse. Tables 4 and 5 define the voltage and timing requirements.

Programming Procedure

1. Power is applied to the device. VCC, VCC1, and VCC2 (pins 24, 6, and 19) go to VCC. (The voltage applied to pin 24 cannot precede the voltage applied to pin 6) The output pins (4, 5, 7, 8, 17, 18, 20, and 21), are open circuited, or held at a logic low level, while programming the array.
2. After T0, VCC1 (pin 6) can be raised from 5.0 to 10.75V at a slew rate not to exceed $10V/\mu S$, or not less than $1V/\mu s$.
3. The 11 address inputs (pins 1-3, 9-11, 13-15, 22, and 23) will define the location of the array fuse to be opened or the applicable output pin will define the polarity fuse to be opened.

4. After VCC1 has been stable at 10.75V for period T1 and the address has been stable defining the applicable fuse location for period T2, VCC2 (pin 19) may slew from 5.0 to 10.75V at a slow rate of 1 to $10V/\mu S$.
5. VCC2 must remain stable at 10.75V for the duration of the programming pulse (TP) before returning to 5.0V.
6. With VCC1 at 10.75V and after VCC2 has been stable at 5.0V for the period T3, VER pin (16) may be sampled. If the fuse was properly opened, a logic low level will be observed. If the fuse did not open, steps 4 through 6 may be repeated up to 15 times.
7. If additional locations are to be addressed, steps 3 through 6 must be repeated for each fuse to be opened while observing the maximum power up time and duty cycle.

Fuse Verification

Fuse verification may be performed independent of programming. As seen in *Figure 2*, with VCC1 at VCCP and VCC2 at VCC verification may occur within the defined timing constraints. (See Table V)




FIGURE 2. Array/Polarity Programming Diagram

TL/L/6161-7

TABLE IV. DC Requirements

Symbol	Description	Min	Nom	Max	Units
V _{CC}	Pin 24 Voltage While Programming or Verifying (Pin 19 Verifying) (Note 1)	4.75	5.00	5.25	V
I _{CC}	Pin 24 Current While Programming (Note 2)		200	300	mA
V _{CCP}	V _{CC1} /V _{CC2} (Pins 6 and 19) Voltage While Programming (Note 3)	10.50	10.75	11.00	V
I _{CC1}	V _{CC1} (Pin 6) Current While Programming (Note 2)		300	450	mA
I _{CC2}	V _{CC2} (Pin 19) Current While Programming (Note 2)		10	25	mA
V _{IL}	Input LOW Level - If Left Open, Pins 4, 5, 7, 8, 17, 18, 20, and 21 are Held Low by Internal 50K Resistor	0		0.8	V
I _{IL}	Input LOW Current - Pins; 1-3, 9-11, 13-15, 22, and 23 V _{CC} /V _{CC1} /V _{CC2} = Max, V _{IN} = 0.4V		-1.0	-1.5	mA
	4, 5, 7, 8, 17, 18, 20, and 21 (Note 4) V _{CC} /V _{CC1} /V _{CC2} = Max, V _{IN} = 0.8V		-0.25	-1.5	mA
V _{IH}	Input HIGH Level	2.20		V _{CC}	V
I _{IH}	Input HIGH Current V _{CC} /V _{CC1} /V _{CC2} = Max, V _{IN} = V _{CC} Max Pins 1-3, 9-11, 13-15, 22, and 23		90	300	μA
	4, 5, 7, 8, 17, 18, 20, and 21		3	5	mA
V _{OL}	Output (Pin 16) LOW Level V _{CC} /V _{CC1} /V _{CC2} = Min, I _{OL} = 4 mA			0.8	V
V _{OH}	Output (Pin 16) HIGH Level V _{CC} /V _{CC1} /V _{CC2} = Max, I _{OH} = -0.6 mA	2.20			V

Note 1: While programming/verifying, power can be applied to the device for 5 mS maximum with a duty cycle of 20% maximum.

Note 2: Current measurements are taken with V_{CC}/V_{CC1}/V_{CC2} at maximum and with all device inputs and outputs open.

Note 3: The difference between V_{CC} and V_{CCP} must not exceed 6V.

Note 4: If V_{IN} (V_{IL}) is less than 0.8 volts at pins 4, 5, 7, 8, 17, 18, 20, or 21, means must be provided to limit the current sourced by the device pins to 10 mA.

Note 5: All programming and verification to be performed at 25°C ±5°C

TABLE V. Timing

Symbol	Description	Min	Nom	Max	Units
T0	Power-Up Before Raising V _{CC1} (Note 1)	0	500		ns
T1	V _{CC1} at V _{CCP} Before Raising V _{CC2}	400	500		ns
T2	Address Set-Up Time to V _{CC2} > V _{CCP}	400	500		ns
T3	VER Valid After V _{CC2} at V _{CC} (Note 2)		200	500	ns
T4	V _{CC2} at V _{CC} Before Lowering V _{CC1}	400	500		ns
T5	VER Valid After Raising V _{CC1} (Note 2)		200	500	ns
T5b	Address Set-Up Time to VER Valid (Note 2)		200	500	ns
T6	VER Valid Hold Time From Address			0	ns
T7	V _{CC2} at V _{CC} Before Address Change	400	500		ns
T8	VER Valid Hold Time From V _{CC2} > V _{CCP} (Note 2)	0	100		ns
T9	V _{CC1} at V _{CC} Before Power Down	0			ns
TP	Programming Pulse	10	10	30	μs

Note 1: Observe the maximum power-up time or 5 ms and duty cycle of 20% for V_{CC}/V_{CC1}/V_{CC2} during programming.

Note 2: VER is valid when V_{CC2} = V_{CC} and V_{CC1} = V_{CCP}.

Security Fuse Programming

The security fuse is opened using the same procedure as used for changing the output polarity, except all 8 outputs (pins 4, 5, 7, 8, 17, 18, 20, and 21) must be selected with the application of V_{IH} . Verification is determined by the inability to further verify the array.




FIGURE 3. Security Fuse Programming Diagram

TL/L/6161-8



PRELIMINARY

PAL10/10016P8-3 (DIP Only) 3 ns ECL ASPECT™ Programmable Array Logic

General Description

The PAL10/10016P8-3 is a member of the National Semiconductor 28-pin high speed ECL PAL® family. This device utilizes National Semiconductor's ASPECT (Advanced Single Poly Emitter Coupled Technology) process with a newly developed tungsten fuse technology to provide the highest-speed user-programmable replacements for conventional ECL SSI-MSI logic with significant chip-count reduction. The JEDEC fuse-map format and programming algorithm of this device is compatible with those of all prior ECL PAL products from National.

Programmable logic devices provide convenient solutions for a wide variety of applications—specific functions, including random logic, custom decoders, state machines, etc. By programming fuse links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the shelf products.

The PAL10/10016P8-3 logic array has a total of 16 complementary input pairs, 64 product terms and 8 programmable polarity output functions. Each output function is the OR-sum of 8 product terms. Each product term is satisfied when all array inputs which are connected to it (via intact fuses) are in the correct state as defined by the equation for that


product term. Each output function is provided with output polarity fuses. These fuses permit the designer to configure each output independently to produce either a logic high (by leaving the fuse intact) or a logic low (by programming the fuse) when the equation defining that output is satisfied.

Programming equipment and software make PAL design development quick and easy. Programming is accomplished using TTL voltage levels and is therefore supported by industry standard TTL PLD programmers. After programming and verifying the logic array, an additional security fuse may be programmed to prevent direct copying of proprietary logic designs.


Features

- High speed: $t_{PD} = 3$ ns max
- Programmable replacement for ECL logic
- Both 100K and 10 KH I/O compatible versions
- Eight output functions with programmable polarity
- Improved programmability tungsten fuses
- Security fuse to prevent direct copying
- Programmed on conventional TTL PLD programmers
- Fully supported by PLAN™ software
- Commercial and Military ranges

Ordering Information



Block Diagram



TL/L/10714-1

Absolute Maximum Ratings

Temperature under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Input Voltage	V _{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 Seconds)	300°C
ESD Tolerance	TBD
C _{ZAP} = 100 pF	
R _{ZAP} = 1500Ω	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions for Commercial Range

Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10KH	-5.46	-5.2	-4.94	V
		100K	-4.80	-4.5	-4.20	
T	Operating Temperature (Note)	10KH	0		+75	°C
		100K	0		+85	

Electrical Characteristics Over Recommended Operating Conditions Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions	T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High for All Inputs	10KH	0°C	-1170	-840	mV
				+25°C	-1130	-810	
			+75°C	-1070	-735		
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low for All Inputs	10KH	0°C	-1950	-1480	mV
				+25°C	-1950	-1480	
			+75°C	-1950	-1450		
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max or V _{IL} Min	10KH	0°C	-1020	-840	mV
				+25°C	-980	-810	
			+75°C	-920	-735		
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max or V _{IL} Min	10KH	0°C	-1950	-1630	mV
				+25°C	-1950	-1630	
			+75°C	-1950	-1600		
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max	10KH	0°C		220	μA
				+75°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min	10KH	0°C	0.5		μA
				+75°C			
I _{EE}	Supply Current	V _{EE} = Min All Inputs and Outputs Open	10KH	0°C to +75°C	-220		mA
				100K	0°C to +85°C		

Note: Operating temperatures for circuits in J and N packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Absolute Maximum Ratings

Temperature under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V_{EE} Relative to V_{CC}	-7V to +0.5V
Input Voltage	V_{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 Seconds)	300°C
ESD Tolerance	TBD
C_{ZAP}	100 pF
R_{ZAP}	1500Ω
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions for Extended (Military) Range*

Symbol	Parameter		Min	Typ	Max	Units
V_{EE}	Supply Voltage	10KH	-5.46	-5.2	-4.94	V
		100K	-4.80	-4.5	-4.20	
T	Operating Temperature (Note)	10KH	-55		+125	°C
		100K	0		+125	

Electrical Characteristics Over Recommended Operating Conditions Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions	T_A	Min	Max	Units	
V_{IH}	High Level Input Voltage	Guaranteed Input Voltage High for All Inputs	10KH	-55°C +25°C +125°C	-1250 -1130 -1000	-930 -810 -660	mV
			100K	0°C to +125°C	-1165	-880	
V_{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low for All Inputs	10KH	-55°C +25°C +125°C	-1950 -1950 -1950	-1480 -1480 -1420	mV
			100K	0°C to +125°C	-1810	-1475	
V_{OH}	High Level Output Voltage	$V_{IN} = V_{IH}$ Max or V_{IL} Min	10KH	-55°C +25°C +125°C	-1110 -980 -830	-930 -810 -660	mV
			100K	0°C to +125°C	-1025	-880	
V_{OL}	Low Level Output Voltage	$V_{IN} = V_{IH}$ Max or V_{IL} Min	10KH	-55°C +25°C +125°C	-1950 -1950 -1950	-1630 -1630 -1570	mV
			100K	0°C to +125°C	-1810	-1620	
I_{IH}	High Level Input Current	$V_{IN} = V_{IH}$ Max	10KH	-55°C +125°C		220	μA
			100K	0°C to +125°C			
I_{IL}	Low Level Input Current	$V_{IN} = V_{IL}$ Min	10KH	-55°C +125°C	0.5		μA
			100K	0°C to +125°C			
I_{EE}	Supply Current	$V_{EE} =$ Min All Inputs and Outputs Open	10KH	-55°C to +125°C	-220		mA
			100K	0°C to +125°C			

Note: Operating temperatures for circuits in J and N packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

* Extended (Military) range available in J package only.

Switching Characteristics

Over Recommended Operating Conditions, Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured Test Conditions	Commercial		Military		Units
			Min	Max	Min	Max	
t_{PD}	Input to Output	Measured at Threshold Points (Note 1)		3.0		4.0	ns
t_r	Output Rise Time	Measured between 20% and 80% Points	0.25	1.25	0.25	1.25	ns
t_f	Output Fall Time		0.25	1.25	0.25	1.25	ns

Note 1: All AC Measurements are to be made from Threshold Point.


$$V_{IH} = \text{Threshold} + 400\text{ mV}$$

$$V_{IL} = \text{Threshold} - 400\text{ mV}$$

$$\text{Threshold} = \frac{V_{IH\text{Min}} + V_{IL\text{Max}}}{2}$$


Part	Temp	$V_{IN\text{Min}}$	$V_{IL\text{Max}}$	Threshold	V_{IH}	V_{IL}
10 kH	-55°C	-1250	-1480	-1365	-965	-1765
	0°C	-1170	-1480	-1325	-925	-1725
	25°C	-1130	-1480	-1300	-900	-1700
	75°C	-1070	-1450	-1260	-860	-1660
	125°C	-1000	-1420	-1210	-810	-1610
100k	All	-1165	-1475	-1300	-900	-1700

Timing Measurements



TL/L/10714-2


Test Load



TL/L/10714-3

Connection Diagram

Dual-In-Line Package



Top View

TL/L/10714-4

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that devices be functionally tested before being installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. For more information about the functional testing of PAL devices, please refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide*.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL


products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL10/10016P8-3 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the ECL PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Programmer Support

Advin Systems	Sailor PAL	V8.40
Data I/O	Unisite 40	V2.20
Digelec	Model 860	VA-3.2
International Microsystems	ECL-2	
Logical Devices	Allpro	V1.44C
	Palpro 2x	V4.0
SMS	Sprint Plus	V3.2J
Stag Microsystems	ZL30A	V31

Logic Diagram—PAL1016P8-3/PAL10016P8-3



TL/L/10714-5



PRELIMINARY

PAL10/10016PE8-3 (PLCC Only) 3 ns ECL ASPECT™ Programmable Array Logic

General Description

The PAL10/10016PE8-3 is a member of the National Semiconductor 28-pin high speed ECL PAL® family. This device utilizes National Semiconductor's ASPECT (Advanced Single Poly Emitter Coupled Technology) process with a newly developed tungsten fuse technology to provide the highest-speed user-programmable replacements for conventional ECL SSI-MSI logic with significant chip-count reduction. The JEDEC fuse-map format and programming algorithm of this device is compatible with those of all prior ECL PAL products from National.

Programmable logic devices provide convenient solutions for a wide variety of applications—specific functions, including random logic, custom decoders, state machines, etc. By programming fuse links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products.

The PAL10/10016PE8-3 logic array has a total of 16 complementary input pairs, 64 product terms and 8 programmable polarity output functions. Each output function is the OR-sum of 8 product terms. Each product term is satisfied when all array inputs which are connected to it (via intact fuses) are in the correct state as defined by the equation for that


product term. Each output function is provided with output polarity fuses. These fuses permit the designer to configure each output independently to produce either a logic high (by leaving the fuse intact) or a logic low (by programming the fuse) when the equation defining that output is satisfied.

Programming equipment and software make PAL design development quick and easy. Programming is accomplished using TTL voltage levels and is therefore supported by industry standard conventional TTL PLD programmers. After programming and verifying the logic array, an additional security fuse may be programmed to prevent direct copying of proprietary logic designs.


Features

- High speed: t_{PD} 3 ns max
- Full 28-pin function (all pins used)
- Programmable replacement for ECL logics
- Both 100K and 10 KH I/O compatible versions
- Eight output functions with programmable polarity
- Security fuse to prevent direct copying
- Fully supported by PLAN and other industrial software
- High density-high performance 28-pin PLCC package

Ordering Information



Block Diagram



TL/L/10712-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Input Voltage	V _{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 Seconds)	TBD
ESD Tolerance	
C _{ZAP} = 100 pF	
R _{ZAP} = 1500Ω	
Test Method: Human Body Model	
Test Specification: NSC SOP-5028	

Recommended Operating Conditions

Symbol	Parameter		Min	Typ	Max	Units
V _{EE}	Supply Voltage	10KH	-5.46	-5.2	-4.94	V
		100K	-4.80	-4.5	-4.20	
T	Operating Temperature (Note)	10KH	0		+75	°C
		100K	0		+85	

Electrical Characteristics

 Over Recommended Operating Conditions Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions		T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High for All Outputs	10KH	0°C	-1170	-840	mV	
				+25°C	-1130	-810		
				+75°C	-1170	-735		
			100K	0°C to +85°C	-1165	-880		
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low for All Inputs	10KH	0°C	-1950	-1480		mV
				+25°C	-1950	-1480		
				+75°C	-1950	-1450		
			100K	0°C to +85°C	-1810	-1475		
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max or V _{IL} Min	10KH	0°C	-1020	-840	mV	
				+25°C	-980	-810		
				+75°C	-920	-735		
			100K	0°C to +85°C	-1025	-880		
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max or V _{IL} Min	10KH	0°C	-1950	-1630		mV
				+25°C	-1950	-1630		
				+75°C	-1950	-1600		
			100K	0°C to +85°C	-1810	-1620		
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max	10KH	0°C		220	μV	
				+75°C				
				0°C to +85°C				
I _{IL}	Low Level Input Current	V _{IN} = V _{IH} Min	10KH	0°C	0.5			μV
				+75°C				
				0°C to +85°C				
I _{EE}	Supply Current	V _{EE} = Min All Inputs and Outputs Open	10KH	0°C to +75°C	-220		mA	
				0°C to +85°C				

Note: Operating temperatures for circuits in PLCC packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Switching Characteristics

Over Recommended Operating Conditions, Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured Test Conditions	Min	Max	Units
t_{PD}	Input to Output	Measured at Threshold Points (Note 1)		3.0	ns
t_r	Output Rise Time	Measured between 20% and 80% Points	0.25	1.25	ns
t_f	Output Fall Time		0.25	1.25	ns

Note 1: All AC Measurements are to be made from Threshold Point.


$$V_{IH} = \text{Threshold} + 400\text{ mV}$$

$$V_{IL} = \text{Threshold} - 400\text{ mV}$$


$$\text{Threshold} = \frac{V_{IHMin} + V_{ILMax}}{2}$$

Part	Temp	V_{INMin}	V_{ILMax}	Threshold	V_{IH}	V_{IL}
10 kH	0°C	-1170	-1480	-1325	-925	-1725
10 kH	25°C	-1130	-1480	-1300	-900	-1700
10 kH	75°C	-1070	-1450	-1260	-860	-1660
100k	All	-1165	-1475	-1300	-900	-1700


Timing Measurements



Connection Diagram



Test Load



Top View

Order Number PAL1016PE8-3/PAL10016PE8-3
See NS Package Number V28A

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that devices be functionally tested before being installed in your system. Even though the number of postprogramming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. For more information about the functional testing of PAL devices, please refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide*.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL10/10016PE8-3 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the ECL PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Programmer Support

Advin Systems	Sailor PAL	V8.40
Data I/O	Unisite 40	V2.7
International Microsystems	ECL-2, ECL-1	
Logical Devices	Allpro	V1.48C
	Palpro 2X	V4.0
Stag Microsystems	ZL30A	V31


Programming

Most programmers listed below are able to directly program the 28-lead PLCC package. If programming from a DIP socket the following adapter wiring is required:

PLCC Pin	DIP Pin
1	No Connect
2	1
3	2
4	3
5	4
6	5
7	6
8	7
9	8
10	No Connect
11	9
12	10
13	11
14	12
15	No Connect
16	13
17	14
18	15
19	16
20	No Connect
21	17
22	18
23	19
24	20
25	21
26	22
27	23
28	24

PLCC pins 1, 10, 15 and 20 are not connected to the DIP pins because these are the additional ECL inputs. If using such an adaptor, a 0.1 μ F capacitor should be added from PLCC pin 23 to PLCC pin 14.

Logic Diagram—PAL1016PE8-3/PAL10016PE8-3



JEDEC logic array cell number = product line first cell number + input line number

TL/L/10712-5

PAL10/10016P4A

4 ns ECL Programmable Array Logic

General Description

The PAL1016P4A and PAL10016P4A are members of the National Semiconductor ECL PAL® family. The PAL10/10016P4A is a functional subset of the PAL10/10016P8 (6 ns tpd) and is compatible in pinout, JEDEC map format, and programming algorithm. The ECL PAL family utilizes National Semiconductor's advanced oxide-isolated process and proven Titanium-Tungsten (Ti-W) fuse technology to provide user-programmable logic to replace conventional ECL SSI/MSI gates and flip-flops. Typical chip count reduction gained by using PAL devices is greater than 4:1.

This family allows the systems engineer to customize his chip by opening fuse links to configure AND and OR gates to perform his desired logic function. Complex interconnections that previously required time-consuming layout are thus transferred from PC board to silicon where they can easily be modified during prototype checkout or production.

The PAL transfer function is the familiar sum-of-products implemented with a single array of fusible links. The PAL device incorporates a programmable AND array driving a fixed OR array. The AND term logic matrix incorporates 16 complementary inputs and 32 product terms. The 32 product terms are grouped into four OR functions with eight product terms each. All devices in this series are provided with output polarity fuses. These fuses permit the designer to configure each output independently to provide either a logic true (by leaving the fuse intact) or a logic false (by programming the fuse) when the equation defining that output is satisfied.

Product terms with all fuses programmed assume a logical high state, while product terms connected to both the true

and complement of any input assume a logical low state. All product terms in an unprogrammed part are logically low.

Fuse symbols have been omitted from the logic diagrams to allow the designer use of the diagrams for logic editing.

These ECL PAL devices may be programmed on many PLD programmers. Programming is accomplished using TTL voltage levels. Once programmed and verified, an additional fuse may be programmed to disable further verification. This feature gives the user a proprietary circuit which is difficult to copy.

Features


- High speed:
Combinatorial outputs
tpd = 4 ns max
- Both 10 KH and 100K I/O compatible versions
- Four output functions; sixteen dedicated inputs
- Individually programmable polarity for all logic outputs
- Reliable titanium-tungsten fuses
- Security fuse to prevent direct copying
- Programmed on many PLD programmers
- Fully Supported by PLAN™ Software
- Packaging:
24-pin thin DIP (0.300")
24-pin QUAD CERPAK

Applications

- Programmable replacement for ECL logic
- Address or instruction decoding

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Any Input Relative to V _{CC}	V _{EE} to +0.5V

Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	1000V
C _{ZAP}	= 100 pF
R _{ZAP}	= 1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.73	-4.5	-4.27	
T	Operating Temperature (Note)	10 KH	0		+75	°C
		100K	0		+85	

DC Electrical Characteristics Over Recommended Operating Conditions

Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions	T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	10 KH	0°C	-1170	-840	mV
				+25°C	-1130	-810	
			+75°C	-1070	-735		
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	10 KH	0°C	-1950	-1480	mV
				+25°C	-1950	-1480	
			+75°C	-1950	-1450		
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1020	-840	mV
				+25°C	-980	-810	
			+75°C	-920	-735		
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1950	-1630	mV
				+25°C	-1950	-1630	
			+75°C	-1950	-1600		
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	10 KH	0°C		220	μA
				+75°C			
			100K	0°C to +85°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min.	10 KH	0°C	0.5		μA
				+75°C			
			100K	0°C to +85°C			
I _{EE}	Supply Current	V _{EE} = Min.	10 KH	0°C to +75°C	-220		mA
		All Inputs and Outputs Open	100K	0°C to +85°C			

Note: Operating temperatures for circuits in Dual-In-Line packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Operating temperatures for circuits packaged in QUAD CERPAK are specified as case temperatures (T_C). All specifications apply after thermal equilibrium has been established.

Switching Characteristics

Over Recommended Operating Conditions, Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured Test Conditions	Min	Max	Units
t_{PD}	Input to Output	Measured at threshold points (Note 1)		4	ns
t_r	Output Rise Time	Measured between 20% and 80% points	0.5	2.5	ns
t_f	Output Fall Time		0.5	2.5	ns

Note 1: All AC measurements are to be made from threshold point.


$$V_{IH} = \text{Threshold} + 400\text{ mV}$$

$$V_{IL} = \text{Threshold} - 400\text{ mV}$$


$$\text{Threshold} = \frac{V_{IH\text{Min}} + V_{IL\text{Max}}}{2}$$

Part	Temp	$V_{IH\text{Min}}$	$V_{IL\text{Max}}$	Threshold	V_{IH}	V_{IL}
10 kH	-55°C	-1250	-1480	-1365	-965	-1765
10 kH	0°C	-1170	-1480	-1325	-925	-1725
10 kH	25°C	-1130	-1480	-1300	-900	-1700
10 kH	75°C	-1070	-1450	-1260	-860	-1660
10 kH	125°C	-1000	-1420	-1210	-810	-1610
100 k	All	-1165	-1475	-1300	-900	-1700


Timing Measurements



TL/L/9138-7




Connection Diagram



TL/L/9138-3

Logic Diagram PAL 1016P4A/PAL10016P4A



JEDEC logic array cell number = product line first cell number + input line number

TL/L/9138-4

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recom-

mends that devices be functionally tested before being installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. Refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide* for more information about the functional testing of PAL devices.

Please contact your local sales office for a list of current programming support tools for ECL PAL devices.

PAL10/10016P4-2 (DIP Only) 2 ns ECL ASPECT™ Programmable Array Logic

General Description

The PAL10/10016P4-2 is a member of the National Semiconductor 28-pin high speed ECL PAL® family. This device utilizes National Semiconductor's ASPECT (Advanced Single Poly Emitter Coupled Technology) process with a newly developed tungsten fuse technology to provide the highest-speed user-programmable replacements for conventional ECL SSI-MSI logic with significant chip-count reduction. The JEDEC fuse-map format and programming algorithm of this device is compatible with those of all prior ECL PAL products from National.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming fuse links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products.

The PAL10/10016P4-2 logic array has a total of 16 complementary input pairs, 32 product terms and 4 programmable polarity output functions. Each output function is the OR-sum of 8 product terms. Each product term is satisfied when all array inputs which are connected to it (via intact fuses) are in the correct state as defined by the equation for that


product term. Each output function is provided with output polarity fuses. These fuses permit the designer to configure each output independently to produce either a logic high (by leaving the fuse intact) or a logic low (by programming the fuse) when the equation defining that output is satisfied.

Programming equipment and software make PAL design development quick and easy. Programming is accomplished using TTL voltage levels and is therefore supported by industry standard TTL PLD programmers. After programming and verifying the logic array, an additional security fuse may be programmed to prevent direct copying of proprietary logic designs.

Features

- Highest speed: $t_{PD} = 2.5$ ns max
- Programmable replacement for ECL logic
- Both 100K and 10 KH I/O compatible versions
- Four output functions with programmable polarity
- Improved programmability tungsten fuses
- Security fuse to prevent direct copying
- Programmed on conventional TTL PLD programmers
- Fully Supported by PLAN™ Software
- Commercial and Military ranges

Block Diagram PAL10/10016P4-2



$V_{EE} = 12$, $V_{CC} = 24$, $V_{CC0} (5, 7) = 6$
 $V_{CC0} (18, 20) = 19$
 Pinout applies to 24-pin DIP

TL/L/10711-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Input Voltage	V _{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	TBD
C _{ZAP} = 100 pF	
R _{ZAP} = 1500Ω	
Test Method: Human Body Model	
Test Specification: NSC SOP-5-028	

Recommended Operating Conditions for Commercial Range

Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.80	-4.5	-4.20	
T	Operating Temperature (Note)	10 KH	0		+75	°C
		100K	0		+85	

Electrical Characteristics Over Recommended Operating Conditions

Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions	T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	10 KH	0°C	-1170	-840	mV
				+25°C	-1130	-810	
				+75°C	-1070	-735	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	10 KH	0°C	-1950	-1480	mV
				+25°C	-1950	-1480	
				+75°C	-1950	-1450	
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1020	-840	mV
				+25°C	-980	-810	
				+75°C	-920	-735	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1950	-1630	mV
				+25°C	-1950	-1630	
				+75°C	-1950	-1600	
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	10 KH	0°C to +75°C		220	μA
			100K	0°C to +85°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min.	10 KH	0°C to +75°C	0.5		μA
			100K	0°C to +85°C			
I _{EE}	Supply Current	V _{EE} = Min. All Inputs and Outputs Open	10 KH	0°C to +75°C	-220		mA
			100K	0°C to +85°C			

Note: Operating temperatures for circuits in N and J packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Input Voltage	V _{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	TBD
C _{ZAP}	100 pF
R _{ZAP}	1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions for Extended (Military) Range*

Symbol	Parameter		Min	Typ	Max	Units
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.80	-4.5	-4.20	
T	Operating Temperature (Note)	10 KH	-55		+125	°C
		100K	0		+125	

Electrical Characteristics Over Recommended Operating Conditions

Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions	T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	10 KH	-55°C +25°C +125°C	-1250 -1130 -1000	-930 -810 -660	mV
			100K	0°C to +125°C	-1165	-880	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	10 KH	-55°C +25°C +125°C	-1950 -1950 -1950	-1480 -1480 -1420	mV
			100K	0°C to +125°C	-1810	-1475	
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	-55°C +25°C +125°C	-1110 -980 -830	-930 -810 -660	mV
			100K	0°C to +125°C	-1025	-880	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	-55°C +25°C +125°C	-1950 -1950 -1950	-1630 -1630 -1570	mV
			100K	0°C to +125°C	-1810	-1620	
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	10 KH	-55°C to +125°C		220	μA
			100K	0°C to +125°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min.	10 KH	-55°C to +125°C	0.5		μA
			100K	0°C to +125°C			
I _{EE}	Supply Current	V _{EE} = Min. All Inputs and Outputs Open	10 KH	-55°C to +125°C	-220		mA
			100K	0°C to +125°C			

Note: Operating temperatures for circuits in J and N packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

*Note: Extended (Military) Range available in J package only.

Switching Characteristics

Over Recommended Operating Conditions, Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured Test Conditions	Commercial		Military		Units
			Min	Max	Min	Max	
t_{pD}	Input to Output	Measured at Threshold Points (Note 1)		2.5		3.0	ns
t_r	Output Rise Time	Measured between 20% and 80% points	0.25	1.25	0.25	1.25	ns
t_f	Output Fall Time		0.25	1.25	0.25	1.25	ns

Note 1: All AC Measurements are to be made from Threshold Point.


$$V_{IH} = \text{Threshold} + 400\text{ mV}$$

$$V_{IL} = \text{Threshold} - 400\text{ mV}$$

$$\text{Threshold} = \frac{V_{IHMin} + V_{ILMax}}{2}$$


Part	Temp	V_{INMin}	V_{ILMax}	Threshold	V_{IH}	V_{IL}
10 kH	-55°C	-1250	-1480	-1365	-965	-1765
10 kH	0°C	-1170	-1480	-1325	-925	-1725
10 kH	25°C	-1130	-1480	-1300	-900	-1700
10 kH	75°C	-1070	-1450	-1260	-860	-1660
10 kH	125°C	-1000	-1420	-1210	-810	-1610
100k	All	-1165	-1475	-1300	-900	-1700

Timing Measurements




TL/L/10711-2

Test Load



TL/L/10711-3

Connection Diagram



Top View

TL/L/10711-4

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that devices be functionally tested before being installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. For more information about the functional testing of PAL devices, please refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide*.

Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL


products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL10/10016P4-2 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the ECL PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.


Programmer Support

Advin Systems	Sailor PAL	V8.40
Data I/O	Unisite 40	V2.20
Digelec	Model 860	VA-3.2
International Microsystems	ECL-2	V1.44C
Logical Devices	Allpro	V4.0
SMS	Palpro 2X	V31
Stag Microsystems	ZL30A	V32.J
Sprint Plus		

Ordering Information



Logic Diagram—PAL1016P4-2/PAL10016P4-2



JEDEC logic array cell number = product line first cell number + input line number

TL/L/10711-5

PAL10/10016C4-2 (PLCC Only) 2 ns ECL ASPECT™ Programmable Array Logic

General Description

The PAL10/10016C4-2 is a member of the National Semiconductor 28-pin high speed ECL PAL® family. This device utilizes National Semiconductor's ASPECT (Advanced Single Poly ECL Technology) Process with a newly developed tungsten fuse technology to provide the highest-speed user-programmable replacements for conventional ECL SSI-MSI logic with significant chip-count reduction. The JEDEC fuse-map format and programming algorithm of this device is compatible with those of all prior ECL PAL products from National.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming fuse links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products.

The PAL10/10016C4-2 logic array has a total of 16 complementary input pairs, 32 product terms and 4 complementary output functions. Each output function is the OR-sum of 8 product terms. Each product term is satisfied when all array inputs which are connected to it (via intact fuses) are in the correct state. Complementary outputs eliminate the need


for external inverters and allow for more convenient output OR-tying. They are also suitable for differential sensing for increased noise immunity. All input pins have on-chip 50 kΩ pull-down resistors.

Programming equipment and software make PAL design development quick and easy. Programming is accomplished using TTL voltage levels and is therefore supported by several conventional TTL PLD programming units. After programming and verifying the logic array, an additional security fuse may be programmed to prevent direct copying of proprietary logic designs.


Features

- Highest speed: $t_{PD} = 2$ ns max
- Full 28-pin function
- Programmable replacement for ECL logic
- Both 100K and 10 KH I/O compatible versions
- Four output functions with complementary outputs
- Improved programmability tungsten fuses
- Security fuse to prevent direct copying
- Programmed on conventional TTL PLD programmers
- Fully Supported by PLAN™ Software
- High density-High performance 28-pin PLCC package

Ordering Information



Block Diagram



$V_{EE} = -14$, $V_{CC} = 28$, V_{CC0} (5, 6, 8, 9) = 7
 V_{CC0} (21, 22, 24, 25) = 23
Pinout applies to 28-pin PLCC

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Input Voltage	V _{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	TBD
C _{ZAP}	100 pF
R _{ZAP}	1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.80	-4.5	-4.20	
T	Operating Temperature (Note)	10 KH	0		+75	°C
		100K	0		+85	

Electrical Characteristics Over Recommended Operating Conditions

Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions	T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	10 KH	0°C +25°C +75°C	-1170 -1130 -1070	-840 -810 -735	mV
			100K	0°C to +85°C	-1165	-880	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	10 KH	0°C +25°C +75°C	-1950 -1950 -1950	-1480 -1480 -1450	mV
			100K	0°C to +85°C	-1810	-1475	
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C +25°C +75°C	-1020 -980 -920	-840 -810 -735	mV
			100K	0°C to +85°C	-1025	-880	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C +25°C +75°C	-1950 -1950 -1950	-1630 -1630 -1600	mV
			100K	0°C to +85°C	-1810	-1620	
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	10 KH	0°C to +75°C		220	μA
			100K	0°C to +85°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min.	10 KH	0°C to +75°C	0.5		μA
			100K	0°C to +85°C			
I _{EE}	Supply Current	V _{EE} = Min. All Inputs and Outputs Open	10 KH	0°C to +75°C	-220		mA
			100K	0°C to +85°C			


Note: Operating temperatures for circuits in PLCC packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Switching Characteristics


Over Recommended Operating Conditions, Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured Test Conditions	Min	Max	Units
t_{PD}	Input to Output	Measured at 50% points		2.0	ns
t_r	Output Rise Time	Measured between 20% and 80% points	0.25	1.25	ns
t_f	Output Fall Time		0.25	1.25	ns


Timing Measurements



Test Load



Connection Diagram



Order Number PAL1016C4-2/PAL10016C4-2
See NS Package Number V28A

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that devices be functionally tested before being installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. For more information about the functional testing of PAL devices, please refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide*.


Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL

products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be downloaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN software package from National Semiconductor supports all programmable logic products available from National and is fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

A detailed logic diagram showing all JEDEC fuse-map addresses for the PAL10/10016C4-2 is provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the ECL PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Logic Diagram—PAL1016C4-2/PAL10016C4-2



JEDEC logic array cell number = product line first cell number + input line number

TL/L/10454-6



PAL10/10016RD8 ECL Registered Programmable Array Logic

General Description

The registered ECL PAL10/10016RD8 is offered in 10KH or 100K compatible versions. A maximum propagation delay of 6 ns (input to output) characterizes the performance of this ECL PAL® series. The ECL PAL family utilizes National Semiconductor's advanced oxide-isolated process and proven Titanium Tungsten (Ti-W) fuse technology to provide user-programmable logic to replace conventional ECL SSI/MSI gates and flip-flops. Typical chip count reduction gained by using PAL devices is greater than 4:1.

This family allows the system engineer to customize the chip by opening fuse links to configure AND and OR gates to perform the desired logic function. Complex interconnections that previously required time-consuming layout are thus transferred from PC board to silicon where they can easily be modified during prototype checkout or production.

The PAL transfer function is the familiar sum-of-products implemented with a single array of fusible links. The PAL device incorporates a programmable AND array driving a fixed OR array. The AND term logic matrix incorporates 16 complementary inputs and 64 product terms. The 64 product terms are grouped into eight OR functions with eight product terms each. All devices in this family are provided with output polarity fuses. These fuses permit the designer to configure each output independently to produce either a logic high (by leaving the fuse intact) or a logic low (by programming the fuse) when the equation defining that output is satisfied. In addition, the ECL PAL family offers these options:

- Output registers
- Dual (split) clocks

Product terms with all fuses programmed assume a logical high state, while product terms connected to both the true and complement of any input assume a logical low state. All product terms in an unprogrammed part are logically low. All input and I/O pins have on-chip 50 k Ω pull-down resistors. Registers consist of D-type flip-flops which are loaded in response to the low-to-high transition of the clock input(s).

Fuse symbols have been omitted from the logic diagrams to allow the designer use of the diagrams for logic editing.

These ECL PAL devices may be programmed on several TTL PLD programmers. Programming is accomplished with TTL voltage levels. Once the PAL is programmed and verified, an additional security fuse may be programmed to defeat verification. This feature gives the user a proprietary circuit which is difficult to copy.

Features

- High speed:
 - Combinatorial outputs
tpd = 6 ns max
 - Registered outputs
 $t_{su} = 5$ ns min
 - $t_{clk} = 3.5$ ns max
 - $f_{max} = 117$ MHz max
- Both 10 KH and 100K I/O compatible versions
- Eight output functions with feedback; eight dedicated inputs
- Eight registered outputs
- Individually programmable polarity on all logic outputs
- Output enable gate on all registered outputs
- Reliable Titanium Tungsten fuses
- Security fuse to prevent direct copying
- Programmed on conventional TTL PLD programmers
- Fully Supported by PLANTM Software
- Packaging:
 - 24-pin thin DIP (0.300")
 - 24-pin QUAD CERPAK

Applications

- Programmable replacement for ECL logic
- Programmable state machine
- Address or instruction decoding

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias (Ambient)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Input Voltage	V _{EE} to +0.5V

Output Current	-50 mA
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	1000V
CZAP =	100 pF
RZAP =	1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Electrical Characteristics Over Recommended Operating Conditions (Note 1)

Symbol	Parameter	Conditions	T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	10 KH	0°C	-1170	-840	mV
				+25°C	-1130	-810	
				+75°C	-1070	-735	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	10 KH	0°C	-1950	-1480	mV
				+25°C	-1950	-1480	
				+75°C	-1950	-1450	
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1020	-840	mV
				+25°C	-980	-810	
				+75°C	-920	-735	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1950	-1630	mV
				+25°C	-1950	-1630	
				+75°C	-1950	-1600	
I _{IH}	High Level Input Current (Note 3)	V _{IN} = V _{IH} Max.	10 KH	0°C		220	μA
				+75°C			
				0°C to +85°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min. Except I/O Pins	10 KH	0°C	0.5		μA
				+75°C			
				0°C to +85°C			
I _{EE}	Supply Current	V _{EE} = Min. All Inputs and Outputs Open	LD8, LD4, RD4, RC4		-260		mA
			RD8, RC8		-280		

Recommended Operating Conditions


Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.73	-4.5	-4.27	
T	Operating Temperature (Note 2)	10 KH	0		+75	°C
		100K	0		+85	
R _L	Standard 10 KH/100K Load		50		Ω	
C _L	Standard 10 KH/100K Load		5		pF	
t _{SU}	Setup Time of Input or Feedback	5			ns	
t _H	Input Hold Time	0			ns	
t _W	Clock or Enable Pulse Width	4			ns	
t _{WMR}	Master Reset Pulse Width	4			ns	

Note 1: This product family has been designed to meet the specification in the test table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Note 2: Operating temperatures for circuits in Dual-In-Line packages are specified as ambient temperatures (T_A) with circuits mounted in socket or printed circuit board and transverse air flow exceeding 500 linear feet per minute. Operating temperatures for circuits packaged in QUAD CERPAK are specified as case temperatures (T_C).

Note 3: Except for clock inputs (350 μA) and MR (1 mA).

Ordering Information



Switching Characteristics

Over Recommended Operating Conditions

Output Load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND


Symbol	Parameter	Measured		Min	Max	Units
		From	To			
t_{CLK} (Note 1)	Clock to Output or Feedback	$C_n \uparrow$	Q		3.5	ns
t_{PD} (Note 2)	Input or Feedback to Output	I	Q or I/O		6	ns
t_{PLH} (Note 1)	Output Enable	$\bar{G} \downarrow$	Q \uparrow		4.0	ns
t_{PHL} (Note 1)	Output Disable	$\bar{G} \uparrow$	Q \downarrow		4.0	ns
t_{MR} (Note 1)	Master Reset to Output	MR \uparrow	Q \downarrow		5.5	ns
f_{MAX} (Notes 1, 3)	Maximum Frequency				117	MHz
t_r	Output Rise Time	Measured Between 20% and 80% points		0.5	2.5	ns
t_f	Output Fall Time			0.5	2.5	ns

Note 1: Applies to registered outputs.

Note 2: Applies to combinatorial outputs.


Note 3: $f_{MAX} = (t_{SU} + t_{CLK})^{-1}$

Test Load



TL/L/8765-2


Timing Waveform—All Registered Outputs



TL/L/8765-3

Connection Diagram

24-Pin Dual-In-Line Package
PAL1016RD8/PAL10016RD8




TL/L/8765-5

Pin Descriptions

Pin	Description
I	Eight dedicated inputs to logic array.
Q	Eight outputs from registered logic functions.
C1	Clock input for registers on output pins* 4, 5, 7 and 8 on dual-clock devices; Data is written into registers on rising edge of clock.
C2	Clock input for registers on output pins* 17, 18, 20 and 21 on dual-clock devices; Data is written into registers on rising edge of clock.
MR	Master Reset input. Asynchronously resets all registers to the low state while MR is high (overrides clock).
\bar{G}	Output enable input. Enables output drivers while \bar{G} is low; forces all registered output drivers to the low state as long as \bar{G} is high. Register contents and feedbacks are not affected. Combinatorial outputs are not affected.
V_{EE}	Supply voltage.
V_{CC}	Ground for internal circuitry.
V_{CCO}	Ground for output drivers (4 outputs per V_{CCO}).

*Corresponds to DIP pinout

Logic Diagram PAL1016RD8/PAL10016RD8



TL/L/8765-10

JEDEC logic array cell number = product line first cell number + input line number.

Functional Testing

As with all field-programmable devices, the user of ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that PAL devices be functionally tested before they are installed in your system. Even though the number of

post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. Refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide* for more information about the functional testing of PAL devices.

For a list of current programming support tools for ECL PAL devices, please contact your local National Semiconductor sales office.



PAL10/10016RM4A

ECL Registered Programmable Array Logic

General Description

The PAL10/10016RM4A is a member of the National Semiconductor ECL PAL® family. The ECL PAL Series-A is characterized by 4 ns maximum propagation delays (combinatorial input-to-output). The pinout, JEDEC fuse-map format and programming algorithm of these devices are compatible with those of all prior ECL PAL products from National. Series-A ECL PAL devices are manufactured using National Semiconductor's advanced oxide-isolated process with proven titanium-tungsten fuse technology to provide high-speed user-programmable replacements for conventional ECL SSI/MSI logic with significant chip-count reduction.

Programmable logic devices provide convenient solutions for a wide variety of application-specific functions, including random logic, custom decoders, state machines, etc. By programming fuse links to configure AND/OR gate connections, the system designer can implement custom logic as convenient sum-of-products Boolean functions. System prototyping and design iterations can be performed quickly using these off-the-shelf products.

The PAL10/10016RM logic array has a total of 16 complementary input pairs, 32 product terms and four output functions; each output function is the OR-sum of 8 product terms. The 16RM4A provides an edge-triggered D-type register on each of its four outputs. Registers allow the PAL device to implement sequential logic circuits. Polarity fuses allow each output to be active-high or active-low.


Programming equipment and software make PAL design development quick and easy. Programming is accomplished using TTL voltage levels and is therefore supported by several conventional TTL PLD programming units. After programming and verifying the logic array, an additional security fuse may be programmed to prevent direct copying of proprietary logic designs.

Features


- High speed:
 - $t_{SU} = 3 \text{ ns min}$
 - $t_{CLK} = 2 \text{ ns max}$
 - $f_{MAX} = 200 \text{ MHz max (registered)}$
 - $t_{PD} = 4 \text{ ns max (combinatorial)}$
- Programmable replacement for ECL SSI/MSI logic
- Both 10 KH and 100K I/O compatible versions
- Four registered output functions with I/O pin feedback; twelve dedicated inputs
- Individually programmable polarity on all logic outputs
- Reliable Titanium Tungsten fuses
- Security fuse to prevent direct copying
- Programmed on conventional TTL PLD programmers
- Fully Supported by PLAN™ Software
- Packaging:
 - 24-pin thin DIP (0.300")
 - 24-pin Quad Cerpak

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



Block Diagram



TL/L/9772-2

$V_{EE} = 12, V_{CC} = 24, V_{CC0} (5,7) = 6, V_{CC0} (18,20) = 19$
 Pinout applies to 24-pin DIP.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V

Input Voltage	V _{EE} to +0.5V
Output Current	-50 mA
Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	1000V
C _{ZAP}	= 100 pF
R _{ZAP}	= 1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.73	-4.5	-4.27	
T	Operating Temperature (Note)	10 KH	0		+75	°C
		100K	0		+85	
R _L	Standard 10 KH/100K Load		50		Ω	
C _L	Standard 10 KH/100K Load		5		pF	
t _{SU}	Setup Time of Input or Feedback	3.0			ns	
t _H	Input Hold Time	0			ns	
t _W	Clock or Enable Pulse Width	2.0			ns	
t _{WMR}	Master Reset Pulse Width	2.0			ns	

Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	Conditions	T _A	Min	Max	Units		
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	10 KH	0°C	-1170	-840	mV	
				+25°C	-1130	-810		
			+75°C	-1070	-735			
			100K	0°C to +85°C	-1165	-880		
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	10 KH	0°C	-1950	-1480		mV
				+25°C	-1950	-1480		
			+75°C	-1950	-1450			
			100K	0°C to +85°C	-1810	-1475		
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1020	-840	mV	
				+25°C	-980	-810		
			+75°C	-920	-735			
			100K	0°C to +85°C	-1025	-880		
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	10 KH	0°C	-1950	-1630		mV
				+25°C	-1950	-1630		
			+75°C	-1950	-1600			
			100K	0°C to +85°C	-1810	-1620		
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	Inputs, I/Os and MR			220	μA	
				Clocks				
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min. Except I/O Pins			0.5	μA		
I _{EE}	Supply Current	V _{EE} = Min., All Inputs and Outputs Open			-240	mA		

Note: Operating temperatures for circuits in Dual-In-Line packages are specified as ambient temperatures (T_A) with circuits mounted in socket or printed circuit board and transverse airflow exceeding 500 linear feet per minute. Operating temperatures for circuits packaged in Quad Cerpak are specified as case temperatures (T_C). All specifications apply after thermal equilibrium has been established.


Switching Characteristics Over Recommended Operating Conditions

Output Load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured		Min	Max	Units
		From	To			
t_{CLK}	Clock to Output or Feedback	$C_n \uparrow$	I/O		2.0	ns
t_{PD}	Input or Feedback to Output	I	I/O		4.0	ns
t_{MR}	Master Reset to Output	MR \uparrow	I/O \downarrow		3.5	ns
f_{MAX} (Note 1)	Maximum Frequency				200	MHz
t_r	Output Rise Time	Measured Between 20% and 80% points		0.5	2.0	ns
t_f	Output Fall Time			0.5	2.0	ns


Note 1: $f_{MAX} = (t_{SU} + t_{CLK})^{-1}$

Test Load



TL/L/9772-3


Timing Waveform PAL10/10016RM4A



TL/L/9772-4

Connection Diagrams

24-Pin Dual-In-Line Package
PAL10/10016RM4A



TL/L/9772-6

Pin Descriptions

Pin	Description
I	Twelve dedicated inputs to logic array.
I/O	Four outputs from registered provides feedback and may be used for additional inputs to logic array.
C1	Clock input ORed with CC to control registers on output pins* 5 and 7. Data is written into registers on rising edge of clock.
C2	Clock input ORed with CC to control registers on output pins* 18 and 20. Data is written into registers on rising edge of clock.
CC	Common Clock input (see C1, C2).
MR	Master Reset input. Asynchronously resets all registers to the low state while MR is high (overrides clock input).
VEE	Supply voltage.
VCC	Ground for internal circuitry.
VCCO	Ground for output drivers (2 outputs per VCCO).

*Corresponds to DIP pinout

Functional Description

The PAL10/10016RM consists of a single programmable AND-gate array with fixed OR-gate connections. The AND array consists of 16 complementary pairs of input lines crossing 32 product-term lines with a programmable fuse at each intersection (1024 fuses). The product terms are organized into four groups of eight each. The eight product terms in each group are connected into an OR-gate to produce the sum-of-products logic function.

An unprogrammed fuse establishes a connection between an input line (true or complement phase of an array input

signal) and a product term. Programming the fuse removes the connection. A product term is satisfied (logically true) while all the input lines connected to it (via intact fuses) are in the proper logic state. Therefore, if both the true and complement of at least one array input are left connected to a product line, that product term would always be held in the low logic state (which is the state of all product terms in an unprogrammed device).

The four outputs of the PAL10/10016RM4A pass through D-type registers triggered on the high-going edge of the appropriate clock input. The four registers are separated into two pairs. A separate clock input is provided for each pair. An additional common clock input is ORed with each (see logic diagrams which follow).

The AND-OR logic functions can be optionally inverted before the registers. Polarity inversion is controlled by an individual "polarity fuse" associated with each output function (the original unprogrammed state produces active-high logic functions). Device output pins always indicate active-high register outputs.

The I/O pins used for outputting the registered logic functions also feed back into the logic array as additional inputs. This is useful, for example, to implement sequential circuits with registered parts. Any of these I/O pins may, instead, be used as an additional dedicated input pin. By leaving the associated logic function unprogrammed, the output driver would remain in the low logic state allowing an externally-applied signal to control the array input.

Logic functions requiring more than eight product terms can be implemented conveniently by OR-tying two (or more) device outputs. Partial sums are formed on each of the OR-tied output functions. Each function, however, must be programmed for active-high output polarity, and the associated registers should be controlled by the same clock signal. Each of the array inputs fed back from the OR-tied I/O pins would indicate the correct final logic function.

All input and I/O pins have on-chip 50 k Ω pull-down resistors.

Functional Testing

As with all field-programmable devices, the user of ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recommends that PAL devices be functionally tested before they are installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. For more information about the functional testing of PAL devices, please refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide*.


Design Development Support

A variety of software tools and programming hardware is available to support the development of designs using PAL products. Typical software packages accept Boolean logic equations to define desired functions. Most are available to run on personal computers and generate JEDEC-compatible "fuse maps". The industry-standard JEDEC format ensures that the resulting fuse-map files can be down-loaded into a large variety of programming equipment. Many software packages and programming units support a large variety of programmable logic products as well. The PLAN™ software package from National Semiconductor supports all programmable logic products available from National and is

fully JEDEC-compatible. PLAN software also provides automatic device selection based on the designer's Boolean logic equations.

Detailed logic diagrams showing all JEDEC fuse-map addresses for the PAL10/10016RM are provided for direct map editing and diagnostic purposes. For a list of current software and programming support tools available for these devices, please contact your local National Semiconductor sales representative or distributor. If detailed specifications of the ECL PAL programming algorithm are needed, please contact the National Semiconductor Programmable Device Support Department.

Logic Diagram—PAL1016RM4A/PAL10016RM4A



JEDEC logic array cell number = product line first cell number + input line number.

TL/L/9772-10



PART II DESIGN GUIDE

Designing with PLDs

PLD Design Methodology

PLD Design Development Tools

Fabrication of Programmable Logic

Application Examples

Appendices/Physical Dimensions

3

4

5

6

7

8



Section 3
**Designing with
Programmable Logic**



Section 3 Contents

3.1 Background to PLDs	3-3
PROM devices	
FPLA devices	
PAL devices	
GAL devices	
3.2 Design Advantages	3-3
Simplified system design	
Increased functional density	
3.3 Manufacturing Advantages	3-5
Cost of inventory	
Cost of ownership	
Cost of upgrades and modifications	
Higher reliability	
3.4 Alternative Methodologies	3-6
Standard LSI	
Standard SSI/MSI	
Full custom	
Semi-custom ASICs	
3.5 PLD Architecture Overview	3-6
Logic array structure	
Registered outputs	
Exclusive-OR gates	
Programmable output polarity	
Advanced product features	
3.6 Programmable Logic from National	3-11
TTL PROMs	
Lateral fuse TTL PAL products	
Vertical fuse TTL PAL products	
ECL PAL products	
E ² CMOS GAL products	
Pre-programmed and mask-programmed products	
3.7 Design Development Tools	3-12
Programming hardware	
Development software	
NSC PLAN software	
Other assemblers/compiler	

Section 3

Designing with Programmable Logic

Programmable logic has evolved over the last decade into a design tool permitting digital logic designs with a minimal number of packages and a maximum of flexibility. The key to PLDs is the use of embedded programmable cells (typically fuse-links) which allow logic components to be configured into specific designs in the field. This permits logic consolidation with quick implementation and equally quick design revision often without board layout changes.

While Programmable Logic Devices (PLDs) do not offer the density of standard VLSI or custom circuits, they are far more flexible than the former and more cost-efficient than the latter. They have found extensive use in varied applications. They are both inexpensive and space-saving in replacing less efficient "glue logic", which was one of the more popular original uses of PLDs. But they are also capable of efficiently implementing complex functions and state machines.

3.1 Background to PLDs

The use of programmable logic in digital design began with the diode matrix with aluminum fuses at the crosspoints in the early 1960's. This evolved into the PROM through the addition of a decoder at the inputs. The result was an addressable memory which could also be seen as a universal logic device with a fixed AND matrix (the decoder) feeding a programmable OR matrix (the diode array). A representative PROM circuit is shown in *Figure 3-1(b)* as implementing, for example, a simple set of equations given in *Figure 3-1(a)*. The disadvantage of a PROM used as a logic device derives from its universality. The number of product terms available is 2^n , where n is the number of input variables. Each additional variable (input pin) doubles the size of the matrix. As a result, commercial PROMs offer limited input (i.e. address pins). This approach rapidly degrades performance due to the decode logic and the array dimensions required, and increases cost through inefficient use of silicon. Many logic applications require more inputs, but not the flexibility of a full decoder.

This dilemma was solved by introducing a second fuse matrix in place of the fixed decoder, allowing selection only of those product terms required by the design. This made much more efficient use of the programmable matrix. Like the PROM, it was made using fuses which could be configured in the field and was therefore called the Field Programmable Logic Array (FPLA or just PLA). The basic PLA architecture is shown in *Figure 3-1(c)*. Unlike the PROM, the PLA can handle logic functions requiring more input variables with much less than 2^n product terms.

However, the additional fuses of the second matrix in the PLA require additional selection and programming circuitry, which makes it intrinsically more expensive than a comparable PROM. This can lead to cost inefficiencies when only a

few product terms are being used. Also, a programmable array imposes a longer delay than a hardwired decoder and is the dominant factor in signal delay through a PLD. Therefore, it is difficult for a PLA with programmable AND and OR arrays to compete with the speed of a PROM of similar size. Cost efficiencies comparable to the PROM were achievable only by reducing the overhead circuitry necessary. One solution was to hardwire the OR array and allow the user to program only the AND array. This arrangement is known as the Programmable Array Logic (PAL[®]) architecture shown in *Figure 3-1(d)*. The introduction of the PAL device was the key which unlocked the potential of efficient programmable logic for designers. The PAL device could be made more cost-effectively than the PLA and could substitute flexibility in the OR array by being offered in a variety of basic configurations. Also, since the number of programmable arrays through which a logic signal needed to pass was reduced from two to one, device performance improved considerably.

Development of the initial PAL concept has led to families of products in several technologies, offering a range of design building blocks, power requirements and performance. Developments in cell technology beyond the original metal fuse-links have led to the "vertical fuse" programming cell, offering higher programming yields and faster signal propagation.

The advantages of the one-time programmable (OTP) devices described above hinge on the ability to configure integrated circuits in the field. Once blown, the cells cannot be reconfigured. More cost savings would be available if PLDs could be reconfigured. This would permit device reuse and exhaustive factory testing for yet higher programming yield and improved reliability. Recent developments in semiconductor technology have made electrically erasable cells available for memory and logic products. Such reconfigurable cells have been used to make "Generic Array Logic" (GAL[®]) devices. Basic GAL devices offer not only all the logic configurations likely to be required but also allow modification of prototypes for development debug and also of systems in the field for reconfiguration or upgrade.

3.2 Design Advantages

Digital logic designers have always worked under constraints. Reduction of system size and cost demand efficient, compact designs. System reliability forces designers to compromise between evolving solutions and existing proven methods. Future revisions demand a degree of flexibility which must be anticipated. Yet the systems themselves increase in complexity, components sophistication requires ever more sophisticated tools and conceiving the optimal design for so many parameters requires a range of skills which must constantly be developed.

LOGIC EQUATIONS


$$F_1 = A$$

$$F_2 = \bar{A}\bar{B}$$


$$F_3 = A + \bar{B}$$

$$F_4 = \bar{A}B + A\bar{B}$$


(a) Desired Logic Functions



(b) PROM Architecture with Fixed AND (Decoder) and Programmable OR Array



(c) PLA Architecture with Programmable AND & OR Arrays



(d) PAL Architecture with Programmable AND Array and Fixed OR-Gate Connections

FIGURE 3-1. Comparison of Programmable Logic Basic Architectures

PLDs do not solve all of these problems. But they do provide a method of dealing with some of the major issues in an effective way by providing a major methodology. This section discusses some of the major advantages available to designers through the use of PLDs.

SIMPLIFIED SYSTEM DESIGN

The semi-custom approach of PLDs allows the user to specify exactly the functions which will be implemented in the logic. This avoids the problem of interconnecting various SSI components to achieve the same result. At the same time, PLDs offer speed advantages through reduction of interconnects. The methodology becomes one of writing the equations for the desired function with the help of the software tools and using such equations to configure the appropriate devices. This methodology accelerates both the conception and implementation of the design. Since the software tools available handle all the details regarding device configuration, the designer is left free to focus on the design of the application itself. An additional benefit is that many of the changes which usually need to be incorporated in a design after implementation can often be accommodated by altering the PLD's internal configuration, thus avoiding rewiring of prototype and printed circuit boards.

INCREASED FUNCTIONAL DENSITY

Despite the development of LSI and VLSI devices which package an amazing amount of logic on a single chip, system designers have still had to contend with the power, space and drive problems associated with a myriad of SSI/MSI packages used either for "glue" or for specific design requirements not available in off-the-shelf parts. Ordinarily, this will decrease the functional density.

PLDs, however, offer a compact solution with high functionality and less waste in I/O and interconnect lines, so that functional density can approach that of custom logic without the associated engineering charges. On the other hand, the combination of several functions on a single chip reduces power as well as space and has the added benefit of boosting system performance through a reduction of interconnects.

3.3 Manufacturing Advantages

While PLDs offer a number of advantages over SSI/MSI for the designer, there are a number of considerations which only become apparent when system volume production is examined. These include:

- Cost of Inventory
- Cost of Ownership
- Cost of Upgrades/Modifications
- Reliability

COST OF INVENTORY

A hidden cost associated with many designs is the inventory of parts required in order to sustain it in production. PLDs are able to reduce this cost by offering a substantial reduction in the number of different part types which are otherwise required to build a given system using standard logic parts. This is particularly true for GAL devices. Users may find that the inventory cost advantages of GAL devices tend to offset the slight difference in price of GAL over standard PAL devices.

COST OF OWNERSHIP

The cost of ownership of a particular part is more subtle than the simple price at which it is available on the market. In fact, the cost of ownership includes the cost of those devices which fail and which must be replaced. This cost increases dramatically as the discovery of failures occurs later in the production process.

The additional cost of a failed part at incoming inspection is relatively minor. However, PLDs must be programmed to the user's pattern before any meaningful functional testing can be done by the user. Therefore, the first detectable device failure for a PLD will be a programming failure detected during device verification on the programming equipment. This is the most frequent of all failure modes for PLDs. Vertical-fuse PAL devices and electrically-erasable GAL devices have a much higher factory testability and an inherently more reliable programming technology. This gives these advanced technology products a strong advantage at this early stage of production.

Once devices have been verified, functional testing can be performed while still loaded in the programming unit or on production IC testers. Otherwise, the device functionality is tested in-circuit. Both involve further production costs which contribute to cost of ownership, particularly if the device is already soldered in place.

Failures beyond this may occur at the board or system level. This sometimes occurs despite testing at previous stages and happens to standard non-programmable products as much as to PLDs. Most are detected in production, but are increasingly costly to correct.

The final location at which device failure over product lifetime can occur is in the field. Field failures are attributed primarily to device reliability. Since field failures have the highest associated cost, National Semiconductor performs extensive reliability testing on all PLD products, processes and packages. Continuing developments in circuit and programming technologies are creating inherently more reliable PLDs, as exemplified by the vertical-fuse PAL devices.

COST OF UPGRADES AND MODIFICATIONS

Unlike standard SSI/MSI, PLDs offer some degree of flexibility in permitting alterations to a circuit which is already in production. At its simplest level, all PLDs permit some degree of reconfiguration within the existing printed circuit board and device pinout. Even if the original one-time-programmable (OTP) PLD cannot be reconfigured, subsequent production can alter the circuit by altering the fuse map without any other changes. Where the change is more dramatic, the use of a pin-compatible GAL device may still offer a change which requires no circuit board alterations. Field alterations are then limited to replacing a device and do not require the standard time-consuming cut-and-jumper approach.

HIGHER RELIABILITY

The higher levels of integration associated with contemporary digital design have brought reliability and testability to the fore as issues in system design. Increased system and integrated circuit complexity have made it crucial that an acceptable design debug and system test methodology be included as part of the development process. PLDs help in this by being both flexible and versatile in design debug, particularly reconfigurable GAL devices.

It has also been shown that system reliability is a function of the number of components used and the pins and wiring necessary to interconnect them. The decreased package count over standard SSI/MSI devices through the use of PLDs therefore helps maximize system reliability.

Recent advances in PLD circuit design and processing technology have greatly improved the long-term reliability of both OTP and reprogrammable E²CMOS products. Sophisticated test circuitry built into these products allows increased testability of on-chip circuit elements and programming cells to ensure long-term reliability.

3.4 Alternative Methodologies

Since the introduction of LSI, there has been a growing "complexity gap" between high-density, high-functionality devices and the low-density device available to interconnect them or provide non-standard design alternatives. The advent of PLDs has helped somewhat to bridge that gap.

STANDARD LSI

Advances in this area have been made at the cost of device flexibility and support software complexity. A hidden disadvantage has been the need to interface such devices into a given system, often resulting in a disproportionately high package count and power supply problems. PLDs can be used for package reduction of the inevitable "glue logic" around LSI applications. But also, frequently design requirements may be for a controller which doesn't require microprocessor complexity or cannot accept the slower microprocessor speeds. While standard LSI attempts to be a universal solution, the system under design may require a much simpler solution and/or special functions not provided in available LSI. PLDs can often provide a more appropriate, higher-performance, cost-effective and compact design in such cases.

STANDARD SSI/MSI

While having mounting competition from other design methodologies, SSI/MSI logic continues to be used in many designs where specialized functions are required in lower production volumes. PLDs offer a more effective means of implementing these functions in all but the most trivial exam-

ples because of their ability to reduce package count, increase performance, offer design support tools and simplify revisions and upgrades. Where systems require absolute minimum delays through short logic paths or standard logic functions, standard SSI/MSI devices are often an indispensable solution. However, in most other "glue logic" applications, the long-term efficiency and flexibility of PLDs tend to outweigh any initial parts cost savings derived from using SSI/MSI, especially when design revision is considered.

FULL CUSTOM

These provide an excellent solution to well-defined, low-to-medium complexity logic which is expected to be produced in very high volume. The risks involved in committing both the time and money mean it is seldom used in practice unless extreme performance/density is required or extreme high volume is expected.

SEMI-CUSTOM ASIC'S

The success of this semi-custom approach depends on the efficiency of use of the gates available. This requires skillful partitioning of the logic and careful selection of the gate array. It has far less development time and cost associated with it than full custom, but fixed costs must still be considered, along with the difficulty of correcting any problem in the logic once committed to silicon.

Even though prototype development time for gate arrays has been significantly reduced over the past few years, almost any redesign requirements can imply mask revision and have a devastating effect on system introduction.

3.5 PLD Architecture Overview

All of the PLDs currently offered by National are PAL-type architectures (except the GAL39V18 which will be a PLA architecture). This section describes some of the basic architectural features found in the various PAL-like devices (including the GAL devices). For more detailed descriptions of the architectures of specific devices, refer to the appropriate datasheet in Section 2.

LOGIC ARRAY STRUCTURE

The PAL architecture is based on a single programmable AND-gate array with fixed OR-gate connections. The AND array consists of a number of "input lines" running in one dimension across a number of "product-term lines" running in the orthogonal dimension with programmable interconnection cells at all intersections. For every input signal (logical input variable) applied to the array, a true and complement pair of input lines are provided.

A product term is satisfied (logically true) while all input lines connected to it (via programmable cells) are high. If neither the true nor complement of an array input is connected to a product line, then that array input represents a "don't care" value with respect to that product term.

In all PAL-based devices covered in this book, all product terms are dedicated to specific device outputs. The number of product terms allocated to each output logic function varies from device to device.

In many devices, all of the product terms allocated to each output are simply ORed together to produce the output logic function. The original PAL devices, which have become known as the "Small PAL Family", are based on this simple architecture alone. *Figure 3-2* shows a representative Small-PAL architecture, that of the PAL12H6. Such devices are commonly used for address decoding, multiplexers and random control logic applications.




FIGURE 3-2. Logic Diagram of a Typical "Small PAL Family" Device—PAL12L6

TL/L/9987-4

In other devices, one or more of the product lines are used to control other attributes of the corresponding output signal, such as TRI-STATE® enable. Devices in the "Medium PAL Family" have TRI-STATE outputs with a feedback path from the device pin into the logic array. This allows a pin to perform bidirectional I/O or to act as an additional dedicated input.

The fundamental transfer function of a PAL-like device is INVERT-AND-OR, and may be specified directly by a sum-of-products Boolean equation.

REGISTERED OUTPUTS

In addition to higher densities and TRI-STATE I/Os, the Medium-PAL devices also provide edge-triggered registers on some logic function outputs. The output of each register is also fed back into the logic array to facilitate the design of sequential circuits such as state machines, counters, shifters, etc. *Figure 3-3* shows the architecture of a typical Medium-PAL device, the PAL16R4, with both registered and combinatorial outputs.




FIGURE 3-3. Typical "Medium PAL Family" Device—PAL16R4

TL/L/9987-7

EXCLUSIVE-OR GATES

Some PAL architectures add an XOR gate, combining two small AND-OR functions, to each output, as shown in *Figure*

3-4. The XOR gates combined with output registers facilitate design of counters, state machines and small arithmetic functions.




FIGURE 3-4. PAL20X10 Block Diagram

TL/L/9987-8

PROGRAMMABLE OUTPUT POLARITY

Several more recent PLD families provide programmable output polarity. Additional programming cells are included in the output logic paths to optionally invert the individual output signals. This allows more convenient system interfacing by eliminating the need for external inverters. The output inversions in conjunction with the complementary array inputs also allow product-of-sums logic equations to be directly implemented using DeMorgan's theorem. This may result in more compact logic minimization for some applications. Programmable polarity is provided in the TTL Polarity PAL Family, Registered-Asynchronous (RA) PAL devices, all GAL devices and all ECL PAL devices.

ADVANCED PRODUCT FEATURES

Advanced features appearing in some of the newer PLD architectures generally fall into two categories: 1) more diversified use of logic terms for on-chip control functions, and 2) more non-array programming cells used to invoke optional peripheral logic paths.

Just as traditional Medium PAL devices use one product term per output to control the TRI-STATE enable, the Regis-

tered-Asynchronous devices, PAL16RA8 and PAL20RA10, use three additional "specialized" product terms to control the clocking, reset and preset of each output register (Figure 3-5). This type of PLD is primarily useful in random logic applications which would normally be implemented using SSI/MSI Gates and flip-flops, such as 74LS74.

GAL devices use additional programming cells to redirect their output logic paths to emulate a wide variety of TTL PAL architectures, plus other original configurations. These "architecture cells" select registered vs. combinatorial outputs, TRI-STATE control signals, I/O feedback paths, and output polarity. The term "Output Logic Macrocell" (OLMC) is commonly used to describe such sophisticated peripheral logic which is user-configurable by means of programmable architecture switches. Figure 3-6 shows the complete logic schematic of a GAL OLMC. Fortunately, the logic paths and architecture switches are automatically configured by design development software according to the designer's familiar logic equations.




FIGURE 3-5. Registered-Asynchronous (RA) Macrocell

TL/L/9987-5




FIGURE 3-6. GAL Output Logic Macrocell (OLMC)

TL/L/9987-6

3.6 Programmable Logic from National

National Semiconductor offers a broad range of products in the PLD field. From the original PROM devices, the line has expanded to include both the standard lateral fuse-link and the new vertical-fuse PAL devices and now the highly flexible GAL devices.

TTL PROMS

These memory devices can be used as logic devices in instances where the number of inputs is low and the number of product terms required is high. PROM products most frequently used in logic applications belong to the high-speed bipolar family with depths ranging from 32 to 1024 and widths of either 4 or 8 bits. Detailed information on National PROM products is available in a separate databook.

LATERAL FUSE TTL PAL PRODUCTS

These are the workhorses of the PLD product line. They include devices which offer a wide range of function, price and performance. Implemented in advanced bipolar TTL, they use the more traditional titanium-tungsten (TiW) lateral fuse and are available at prices competitive with standard MSI logic. For most applications requiring moderate functional density and medium to high speed, these offer the optimal cost-effective solution.

VERTICAL FUSE TTL PAL PRODUCTS

This innovation, begun at Fairchild Semiconductor, was developed to address the need for the highest performance

required in TTL system environments. A vertical fuse structure on the die not only reduces die size, but also decreases propagation time due to more compact circuitry. Vertical fuse technology is used to implement the highest speed PAL devices ("Series-D" and faster). At the same time, this technology offers increased reliability, testability and programming yield. A more detailed discussion of the technology involved is given in Section 6.1.

ECL PAL PRODUCTS

A large range of the traditional PAL architectures are available in ECL for those system designers taking advantage of this technology. In very high speed applications where ECL is typically used, logic optimization becomes crucial and the delays involved in off-chip wiring become more pronounced as a fraction of the total delay. The SSI/MSI logic families available in ECL are not as robust as those in TTL and tend to consume larger system board areas in implementation. Both problems can be more effectively reduced through the use of ECL PLDs. Consolidating logic into PLDs moves local logic interconnections on-chip eliminating the associated wire delays. Also, by reducing board area consumed by the logic implemented in the PLD, remaining on-board logic becomes more compact thereby reducing the trace lengths of interconnections among surrounding logic. This adds to the speed advantage. Reducing required board area also allows the system designer to increase the amount of on-board logic.

E²CMOS GAL PRODUCTS

The CMOS technology offers advantages over standard TTL in some applications. Modern CMOS technologies require considerably less power with little speed penalty. The recent developments in electrically erasable CMOS devices (E²CMOS) offer additional advantages in flexibility and testability. Using a cell which can be reprogrammed multiple times, a GAL device offers increased ease in system prototyping.

A GAL device also has a powerful feature in its reconfigurable output macrocells. This permits it to replace a variety of more conventional PAL devices, thus reducing inventory requirements. The intrinsic higher device reliability and ability to be fully tested in the factory with guaranteed yields of 100% can replace customer incoming device inspection.

PRE-PROGRAMMED AND MASK-PROGRAMMED PRODUCTS

As the volume of system production increases and the confidence in the design solidifies, it may make economic sense to consider using one of the pre-programmed device programs from National. For production flows which require quantities of PLDs which cannot be programmed cost-effectively at the customer site, National Semiconductor offers a program which ships PAL devices already programmed to customers for immediate inclusion in the system.

For production runs in high volume for which designs are no longer liable to change, it may make economic sense to use the National Masked Logic (NML) program. This is an arrangement whereby PAL devices are manufactured with a given logic configuration already fixed in the metallization step. The relationship of NML to PLDs is similar to that of ROMs to PROMs. Eliminating all dependency on programmable cells (fuses) and the supporting programming circuitry means less on-chip circuitry is liable to cause device failure. The resulting increase in functional yield at the factory allows NML devices to be offered at more competitive prices with respect to standard PLDs, once initial engineering costs are recovered.

Both programs avoid the manufacturing costs associated with device programming and related programming failures. They also considerably enhance device reliability due to the thorough factory test performed on functional devices before shipment using the customer's test patterns. Because of the resulting increase in product quality levels, further manufacturing costs may be saved by eliminating incoming component inspection.

3.7 Design Development Tools

Design development with PLDs involves the use of a few tools which assist both in the design conception and implementation stages. A more detailed discussion of design tools is given in Section 5. Competition in the PLD support market has considerably reduced the investment necessary to acquire the appropriate hardware and software tools.

PROGRAMMING HARDWARE

PLDs are typically configured on a piece of hardware known as a programmer. The selection has widened due to the proliferation of PLD types and now includes an extensive variety of both device-general and device-specific programmers. Several major manufacturers sell general programmers, either as a stand-alone system or as an add-in to an existing computer such as an IBM® PC, and in a broad range of feature complements and price.

To be able to handle a variety of PLDs, the socket into which the PLD is placed can usually handle different device and package types. Some have multiple sockets built in. Most general programmers are capable of configuring a wide variety of PLD products when equipped with the necessary adapter or software cartridge/diskette. Special-purpose device-specific programmers have been introduced with newer PLD products which, due to advanced circuit or programming technology, require waveforms not immediately accommodated by existing programmers.

While it is still possible to configure cells "by hand", the bulk of PLDs are now configured with the help of a logic assembler which presents the programmer with a standard or JEDEC file. This is a fuse map for a specific device which, when downloaded, permits the programmer to configure a given device in the socket. The JEDEC file conforms to an industry-wide standard and ensures that files generated by virtually any software can be used to configure PLDs on almost any hardware.

National provides periodic information on available programming hardware, indicating which models accommodate the various PLD families and which models have been certified to meet the programming requirements for NSC parts. Please contact your local National Semiconductor sales office or distributor for information on suppliers currently offering support for PLDs of interest. In the rest of this design guide, only device-general programmers will be discussed since these are usually capable of handling the entire PLD product line from National Semiconductor.

DEVELOPMENT SOFTWARE

These are software packages available for certain computers which allow the user to enter the design through the keyboard in a number of ways. Most packages permit the use of Boolean logic equations and truth tables. Assemblers are from specific PLD suppliers, programmer vendors or third party vendors.

NATIONAL SEMICONDUCTOR PLAN™ SOFTWARE

National Semiconductor offers a PLD assembler known as PLAN software, which is a package optimized for use with the PLDs available from NSC and includes most industry-standard PAL architectures. PLAN software is available to operate primarily on IBM-compatible PC under MS-DOS and uses Boolean equations as the method of design entry. Unlike others, the PLAN assembler allows designs to be specified independent of specific device architectures and will optionally select an appropriate device which will accommodate the final design. Refer to Section 5.3 for a more in-depth discussion of the PLAN package.

OTHER ASSEMBLERS/COMPILERS

High-level assemblers provide many automatic features that are not found in other assemblers. They are usually device and manufacturer-independent and some tools may be usable with other software packages. While they are still capable of accepting Boolean equation data entry, they offer other input alternatives, such as gate-level graphics and higher-level state machine descriptive language, and allow features such as set-definition and automated logic reduction. Several higher-level packages designed for use with all PLDs are generally available. Two of the most popular are CUPL® software from Logical Devices and ABEL® software from Data I/O.



Section 4
**Programmable Logic
Design Methodology**



Section 4 Contents

4.1 Design Development Process	4-3
4.2 Logic Design	4-3
Defining the problem	
Designing the logic	
Deriving Boolean equations	
Logic minimization	
4.3 Design Implementation	4-6
Selecting a device	
Design/equation entry	
Compilation—creating the JEDEC file	
Programming hardware preparation	
Device programming	
4.4 Logic Verification	4-9
Pattern verification	
Test vector generation	
Design simulation	
Device functional testing	

Section 4

Programmable Logic Design Methodology

PLDs offer a number of design advantages to the designer. But in order to make use of these, the designer must apply a specific design methodology in order to maximize the effectiveness of the PLD tools available. This chapter outlines the steps by which this is done and illustrates their use by specific examples. Details of the use of the most important tools are given in Section 5. For more diverse examples without as much emphasis on methodology, refer to Section 7—Applications.

4.1 Design Development Process

The design development process for PLDs proceeds in three main phases:

- Logic design
- Design implementation
- Design/Logic verification

Within each phase, an experienced designer will pass through a number of steps. While the process may appear involved at first, it is mostly a stylization of good design practices and efficient use of the PLD tools available to the designer.

Within the Logic Design phase, the steps involved are common procedure for any digital design engineer and can be tailored to suit the individual taste and design requirements. The main steps are:

- Define the system problem
- Generate a block diagram
- Implement the function logically
- Derive the Boolean equations describing the design

These are largely self-explanatory. For readers requiring some background information on logic design principles, refer to Appendix A.

Design Implementation consists largely of selecting and using the tools to translate the results of the first phase into a configured PLD. It consists of steps:

- PLD family and device selection
- Partitioning the logic to fit the devices selected
- Equation entry
- Running development software and JEDEC file creation
- Platform and programmer configuration
- JEDEC file transfer
- Device programming

The preparation of software, platform and programmer need be done only for the initial use of PLDs. Following that, the other functions are all straightforward operations often han-

dled automatically by the PLD tools selected and not requiring involvement on the part of the designer.

Design verification is the final phase during which the correct programming of the device is checked, along with the generation of test procedures which verify that the device itself implements what was originally required. The steps in this phase are:

- Device programming verification
- Design test vector generation
- Device simulation
- Device functional test
- Design documentation

The effort involved in each depends both on the design complexity and the tools available. As with any other design, the verification phase can be too easily overlooked in the entire design process, but effort spent in judicious testing and adequate documentation is normally well spent.

Each of these steps is described in detail later in this section.

4.2 Logic Design

This section gives a detailed account of the steps involved in generating the initial theoretical design, illustrated by reference to an example of a 6-bit bidirectional shift register.

DEFINING THE PROBLEM

As with any other design methodology, the first step involved is a clear definition of the problem to be solved. In the case of the shift device, what is required is a device with the following characteristics:

- 6-bit wide right/left shift register
- Parallel input and output ports
- Clock input
- Control lines for mode selection
- Ability to be cascaded via two bidirectional serial ports

Additional criteria which might play a role in selection of the final solution are the need for low parts count, power and speed considerations, and the need to interface with or mop up other logic in the area. For the purpose of this example, assume these criteria impose no special constraints.

DESIGNING THE LOGIC

Based on the above criteria, the block diagram of the logic can be generated directly, as shown in *Figure 4-1*. The signal names are given to permit unambiguous reference to their function and any considerations of logic context within the system should be incorporated here.

From the block diagram, the designer derives the detailed functional description of the intended behavioral concept. This may take a number of forms, depending on the application and the preference of the designer. One common method of expressing the detailed operation of a registered application such as this is a function table, which is shown in

Figure 4-2 for reference. Another common method is the use of timing waveforms which are omitted for this example due to its simplicity. The target function is further defined by deriving a detailed logic schematic (as shown in Figure 4-3), combinatorial truth table, or direct expression in Boolean equations.




FIGURE 4-1. Block Diagram Showing 3 Cascaded Shift Registers

TL/L/9988-1

Function	SL	SR	RILO	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀	LIRO
Hold	0	0	Z	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀	Z
Shift Right	0	1	RI	RI	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀
Shift Left	1	0	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀	LI	LI
Parallel Load	1	1	Z	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Z

FIGURE 4-2. Functional Operation Table for Shifter Example

DERIVING BOOLEAN EQUATIONS

In order to provide a definition of the circuit which the design tools can handle, it is usually necessary to express the design in terms of Boolean equations. The fundamental transfer function of a PAL® device is the sum-of-products or, through DeMorgan inversion, product-of-sums form. Logic equations can be derived directly from the function table

shown in *Figure 4-2*, the logic schematic in *Figure 4-3*, or from the method of logic implementation preferred.

For any TRI-STATE output, including bidirectional I/O lines, additional equations may need to be specified to define the control functions of these lines. This is illustrated in the example of the 6-bit shift register.




FIGURE 4-3. Gate-Level Logic Schematic of Shifter

TL/L/9988-2

For the 6-bit shift register example, the equations are:

$$Q_0 \leftarrow Q_0 \cdot \overline{SR} \cdot \overline{SL} + Q_1 \cdot SR \cdot \overline{SL} + LIRO \cdot \overline{SR} \cdot SL + D_0 \cdot SR \cdot SL$$

$$Q_i \leftarrow Q_i \cdot \overline{SR} \cdot \overline{SL} + Q_{i+1} \cdot SR \cdot \overline{SL} + Q_{i-1} \cdot \overline{SR} \cdot SL + D_i \cdot SR \cdot SL, i = 1 \dots 4$$

$$Q_5 \leftarrow Q_5 \cdot \overline{SR} \cdot \overline{SL} + RILO \cdot SR \cdot \overline{SL} + Q_4 \cdot \overline{SR} \cdot SL + D_5 \cdot SR \cdot SL$$

$$LIRO_{OUTPUT} = Q_0; LIRO_{ENABLE} = SR \cdot \overline{SL}$$

$$RILO_{OUTPUT} = Q_5; RILO_{ENABLE} = \overline{SR} \cdot SL$$

The device logic requirements are now unambiguously defined in a form acceptable to PLD design tools.

LOGIC MINIMIZATION

It is generally good practice to minimize the logic equations to eliminate any extraneous variables or unnecessary redundant min-terms. Non-minimized logic does not interfere with proper device functionality. However, it may result in a design requiring more resources than available in a particular device which could otherwise accommodate the reduced equations. Also, logic redundancy could render some gates or nodes within the programmed device untestable.

On the other hand, intentional use of redundant terms may be a convenient method of avoiding logic hazards in combinatorial (unsynchronized) logic functions. For a more thorough discussion of logic minimization and avoiding hazards, refer to Appendix A.

4.3 Design Implementation

Now that the basic theoretical design has been completed, the next stage is to transfer this design into a physical device. This requires the selection of the device to be used and a number of tools with which the transfer is accomplished. Refer to Section 5 for a more detailed discussion of PLD tools and their use. The example of the 6-bit shift register is again used for the purpose of illustration of the principles.

SELECTING A DEVICE

Once the logic design is defined, a PLD needs to be found which can most efficiently accommodate the logic required. Some design tools, such as PLANTM software, provide this function automatically. Otherwise, a manual selection must be made among the devices available.

The first criterion to consider is the family type required. PLDs come in a variety of technologies and speeds and offer a spectrum of possible categories from which the device is selected. If the design requires ECL compatibility, CMOS low-power or very high speed, this narrows the choice down to a device available in that category.

If the target logic is too complex to fit into any single PLD, then the design must be partitioned. A decision which must be made at this point is between using more complex, expensive and slower parts, and the more traditional medium PAL devices. Partitioning criteria are heavily dependent on the goals of a specific design.

Once the family has been selected, the initial selection within the family is determined by examining the application's block diagram, function table and logic equations. Based on these, the following parameters are established:

- Number of registered outputs required
- Number of combinatorial outputs required

- Number of inputs required
- Clocking requirements
- Complexity of each logic equation (number of min-terms required)

For our 6-bit shift register, it can be seen that the requirements are:

- Six registered outputs (for the parallel-out lines)
- Two combinatorial bidirectional I/O lines (for the serial ports)
- Six parallel data inputs plus two mode control inputs
- Single master clock
- No more than four product terms per output function

Referring to the selection tables in Section 1.1, select the family which complies with the overall system requirements. Then select a device which furnishes all the requirements. For this example, the PAL16R6 and the GAL16V8 both fulfill the requirements. Note that others like the PAL20R6 would also be capable of implementing the design, but would involve a 24-pin rather than a 20-pin part and higher power dissipation.

At this stage, the appropriateness of the device is also checked by examining its detailed block diagram (see Section 1.3 or the appropriate datasheet in Section 2). While most initial device selections, particularly for simpler designs, will be correct, difficulty can arise with a design, such as a priority encoder, which requires a large number of product terms. In such a case, while I/O requirements might suggest a particular PLD, it may not offer enough product terms to accommodate the design. The PLAN software, which accepts device-independent Boolean equations selects, if possible, the least complex device which conforms to all requirements automatically.

For our design example, either the PAL16R6 or GAL16V8 would be appropriate. Where power-dissipation or highest quality levels are of importance, the GAL® solution offers more flexibility with reduced cost of ownership. For simplicity, we will assume the PAL16R6 is selected.

DESIGN/EQUATION ENTRY

Before proceeding further, the software tools will need to be run on the computing platform selected. This normally involves installing an assembler such as PLAN software onto a PC in preparation for the entry of the programming information in the form described below. Refer to the individual software documentation for details.

The equations derived earlier must now be entered into the software tool selected. Higher-level packages provide a sophisticated user interface to do this. The PLAN assembler will accept a text file created with a common editor utility as an input file. Other packages have varying degrees of flexibility. The syntax requirements of the software package must be adhered to, although virtually all provide a parsing and evaluation feature with associated error messages to correct errors in the input file.

Using the example of the 6-bit Shift Register, the method of entering the data to the PLAN package involves first converting the equations derived earlier into PLAN syntax. This follows the original very closely and is shown in *Figure 4-4*. This information can be generated using any convenient editor, such as EDLIN, or even a word processing package.

```

title 6-Bit cascadable shift register
pattern 6SHFT
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/28/1989
    
```

Document file for 6SHFT.INP
Device: 16R6

chip 6SHIFT PAL16R6

```

; pin 1 2 3 4 5 6 7 8 9 10
      CLK SR D0 D1 D2 D3 D4 D5 SL GND
; pin 11 12 13 14 15 16 17 18 19 20
      /G RILO Q5 Q4 Q3 Q2 Q1 Q0 LIRO VCC
    
```

equations


```

/Q0 := /Q0 * /SR * /SL
      + /Q1 * SR * /SL
      + /LIRO * /SR * SL
      + /D0 * SR * SL
/Q1 := /Q1 * /SR * /SL
      + /Q2 * SR * /SL
      + /Q0 * /SR * SL
      + /D1 * SR * SL
/Q2 := /Q2 * /SR * /SL
      + /Q3 * SR * /SL
      + /Q1 * /SR * SL
      + /D2 * SR * SL
/Q3 := /Q3 * /SR * /SL
      + /Q4 * SR * /SL
      + /Q2 * /SR * SL
      + /D3 * SR * SL
/Q4 := /Q4 * /SR * /SL
      + /Q5 * SR * /SL
      + /Q3 * /SR * SL
      + /D4 * SR * SL
/Q5 := /Q5 * /SR * /SL
      + /RILO * SR * /SL
      + /Q4 * /SR * SL
      + /D5 * SR * SL
/LIRO = /Q0
LIRO.TRST = SR * /SL
/RILO = /Q5
RILO.TRST = /SR * SL
    
```

Pin	Label	Type
1	CLK	clock pin
2	SR	com input
3	D0	com input
4	D1	com input
5	D2	com input
6	D3	com input
7	D4	com input
8	D5	com input
9	SL	com input
10	GND	ground pin
11	G	enable pin
12	RILO	neg, trst, com feedback
13	Q5	neg, reg feedback
14	Q4	neg, reg feedback
15	Q3	neg, reg feedback
16	Q2	neg, reg feedback
17	Q1	neg, reg feedback
18	Q0	neg, reg feedback
19	LIRO	neg, trst, com feedback
20	VCC	power pin

TL/L/9988-8

FIGURE 4-6



TL/L/9988-9

; end of 6SHFT

TL/L/9988-4

FIGURE 4-4. PLAN™ Input File for Shifter Example

```

PAL16R6
title 6-Bit cascadable shift register
pattern 6SHFT
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/28/1989
*
QF2048*QP20*F0*
L0000
01111111111111111111111111111111
11111101111111111111111111111111
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L0256
101111011111111111111111111111011
011111111101111111111111111111011
101011111111111111111111111110111
01110111111111111111111111110111
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L0512
10111111101111111111111111111011
01111111111110111111111111111011
1011110111111111111111111110111
0111111011111111111111111110111
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L0768
10111111111101111111111111111011
01111111111111111011111111111011
1011111110111111111111111110111
0111111111011111111111111110111

```

TL/L/9988-5

```

00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L1024
10111111111111111111111011111111011
0111111111111111111111110111110111
10111111111110111111111111101111
01111111111111111011111111101111
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L1280
101111111111111111111110111111011
01111111111111111111111111101011
10111111111111111011111111101111
011111111111111111011111101111
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L1536
1011111111111111111111111101011
011111111111111111111111111010
1011111111111111111111101110111
011111111111111111111110110111
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L1792
101111111111111111111111110111
1111111111111111111111111101111
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
C6743*
0000

```

TL/L/9988-6

FIGURE 4-5. JEDEC File for Shifter Example Produced by PLAN Software

COMPILATION—CREATING THE JEDEC FILE

At this stage, pin assignment is normally made, either manually or automatically by the software. PLAN offers an automatic assignment, which can then be edited manually, if desired.

Once the equation file has been entered and pin assignments resolved, the assembly is performed on the platform, the results of which are a JEDEC fuse map for down-loading to the programmer.

In order for the equations to be converted into a bit pattern from which the cells of a PLD can be systematically programmed, the initial equations must be converted into a form, known as the JEDEC file. The JEDEC file is an industry-wide standard accepted by all programming hardware. It consists of a formatted table indicating all of the cells (fuses) in the PLD to be programmed to implement the specified logic functions. This is done by a module within the software tool known as the assembler. Details of operation of the assembler varies from one package to another, but each provides syntax checking and an evaluation of whether the design can be implemented in the device chosen, as well as the JEDEC file itself, which is normally stored on disk ready for down-loading to a programmer.

The actual form of the JEDEC file is usually of little interest to the system designer. Its only purpose is to provide a uniform interface between commercial PLD software and hardware tools and no real information for the designer is provided by its details. It may occasionally be useful as a debugging aid to isolate any problems occurring between equation entry and functional test.

PROGRAMMING HARDWARE PREPARATION

Before the cell data can be transferred, the programmer needs to be connected to the software platform and fitted with any socket adapters required to accommodate the blank sample device.

For the purpose of this example, a PAL16R6 is being programmed with a Data I/O Model 29 programmer equipped

with Logic-Pack. In order to do this, connect the System 29 to the platform via an RS232C cable, according to the system documentation. An outline of this is given in Section 5. A PAL16R6 requires the 303A-011A adapter to be installed on the Logic-Pack. Look up the PAL16R6 on the device chart to determine and enter the family and pinout code.

DEVICE PROGRAMMING

This step involves transferring the prepared JEDEC file across a communication link from the platform to the hardware programmer. Each programmer differs slightly, but generally each requires that a number of prompts be answered with such information as file name, device type and manufacturer. Usually, a test is run at this time on the device by the programmer which ensures that the device is correctly oriented in the socket and is in fact blank and able to be programmed. The correctness of data transfer is verified by means of a checksum transmitted with the file.

For the purposes of our example, the System 29 provides all the prompts required to do this.

Now that all relevant information has been entered into the programmer, it is a matter of simply invoking the Program function.

This translates the JEDEC file into addresses, data patterns and programming pulses, which, when applied to the pins of the device in the socket, will configure the cells of the device in a pattern which will cause the device to operate in accordance with the original design. The implementation of the design in the PLD has now been completed.

Again, for the purposes of our example, the System 29 provides all the prompts required to do this.

4.4 Logic Verification

Verification is required to ensure not only that the device has been configured exactly as intended, but also that the programmer has functioned correctly and that the design performs as originally intended. Again, this takes the form of several steps.

PATTERN VERIFICATION

This may be performed automatically by the programmer. If not, it is recommended that a manual verification run is performed while the device is still in the programmer to ensure that the pattern set in the device corresponds to that specified by the fuse map in the JEDEC file. This is a simple step which is done by the programmer itself. The programmer reads the pattern directly from the PLD, similar to reading a PROM, and compares this directly with the original JEDEC file still resident in the programmer.

TEST VECTOR GENERATION

Particularly with more complex designs, it is recommended that some consideration for a set of device exercises, generally known as test vectors, be given as early as the equation entry stage above. Some advanced software tools may provide automatic generation of test vectors from the equations as they are entered. Otherwise, vectors must be generated by hand. Even in the case of automatic test vector generation, some designers prefer to add their own additional vectors to verify application-specific operations.

For a design of the complexity of our 6-bit shift register, test vectors are easily generated by hand, as shown in *Figure 4-7*. In this case, a test such as walking ones and zeroes is probably sufficient to prove functionality of the device beyond reasonable doubt. For more complex designs, it may be helpful to employ fault-grading software to ensure adequate coverage of all design paths and gates by the test vectors.

DESIGN SIMULATION

This optional step generates the device output vectors which allow verification of correct design operation. This can be done manually, or with the help of the simulator module of the software tool, to predict the output configuration for the device based on the original software model entered as Boolean equations.

The output vectors from the simulation must be examined to confirm that the model operates correctly. They also provide the output states, which must accompany the test vectors for functional testing of the device.

Beyond device-level simulation, additional software is becoming available to generate models of the programmed PLDs for use in system-level simulations. Such simulations are typically performed on CAD workstations and, more recently, personal computers.

DEVICE FUNCTIONAL TESTING

The device is evaluated fully for correct performance of the function desired. In the case of the 6-bit shift register, this would involve checking all the functions outlined in the function table in *Figure 4-2*.

Varying from one software tool to another, the test vectors are entered (if not generated automatically) into the software, which appends them in the proper format to the JEDEC file, as shown in *Figure 4-8*. The test vector entry/generation typically follows the equation entry step, so that the combined JEDEC file is down-loaded to the programmer. Later, following device programming and pattern verification steps, the programmer performs the functional test on the PLD while still in the socket. The input vector waveforms are applied to the device pins while in the normal operational mode, and the device output signals are compared with the expected output vectors.

As a final step, most PLDs include a "security cell/fuse" which, when programmed, disables further programming and verifying. This prevents direct copying of the logic patterns resulting in proprietary custom circuits that are difficult to copy or reverse engineer.

Inputs								Bidirectional I/O		Outputs						Comments
SL	SR	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	LIR0	RIL0	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀	
1	1	0	0	0	0	0	0	1	1	L	L	L	L	L	L	Load all zeroes.
0	0	1	1	1	1	1	1	1	1	L	L	L	L	L	L	Hold zeroes.
1	0	1	1	1	1	1	1	1	L	L	L	L	L	L	H	Shift left single one, followed by zeroes.
1	0	1	1	1	1	1	1	0	L	L	L	L	H	L	L	
1	0	1	1	1	1	1	1	0	L	L	L	H	L	L	L	
1	0	1	1	1	1	1	1	0	L	L	H	L	L	L	L	One shifts out of RIL0, and vanishes.
1	0	1	1	1	1	1	1	0	H	H	L	L	L	L	L	Load all ones.
1	0	1	1	1	1	1	1	0	L	L	L	L	L	L	L	Hold ones.
0	0	0	0	0	0	0	0	0	0	H	H	H	H	H	H	Shift right single zero, followed by ones.
0	1	0	0	0	0	0	0	H	1	H	L	H	H	H	H	
0	1	0	0	0	0	0	0	H	1	H	H	L	H	H	H	
0	1	0	0	0	0	0	0	H	1	H	H	H	L	H	H	
0	1	0	0	0	0	0	0	H	1	H	H	H	H	L	H	
0	1	0	0	0	0	0	0	L	1	H	H	H	H	H	L	Zero shifts out of LIR0, and vanishes.
0	1	0	0	0	0	0	0	H	1	H	H	H	H	H	H	

Key: 0 = Apply Low Input, 1 = Apply High Input
 L = Expect Low Output, H = Expect High Output

Note: The device is clocked after applying each input vector. Outputs on the same line are strobed and compared after the clock.

FIGURE 4-7. Functional Test Pattern for 6-Bit Shift Register Example


```

PLAN v3.15 11-28-1989 14:19
Source filename: SHIFTER 6SHFT-INT Device: PAL16R6
6-BIT CASCADABLE SHIFT REGISTER *
QP20 * QF2048 * F0*
L0000
01111111111111111111111111111011
11111101111111111111111111111111*
L0256
1011111011111111111111111111111011
011111111110111111111111111111011
101011111111111111111111111110111
011110111111111111111111111110111*
L0512
10111111110111111111111111111011
01111111111110111111111111111011
101111101111111111111111111110111
011111101111111111111111111110111*
L0768
10111111111111011111111111111011
011111111111111111111011111111011
10111111110111111111111111110111
01111111111011111111111111110111*
L1024
10111111111111111110111111111011
01111111111111111111111011111011
10111111111111011111111111110111
011111111111111110111111111110111*
L1280
1011111111111111111111111011111011
0111111111111111111111111101011
10111111111111111110111111110111
0111111111111111111011111110111*
L1536
10111111111111111111111111101011
0111111111111111111111111111010
10111111111111111111111011110111
011111111111111111111111110110111*
L1792
10111111111111111111111111110111
111111111111111111111111111101111*
V0001 0XXXXXXXXN0XXXXXXXXN*
V0002 C10000001N01LLLLL1N*
V0003 C01111110N01LLLLL1N*
V0004 C0111111N0LLLLLH1N*
V0005 C0111111N0LLLLLH10N*
V0006 C0111111N0LLLLLH10N*
V0007 C0111111N0LLLLLH10N*
V0008 C0111111N0LLHLLL0N*
V0009 C0111111N0HLLLLL0N*
V0010 C0111111N0LLLLLLL0N*
V0011 C1111111N00HHHHH0N*
V0012 C0000000N00HHHHH0N*
V0013 C1000000N00LHHHHH0N*
V0014 C1000000N01LHHHHH0N*
V0015 C1000000N01HLLHHH0N*
V0016 C1000000N01HLLHHH0N*
V0017 C1000000N01HHHLLH0N*
V0018 C1000000N01HHHHLL0N*
V0019 C1000000N01HHHHHH0N*
C6743* 5480

```

FIGURE 4-8. JEDEC File Combining Logic Array and Test Vectors for 6-Bit Shifter Example

TL/L/9988-7




FIGURE 4-9. PAL16R6 Logic Diagram Showing Fuse Pattern of Shifter Example

TL/L/9988-3



Section 5
PLD Design
Development Tools



Section 5 Contents

5.1	Selecting Development Tools	5-3
	Programming hardware selection	
	Selecting the development software	
5.2	PLD Programmers	5-3
	Types of programmers	
	Programmer certification	
5.3	National PLAN Software	5-5
	Features of PLAN software	
5.4	Other Assemblers/Compilers	5-7
	ABEL software	
	CUPL software	
	LOG/IC software	

Section 5 PLD Design Development Tools

5.1 Selecting Development Tools

PROGRAMMING HARDWARE SELECTION

The hardware tool used for PLDs is the programmer which physically configures PLDs. There is a wide selection, but due to the continual change in tool availability, details cannot be kept current in a design guide such as this. However, a listing of several programmer manufacturers and models currently available and in development appears in Table 5-1. For information on current tools available, contact your local National Semiconductor sales office.

Generally, programmers are stand-alone devices which interconnect with the computing platform by means of an RS232C link down which the cell configuration is loaded in the standard form of a JEDEC file. While most programmers handle the standard PLDs, as with software, the more specialized or novel the device chosen, the more restricted is the choice of tools available. Device-specific programmers are typically provided for immediate support of newer PLDs requiring programming algorithms significantly different from those already implemented by general-purpose programmers.

SELECTING THE DEVELOPMENT SOFTWARE

When PLDs were first introduced, fuse maps were derived manually. Now, the convenience of assembly-type development software renders the manual approach obsolete. Before PLD design development begins, the appropriate software tool is selected. The software provides the facility of converting the design into a format understandable by device programmers. Depending on the package chosen, a number of other features are offered as well. Software tools reside in a computer, frequently using a PC as a platform.

Most common packages will handle all of the standard PLDs and several are flexible enough to handle many of the less common types as well. Generally speaking, the more specialized or novel the device selected, the narrower the range of software tools available. In the case of our example, almost any software will handle the PAL16R6 device.

The PLANTM software package supports all PLD devices available from National Semiconductor. Ordinarily, newer PLDs with advanced architecture features or original combinations of features take some time to be incorporated into new revisions of general-purpose, third-party software tools. However, software tools provided directly by the PLD manufacturers (such as NSC PLAN software) generally provides support for new products at the time of introduction.

5.2 PLD Programmers

A large selection of programmers are available for use as hardware tools in PLD design and development. They vary in complexity and capability.

TYPES OF PROGRAMMERS

Generally, programmers fall into two categories—device-general and device-specific. Device-general programmers are available from established third-party suppliers, such as Data I/O, and are capable of handling standard PLDs and many specialized ones. This section is concerned mainly with device-general tools as they provide the support necessary for most NSC parts. Device-specific programmers are normally produced by the manufacturer of a non-standard PLD to ensure the availability of tools and are not discussed here in detail. Virtually all programmers conform to the JEDEC fuse map standard.

Device-general programmers have developed from tools which were initially used to configure PROMs. Many of the first-generation programmers show this heritage and require considerable operator intervention to complete the programming function. Developments have since produced tools of increasing sophistication and culminating in systems such as the Data I/O Unisite.

Almost all programmers consist of a stand-alone cabinet, which houses the control electronics and which is connected to the software platform by a communications link for fuse map down-loading in JEDEC file form. The control panel usually includes a keyboard for manual data entry and a universal connector into which are placed adapters which may contain circuitry, algorithm software and/or sockets for specific device types. More recent programmers now have universal sockets equipped with software-configurable pin drivers, which can handle all PLD package types.

Virtually all programmers require a communications port connection to the platform and the installation of communications software in the platform to provide intelligent control of fuse map file transfer. Some involve circuit cards which are installed into PC-type platforms with direct connection to external programming modules. The details vary with the type of programmer.

PROGRAMMER CERTIFICATION

National Semiconductor maintains a program of programmer certification for use with NSC parts. Tools are classified according to the level of support provided for each family of PLDs from National.

For information on current tools available, please contact your local National Semiconductor sales office for information on the latest listings.

Descriptions of some of the more popular programmers which are able to program most or all of National's PLD product line follow.

Table 5-1. Programmer Manufacturers and Models Certified for National PLDs

Manufacturer	Model	Lateral-Fuse TTL	Vertical-Fuse TTL	E ² C MOS GAL	ECL
ADVIN 1050-L E DUANE AV. SUNNYVALE, CA 94086 (408) 984-8600	SAILOR-PAL	•		•	•
DATA I/O CORP BOX 97046 REDMOND, WA 98073 (206) 881-6444, TLX 152167	29B	•	•	•	
	UNISITE 40	•	•	•	•
	60A/H	•	•	•	
DIGELEC INC 22736 VANOWEN ST. CANOGA PARK, CA 91307 (818) 887-3755	860	•	•	•	
INLAB INC 2150-I W 6th AV. BROOMFIELD, CO 80020 (303) 460-0103, TLX 797159	28A	•	•	•	•
LOGICAL DEVICES INC 1201 NW 65th PLACE FORT LAUDERDALE, FL 33309 (305) 974-0967, TLX 383142	ALL PRO	•	•	•	•
	PALPRO-2X	•		•	
PROGRAMMABLE LOGIC TECHNOLOGIES INC BOX 1567 LONGMONT, CO 80501 (303) 772-9059	LOGIC LAB			•	
QWERTY INC 5346 BRAGG ST. SAN DIEGO, CA 92122 (619) 455-0500	GPR-1000			•	
STAG MICROSYSTEMS INC 1600 WYATT DR SANTA CLARA, CA 95054 (408) 988-1118	ZL30A	•	•	•	•
	ZM3000	•	•	•	•
GP INDUSTRIAL ELECTRONICS LTD. UNIT E, HUXLEY CLOSE NEWNHAM INDUSTRIAL ESTATE PLYMOUTH PL7 4JN, ENGLAND (0752) 342961	AP100	•	•	•	
BP MICROSYSTEMS 10681 HADDINGTON, SUITE #190 HOUSTON, TX 77043 (800) 225-2102	PLD-1100	•		•	•
SYSTEM GENERAL 510 SO. PARK VICTORIA DR NULPITAS, CA 95035 (408) 263-6667	SGUP-85	•	•	•	•
SMS/ADAMS MacDONALD 800 AIRPORT RD MONTEREY, CA 93940 (408) 373-3607	Sprint-Plus	•		•	•

5.3 National PLAN™ Software

The PLAN software package was developed by National Semiconductor for customer support. It is now being offered directly to customers to facilitate the use of all National PLDs. PLAN uses a device independent Boolean equation syntax with extensions to describe advanced features available in new National PLD products such as the GAL6001. Combined with the automatic pin-list generation option, the device independent boolean equation syntax allows a single design file to be compiled into different PLDs without requiring a detailed knowledge of the target PLD architecture.

PLAN software consists of three modules. The assembler "EQN2JED" translates Boolean equations to JEDEC maps and creates documentation files. The dis-assembler "JED2EQN" translates JEDEC maps into a device independent Boolean equation file which can be accepted by the assembler. The GAL translator "PAL2GAL" uses software cross-programming techniques to convert a PAL JEDEC map into a pin compatible GAL JEDEC map. When using PAL2GAL, test vectors in the PAL JEDEC map can be automatically transferred to the GAL JEDEC map.

A synopsis of the available options for each module is displayed when the module name (EQN2JED, JED2EQN, PAL2GAL) is entered by itself on the command line. A complete on-disk instruction manual is provided for reference. Example files are provided that illustrate the assembler syn-

tax. In addition, the disassembler provides a way to create an example file from an existing JEDEC map for all supported devices.

FEATURES OF PLAN SOFTWARE

The main advantages to the designer of the PLAN software are:

- PLAN inputs may be from any standard editor or word processor
- PLAN equations are device independent
- Automatic pin-list generation
- Reverse compilation of existing device maps
- Facilitates PAL-to-GAL JEDEC map conversion
- Design documentation
- Accepts ABEL™ CUPL™ or PALASM™ Boolean equation operators

PLAN software runs on an IBM®/PC or compatible platform, which must include at least 256 kbytes of free memory and MS-DOS version 2.0 (or later).

To illustrate the operation of the PAL2GAL utility, let's run the JEDEC file previously created for the 6-bit shift register example in a PAL16R6 (*Figure 4-7*) to derive a new JEDEC file suitable for programming the same function using a GAL16V8. The resulting JEDEC map is shown in *Figure 5-1*.

```

GAL16V8
*
QF2194*QP20*F0*
L0000
011111111111111111111111111111111111
111111011111111111111111111111111111
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000*
L0256
1011111011111111111111111111111111011
0111111111101111111111111111111111011
1010111111111111111111111111111111011
0111101111111111111111111111111111011
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000*
L0512
1011111111101111111111111111111111011
0111111111111111101111111111111111011
1011111011111111111111111111111111011
0111111110111111111111111111111111011
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000*
L0768
10111111111111111011111111111111111011
011111111111111111111111101111111111011
1011111111101111111111111111111111011
0111111111111011111111111111111111011
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000*
L1024
10111111111111111111111011111111111011
01111111111111111111111111111101111011
1011111111111111101111111111111111011
0111111111111111111011111111111111011
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000*
L1280
1011111111111111111111111101111111011
011111111111111111111111111111111101011
101111111111111111111110111111111110111
011111111111111111111111101111111110111
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000*
L1536
10111111111111111111111111111111101011
0111111111111111111111111111111111010
000000000000000000000000000000000000
000000000000000000000000000000000000*
L1792
1011111111111111111111111111111110111
11111111111111111111111111111101111
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000
000000000000000000000000000000000000*
L2048
00000000*
L2056
000000000000000000000000000000000000000000000000000000000000000000000000*
L2120
10000001*
L2128
11000001111000011110000111100001111000011110000111100001111000011000000*
L2192
01*
C6826*
0000

```

FIGURE 5-1. JEDEC File for 6-Bit Shift Register Example Converted from PAL16R6 to GAL16V8 Using PAL2GAL Utility Software

TL/L/9989-1

5.4 Other Assemblers/Compilers

ABEL™ SOFTWARE

The ABEL package is an example of the second-generation PLD development tools which are usually referred to as high-level assemblers.

From an early version, which supported many PLD devices with logic reduction, simulation and generation of design documentation, it has become one of the standard software tools, capable of supporting a wide variety of PLDs, including PROMs. The most important feature which the most recent developments of ABEL software have added include:

- Revised simulation to support asynchronous devices and macrocells
- Syntax support of multiple-feedback paths
- Library of device-specific macros and functions
- JEDEC-to-ABEL conversion (for recovering undocumented designs)

ABEL software is available for platforms like the IBM/PC, VAX™ and others. The design can be entered using any standard text editor. Any combination of Boolean equations, truth tables or state diagrams can be used. The description falls into four main sections:

- Declarations section, where sets are defined
- Equations section, where Boolean equations are entered
- Truth Table section, where functional tables are entered
- Test Vector section, where the behavior during simulation is given

ABEL automatically performs logic reduction, simulation and conversion to a JEDEC file without requiring further intervention unless some error is encountered.

CUPL™ SOFTWARE

The CUPL package is a high-level compiler similar to ABEL software, which provides a number of functions not normally found in a standard PLD assembler. The input syntax is based on the C programming language. The high-level PLD support language in CUPL software permits development of designs using a systems approach. To this end, several features are supplied, including:

- self-documenting syntax
- state machine input option
- macro substitution
- flexible format
- use of symbolic names
- bit-field capability
- pre-processor functions
- output polarity selection

For more information on the above packages contact:

ABEL:
Data I/O Corporation
10525 Willows Road N.E.
P.O. Box 97046
Redmond, WA 98073-9746
(206) 881-6444
1-800-247-5700

LOGICAL DEVICES, INC.:
1201 Northwest 65th Place
Ft. Lauderdale Florida 33309
1-800-331-7766

LOG/IC:
800 Airport Road
Monterey, CA 93940
(408) 373-7359

The macro substitution allows for considerable reduction in the number of keystrokes required for data entry, particularly for more complex functions. The pre-processor function allows the source file to be written in a much more generalized manner up until the actual compilation by the main assembler. This includes definition of the functions in state machine syntax and generalized arguments.

LOG/IC™ Software

LOG/IC is a PLD synthesis tool featuring all the high level design entry formats required for easy and efficient designs. LOG/IC's HYPERPLD concept allows the user to first enter, simulate and process and design, without a need to pinpoint a specific device.

The proprietary PLD optimizer used for logic reduction is an exact PLD optimizer that is fast enough to be applicable for large designs. So, the actual minimal number of product terms is found, ensuring the most cost-effective hardware design.

After the reduction process, LOG/IC's PLD Data Base may be used to select the best device for the application. This selection process is based on the results of the HYPERPLD optimization as well as on additional interactive parameters like speed, power consumption, packaging, etc.

LOG/IC supports the mainline PALs, GALs as well as ECL devices. The library of supported parts is updated regularly. There is also a LOG/IC-GATES compiler available which accepts the same PLD design files assuring an easy growth path to gate array designs.

LOG/IC is available on a number of hosts like IBM-PC, SUN3, SUN4, SUN386, APOLLO, HP-9000 and VAX workstations/mainframes. On all hosts, LOG/IC is operated through the same menu driven interface with online help available. An integrated communications program eases the device programmer operation and the downloading of JEDEC files.



Section 6
**Fabrication of
Programmable Logic**



Section 6 Contents

6.1 PLD Technologies	6-3
Standard, "Series-A" and "Series-B" TTL PAL devices	
ECL PAL devices	
"Series-D/-7" TTL PAL devices with vertical fuses	
E ² CMOS GAL devices	
6.2 Quality and Factory Testing	6-5
Product reliability	
Test circuitry	
Normal PLD factory test	
Pre-programmed PLD factory test	
NML factory test	
Customer handling and test	

Section 6

Fabrication of Programmable Logic

6.1 PLD Technologies

National Semiconductor is a broad-based supplier of programmable logic products. PLD's are offered in a wide range of circuit and programming technologies to address the diverse needs of most customer applications. PLD's can be seen as a stage of sophistication in the continuum from standard TTL logic to full-custom circuits. To provide the flexibility of configurable logic, PLD's make use of a number of circuit and programming technologies. These vary, depending on the type of PLD.

STANDARD, "SERIES-A" AND "SERIES-B" TTL PAL DEVICES

These are the earliest PLD families manufactured by National Semiconductor. The devices are fabricated using a traditional Schottky-TTL process similar to that used in the low-power Schottky (LS) TTL logic family of standard SSI/MSI functions. The addition of Titanium-Tungsten (TiW) fuse-links to the basic circuit technology allows the logic to be configured in the field after manufacturing is complete. This is the same programming technology as used in LS TTL PROM devices.

The fuse-links used in this programming technology are also referred to as "lateral fuses". The actual programming cell consists of a transistor with a fuse element in series with its emitter (as shown in *Figure 6-1*). It physically consists of a path, laid down during the metallization stage of the process, which is designed to pass a limited amount of current. When a higher current is passed, the metal heats to its melting point and surface tension draws the two sides of the fuse apart, leaving no electrical connection across the fuse.

While this is a reliable process, it is a one-time effect and therefore cannot be tested fully before the device is in the field. The first attempt to blow a fuse must be successful, otherwise the current passing through a partly-blown fuse

will not be sufficient to blow it completely on successive attempts.

ECL PAL DEVICES

For ECL systems, high-speed PAL devices have been implemented with ECL I/Os using an oxide-isolated process known as OXISS. OXISS is a fully ion-implanted Schottky bipolar process with a 2 micron minimum feature size and two-layer metal interconnect. The ECL PAL products use the same Titanium-Tungsten lateral fuses as used in the original standard, Series-A and Series-B TTL PAL devices. The ECL PAL products are also available with both 10 KH and 100K compatibility.

More recent developments are based on National's ASPECT (Advanced Single-Poly Emitter-Coupled Technology) process. This is an oxide-isolated, self-aligned, contactless poly-emitter process which uses a single poly and two metal interconnect layers. The smaller geometries result in both lower gate power requirements and a higher device speed.

"SERIES-D/-7" TTL PAL DEVICES WITH VERTICAL FUSES

National "Series-D" PAL devices, and faster TTL PAL devices being developed at National, use a new technology offering more compact geometries and higher overall device speeds than seen in the preceding TTL PAL products. The technology used in Series-D devices is based on National Semiconductor's "FAST-Z" fully ion-implanted, isoplanar, Schottky-TTL process, similar to that used in the FAST® logic family.

Advances in programming technology have led to an improvement over the basic TiW lateral fuses used in the standard TTL PAL devices described earlier. This new technique uses a programming cell referred to as a "vertical fuse".




FIGURE 6-1. Lateral Fuse Circuit





FIGURE 6-2. Vertical Fuse Circuit

Instead of a transistor and fuse-link in series, as shown in *Figure 6-1*, the vertical fuse cell consists of an open-base transistor connecting an input line (I) to a product line (P), as shown in *Figure 6-2*. Due to the high impedance of the transistor, the input line is not logically connected to the product line until the cell has been "programmed". Programming produces a short circuit through the emitter-base junction of the transistor establishing the connection. The initial state of a vertical fuse is therefore opposite that of the lateral fuse-link.

The programming mechanism is driven by Avalanche-Induced Migration (AIM). If the cell is considered a pair of back-to-back diodes, forcing a controlled current through the emitter of the cell eventually induces avalanche breakdown of the emitter-base junction. Heat generated locally causes the Aluminum/Silicon interface to reach eutectic temperature. This causes the Aluminum to diffuse through the emitter to the emitter-base junction, which causes a permanent short circuit.

There are several advantages to this approach. First, the cell can be tested during device factory screening since the cell need not be programmed to verify that it operates. A test current can allow tracing of the I-V characteristics of the connecting diode. A metallic fuse, as used in lateral fuse-links, cannot have any measurable voltage drop tested across it before it is blown. Second, programming is performed by a series of pulses of increasing strength, between which the fuse is tested to see if the connection has been made yet. This ensures a very high programming yield. A comparison of the methods of programming fuse-links and AIM vertical fuse cells is shown in *Figure 6-3*. The vertical fuse structure is also inherently reliable because once an adequate connection is established during programming,

any degree of aluminum migration during continued operation can not adversely affect cell integrity.





FIGURE 6-3. Programming a Vertical Fuse vs Lateral Fuse

The programming algorithm for the vertical fuse devices in the programming equipment compensates for the opposite initial state of vertical fuses. Therefore the same JEDEC map as for all other standard PAL devices can be used without alteration.

E²CMOS GAL DEVICES

Electrically-Erasable CMOS offers many advantages as a technology for PLDs. Most importantly, it offers the ability to erase and reprogram devices. This allows lower part usage, particularly at the development and prototype stages, by allowing the same device to be re-used or revised. This extends into manufacturing because the technology allows 100% factory testability without encountering the cycling difficulties or windowed packages associated with UV-based devices. 100% programming and functional yields are possible.

The power requirements of such a technology are very low when compared to standard bipolar. The technology has developed to a point where performance is comparable to standard PLDs, if not to the higher-speed parts. The low-power characteristics permit higher circuit density and higher reliability, which are particularly important in remote or power-conscious environments, such as in telecommunications.

The E²CMOS technology is under further development to allow such devices to be programmed while in circuit, which will add even more to their flexibility and usefulness in manufacturing since they can be assembled in-circuit with all other components before being configured.

6.2 Quality and Factory Testing

PRODUCT RELIABILITY

National Semiconductor implements a reliability program for all of its integrated circuits. Reliability data is available for individual parts from the local sales office. It consists of:

- New product, package and process qualifications
- Existing product, package and process change qualifications
- Existing product, package and process monitoring

Product qualification testing performed by National meets or exceeds MIL standard 883. For a more thorough discussion of product quality and reliability, refer to the National Semiconductor Reliability Handbook.


TEST CIRCUITRY

All standard bipolar and ECL PAL devices from National Semiconductor are fabricated with a number of test fuses and dedicated test circuitry as a part of the device. During final testing of each device, the functional paths, electrical integrity, cell programmability and the programming circuitry are all verified. The special test circuitry is accessed under non-operational modes during functional testing.

NORMAL PLD FACTORY TEST

Most commercial grade PLDs are available under the "A+" product enhancement program. This includes burn-in testing under bias and temperature cycling. For details of the "A+" program, refer to the "National Semiconductor A+ / B+ Product Enhancement Programs" Brochure.

The standard procedure for unprogrammed PAL devices through National Semiconductor's factory is shown in Figure 6-4.




TL/L/9990-6

FIGURE 6-4. Final Test Flow for Unprogrammed PLD

PRE-PROGRAMMED PLD FACTORY TEST

As discussed earlier, National provides the service of providing devices already configured with fuse map configuration to customers in a fully-tested state. The procedure for doing this is shown in Figure 6-5.



TL/L/9990-7

FIGURE 6-5. Pre-Programmed PLD Final Test Flow

NML FACTORY TEST

For volume production, National Semiconductor offers the mask-option approach to PLD production, known as National Masked Logic (NML). The procedure for the NML process is shown in Figure 6-6.




FIGURE 6-6. NML Final Test Flow


TL/L/9990-8

CUSTOMER HANDLING AND TEST

PLD devices are more sensitive to handling than most other integrated circuits. Care should be exercised to prevent static buildup when handling parts, particularly CMOS devices. Handling is the primary cause of defective material. To minimize the problems with production, the number of steps during which parts are handled should be kept to an absolute minimum.

A variety of approaches on device test are available to the manufacturer of systems using PLDs. For smaller production quantities, the programming hardware used for development described in Section 5 may offer an adequate solution. As quantities become larger, some programmer vendors offer add-on auto-handler packages which can handle devices in volume.

For more extensive manufacturing flows, programs are available for most of the common IC tester systems which allow the tester to perform device programming as a part of normal device flow. Other than this, National offers pre-programmed devices as described earlier.



†For sample only
 *For NML/PROGRAMMED PAL

TL/L/9990-9

FIGURE 6-7. PAL Device Electrical Test Sequence



Section 7
Application Examples



Section 7 Contents

7.1 Basic Gates (PAL12H6)	7-3
7.2 Basic Flip-Flops (GAL16V8)	7-7
7.3 Memory-Mapped I/O Address Decoder (PAL16L2)	7-12
7.4 Quad 4-to-1 Multiplexer (GAL20V8)	7-16
7.5 Dual 8-to-1 Multiplexer (PAL20L2)	7-20
7.6 16-to-1 Multiplexer (PAL20C1)	7-25
7.7 7-Bit Counter with Parallel-Load (GAL20V8)	7-30
7.8 10-Bit Up/Down Counter (PAL20X10)	7-34
7.9 8-Bit Equality Comparator (PAL16C1)	7-39
7.10 8-Bit Barrel Shifter (GAL20V8)	7-42
7.11 Hexadecimal 7-Segment Display Encoder (PAL16L8)	7-46
7.12 Dual-Port RAM Controller (GAL16V8)	7-52
7.13 8086 CPU Board Random Control Logic (PAL12H6)	7-61
AN-667 A GAL6001-30L Zero Wait State Page Mode Memory System Interface	7-64
AN-669 A PAL Interface Between Static Random Access Memory (SRAM) and a Raster Graphics Processor	7-74
AN-618 A PAL Interface for a 25 MHz and above No-Wait State DP8422A/80286 Burst Mode DRAM Memory System	7-81
AN-535 A PAL Interface for a Dual Access DP8422A/68030/74F632 Error Detecting and Correcting Memory System	7-90

Section 7

Application Examples*

7.1 Basic Gates

This example demonstrates how fusible logic can implement the basic inverter, AND, OR, NAND, NOR and exclusive-OR functions. The PAL12H6 is selected because it has 12 inputs and 6 outputs.




FIGURE 7.1.1. Basic Gates

TL/L/9991-1

*Applications contained in this section are for illustration purposes only and National makes no representation or warranty that such applications will be suitable for the use specified without further testing or modification.

7.1 Basic Gates (Continued)

PLAN™ INPUT FILE

```

title   Basic gate
pattern GATES
revision A
author  Tarif Engineer
company National Semiconductor Corporation
Date    11/28/1989

```

```
chip GATES PAL12H6
```

```

; pin 1  2  3  4  5  6  7  8  9  10
      C  D  F  G  M  N  P  Q  I  GND
; pin 11 12 13 14 15 16 17 18 19 20
      J  K  L  R  O  H  E  B  A  VCC

```

```
equations
```

```

B = /A
E = C * D
H = F + G
L = /I + /J + /K
O = /M * /N
R = P * /Q
  + /P * Q

```

```
; end of GATES
```

TL/L/9991-2

PLAN™ JEDEC FILE

```

PAL12H6
title   Basic gate
pattern GATES
revision A
author  Tarif Engineer
company National Semiconductor Corporation
Date    11/28/1989

```

```
*
```

```
QF0384*QP20*F0*
```

```
L0000
```

```
11111110111111111111111111111111
```

```
00000000000000000000000000000000
```

```
00000000000000000000000000000000
```

```
00000000000000000000000000000000*
```

```
L0096
```

```
01011111111111111111111111111111
```

```
00000000000000000000000000000000*
```

```
L0144
```

```
11110111111111111111111111111111
```

```
11111111011111111111111111111111*
```

```
L0192
```

```
11111111110101111111111111111111
```

```
00000000000000000000000000000000*
```

```
L0240
```

```
11111111111110110111111111111111
```

```
11111111111111111100111111111111*
```

```
L0288
```

```
11111111111111111111111111111011
```

```
11111111111111111111111111111110
```

```
111111111111111111111110111111
```

```
00000000000000000000000000000000*
```

```
C1889*
```

```
0000
```

TL/L/9991-4


7.1 Basic Gates (Continued)

Document file for GATES.inp
Device: 12H6

Pin	Label	Type
---	-----	----
1	C	com input
2	D	com input
3	F	com input
4	G	com input
5	M	com input
6	N	com input
7	P	com input
8	Q	com input
9	I	com input
10	GND	ground pin
11	J	com input
12	K	com input
13	L	pos,com output
14	R	pos,com output
15	O	pos,com output
16	H	pos,com output
17	E	pos,com output
18	B	pos,com output
19	A	com input
20	VCC	power pin

TL/L/9991-6

Chip Diagram (DIP)



TL/L/9991-35

7.1 Basic Gates (Continued)




FIGURE 7.1.2. PAL12H6 Logic Diagram Showing Fuse Pattern of Basic Gates Example

TL/L/9991-7


7.2 Basic Flip-Flops

DESCRIPTION

In the Basic Gates application on the preceding pages, each 'gate' was directly connected to an output pin. Here, the output registers of the GAL16V8 are used. A simple RS latch, a T (Toggle) flip-flop, a D flip-flop, and a JK flip-flop are incorporated into a GAL16V8 (Figure 7.2.1). Each is shown with its truth table and defining equations in Figures 7.2.2-7.2.5. Note that all 3 flip-flops have synchronous preset (PR) and clear (CLR) inputs, while the RS latch does not. Also, the RS latch is not connected to the clock input; this was done to show the versatility of the GAL16V8—with a GAL device, the user is not locked in to a specific architecture.


The CUPL design input file (Figure 7.2.6) and simulation file (Figure 7.2.7) are constructed by the designer. Each output must be given a distinct name, and any clocked circuit must be denoted with an appropriate extension (.D) in the logic equations. The simulation file is again provided for design verification.

This example has some subtle requirements that may not be apparent to the first-time user. When the RS latch is not being tested, it must remain in its latched state with the output levels specified, or with the variable N (not tested) specified instead. Also, when executing a preset or clear, remember that it will affect all flip-flops; even those not being tested will still respond. Finally, all output levels should be specified or marked with the variable N; the variable X, which indicates a 'don't care' condition, will not suffice.



TL/L/9991-8

FIGURE 7.2.1. Basic Flip-Flops Pinout




TL/L/9991-9

FIGURE 7.2.2. RS Latch

S	R	Q _N	Q _{N+1}	Q̄ _{N+1}	Comments
0	0	0	1	1	Invalid
0	0	1	1	1	
0	1	0	1	0	Set
0	1	1	1	0	
1	0	0	0	1	Reset
1	0	1	0	1	
1	1	0	0	1	Latch
1	1	1	1	0	

7.2 Basic Flip-Flops (Continued)




$$Q_{N+1} = PR + (\overline{CLR} \cdot \overline{T} \cdot Q_N) + (\overline{CLR} \cdot T \cdot \overline{Q}_N)$$

$$\overline{Q}_{N+1} = CLR + (\overline{PR} \cdot \overline{T} \cdot \overline{Q}_N) + (\overline{PR} \cdot T \cdot Q_N)$$

FIGURE 7.2.3. T Flip-Flop

PR	CLR	T	Q_N	Q_{N+1}	\overline{Q}_{N+1}	Comments
1	1	X	X	1	1	Invalid
1	0	X	X	1	0	Preset
0	1	X	X	0	1	Clear
0	0	0	0	0	1	Hold
0	0	0	1	1	0	
0	0	1	0	1	0	Toggle
0	0	1	1	0	1	




$$Q_{N+1} = PR + (\overline{CLR} \cdot D)$$

$$\overline{Q}_{N+1} = CLR + (\overline{PR} \cdot \overline{D})$$

FIGURE 7.2.4. D Flip-Flop

PR	CLR	D	Q_N	Q_{N+1}	\overline{Q}_{N+1}	Comments
1	1	X	X	1	1	Invalid
1	0	X	X	1	0	Preset
0	1	X	X	0	1	Clear
0	0	0	0	0	1	Reset
0	0	0	1	0	1	
0	0	1	0	1	0	Set
0	0	1	1	1	0	



$$Q_{N+1} = PR + (\overline{CLR} \cdot \overline{K} \cdot Q_N) + (\overline{CLR} \cdot J \cdot \overline{Q}_N)$$

$$\overline{Q}_{N+1} = CLR + (\overline{PR} \cdot J \cdot \overline{Q}_N) + (\overline{PR} \cdot K \cdot Q_N)$$

FIGURE 7.2.5. JK Flip-Flop

PR	CLR	J	K	Q_N	Q_{N+1}	\overline{Q}_{N+1}	Comments
1	1	X	X	X	1	1	Invalid
1	0	X	X	X	1	0	Preset
0	1	X	X	X	0	1	Clear
0	0	0	0	0	0	1	Hold
0	0	0	0	1	1	0	
0	0	0	1	0	0	1	Reset
0	0	0	1	1	0	1	
0	0	1	0	0	1	0	Set
0	0	1	0	1	1	0	
0	0	1	1	0	1	0	Toggle
0	0	1	1	1	0	1	

7.2 Basic Flip-Flop (Continued)

```

/*****
/*
/*          CUPL INPUT FILE          */
/*    Flip-flops and latches implemented in a GAL16V8    */
/*          */
/*****
PARTNO      456STX;
NAME        FLIPFLOP;
REV         1;
DATE        4/11/86;
DESIGNER    Joe Engineer;
COMPANY     National Semiconductor;
ASSEMBLY    Clock Board;
LOCATION     U238;

/* RS latch */

    pin [2,3,19,18] = [S,R,QST,QSC];

/* T flip-flop */

    pin [5,17,16] = [T,QTT,QTC];

/* D flip-flop */

    pin [6,15,14] = [D,QDT,QDC];

/* JK flip-flop */

    pin [7,8,13,12] = [J,K,QJT,QJC];

/* control */

    pin [1,4,9,11] = [CLK,PR,CLR,OE];

/* logic equations */

    /* RS latch */

        QST = !S # (R & QST);
        QSC = !R # (S & QSC);

    /* T flip-flop */

        QTT.D = PR # (!CLR & !T & QTT) # (!CLR & T & QTC);
        QTC.D = CLR # (!PR & !T & QTC) # (!PR & T & QTT);

    /* D flip-flop */

        QDT.D = PR # (D & !CLR);
        QDC.D = CLR # (!D & !PR);

    /* JK flip-flop */

        QJT.D = PR # (J & QJC & !CLR) # (!K & QJT & !CLR);
        QJC.D = CLR # (!J & QJC & !PR) # (K & QJT & !PR);

```

FIGURE 7.2.6. CUPL Input File

TL/L/9991-15

7.2 Basic Flip-Flops (Continued)

```

/*****:*****/
/*
/*          CUPL SIMULATION FILE          */
/*      Flip-flops and latches implemented in a GAL16V8      */
/*
/*****:*****/
PARTNO      456STX;
NAME        FLIPFLOP;
REV         1;
DATE       4/11/86;
DESIGNER    Joe Engineer;
COMPANY     National Semiconductor;
ASSEMBLY    Clock Board;
LOCATION     U238;

/* The Order statement specifies the layout of the vector table.
   *n = n spaces inserted between variables.          */

order:  OE,%1,CLK,%2,S,R,%1,QST,QSC,%2,PR,%1,CLR,%2,
        T,%1,QTT,QTC,%2,D,%1,QDT,QDC,%2,J,K,%1,QJT,QJC;

vectors:
/*
/*OE CLK  RS-latch      T-FF      D-FF      JK-FF      */
/*SR QSTQSC PR CLR  T QTTQTC  D QDTQDC  JK QJTQJC */
0 X 01 H L  X X  X X X  X X X  XX X X /* set */
0 X 10 L H  X X  X X X  X X X  XX X X /* reset */
0 X 11 L H  X X  X X X  X X X  XX X X /* latch */
0 X 10 L H  X X  X X X  X X X  XX X X /* reset */
0 X 01 H L  X X  X X X  X X X  XX X X /* set */
0 X 11 H L  X X  X X X  X X X  XX X X /* latch */

0 C 11 N N  1 0  X H L  X N N  XX N N /* preset */
0 C 11 N N  0 1  X L H  X N N  XX N N /* clear */
0 C 11 N N  0 0  0 L H  X X X  XX X X /* hold */
0 C 11 N N  0 0  1 H L  X X X  XX X X /* toggle */
0 C 11 N N  0 0  0 H L  X X X  XX X X /* hold */
0 C 11 N N  0 0  1 L H  X X X  XX X X /* toggle */
0 C 11 N N  0 0  1 H L  X X X  XX X X /* toggle */
0 C 11 N N  1 0  X N N  X H L  XX N N /* preset */
0 C 11 N N  0 1  X N N  X L H  XX N N /* clear */
0 C 11 N N  0 0  X X X  0 L H  XX X X
0 C 11 N N  0 0  X X X  1 H L  XX X X /* test */
0 C 11 N N  0 0  X X X  1 H L  XX X X
0 C 11 N N  0 0  X X X  0 L H  XX X X

0 C 11 N N  1 0  X N N  X N N  XX H L /* preset */
0 C 11 N N  0 1  X N N  X N N  XX L H /* clear */
0 C 11 N N  0 0  X X X  X X X  01 L H
0 C 11 N N  0 0  X X X  X X X  00 L H /* hold */
0 C 11 N N  0 0  X X X  X X X  11 H L /* toggle */
0 C 11 N N  0 0  X X X  X X X  10 H L
0 C 11 N N  0 0  X X X  X X X  00 H L /* hold */
0 C 11 N N  0 0  X X X  X X X  11 L H /* toggle */
0 C 11 N N  0 0  X X X  X X X  10 H L
0 C 11 N N  0 0  X X X  X X X  01 L H

```

FIGURE 7.2.7. CUPL Simulation File

TL/L/9991-16

7.2 Basic Flip-Flops (Continued)




FIGURE 7.2.8. GAL16V8 Logic Diagram Showing Basic Flip-Flops Pattern

TL/L/9991-17

7.3 Memory-Mapped I/O Address Decoder

Memory-mapped I/O is an interface technique that treats the I/O devices' physical addresses the same as memory address space. That is, no Memory-I/O decoding is required. Furthermore, most computers have more instructions to manipulate the contents of memory than they have I/O instructions. Therefore, the use of memory mapping can make I/O control much more flexible. PAL devices can be used to make memory-mapped I/O implementation easy, even if changes in memory addresses are required.

FUNCTIONAL DESCRIPTION

Figure 7.3.1 shows a circuit that is typical of those found in memory-mapped I/O applications. The inputs to the decode logic are the system memory address lines, AB₀-AB_F. The logic shown compares the address on the memory bus with the programmed comparison address. When an address on the bus matches, the corresponding I/O port enable signal is set. In conjunction with other system control signals, this enable can be used to transfer data to and from the system data bus.





FIGURE 7.3.1. Memory Mapped I/O Logic Diagram

7.3 Memory-Mapped I/O Address Decoder (Continued)

PAL® DEVICE DESIGN

One PAL16L2 can be used to monitor a 16-bit address bus, fully decode addresses, and furnish enables to two ports, each of which can be anywhere within 64k of address space. Partial decoding for a larger number of ports can be done using other members of the PAL device family.

Typical logic equations for the memory-mapped I/O logic are as follows:

Port 0 = $\overline{AB0} \cdot \overline{AB1} \cdot \overline{AB2} \cdot \overline{AB3} \cdot \overline{AB4} \cdot \overline{AB5} \cdot \overline{AB6} \cdot \overline{AB7} \cdot \overline{AB8} \cdot \overline{AB9} \cdot \overline{ABA} \cdot \overline{ABB} \cdot \overline{ABC} \cdot \overline{ABD} \cdot \overline{ABE} \cdot \overline{ABF}$

Port 1 = $\overline{AB0} \cdot \overline{AB1} \cdot \overline{AB2} \cdot \overline{AB3} \cdot \overline{AB4} \cdot \overline{AB5} \cdot \overline{AB6} \cdot \overline{AB7} \cdot \overline{AB8} \cdot \overline{AB9} \cdot \overline{ABA} \cdot \overline{ABB} \cdot \overline{ABC} \cdot \overline{ABD} \cdot \overline{ABE} \cdot \overline{ABF}$

The above example shows address decoding for memory locations IF78_H and IF79_H. The equation terms could be changed to accommodate any 16-bit address.

PLANT™ INPUT FILE

```

title   Memory mapped I/O address decoder
pattern MEMORY
revision A
author  Tarif Engineer
company National Semiconductor Corporation
Date    11/28/1989

```

```
chip MUP PAL16L2
```

```

; pin 1  2  3  4  5  6  7  8  9  10
      AB0 AB1 AB2 AB3 AB4 AB5 AB6 AB7 AB8 GND
; pin 11 12 13 14 15 16 17 18 19 20
      AB9 ABA ABB ABC /PORT1 /PORT0 ABD ABE ABF VCC
equations

```

```

PORT0 = /AB0 * /AB1 * /AB2 * AB3 * AB4 * AB5 * AB6 * /AB7 * AB8 * AB9
        * ABA * ABB * ABC * /ABD * /ABE * /ABF
PORT1 = AB0 * /AB1 * /AB2 * AB3 * AB4 * AB5 * AB6 * /AB7 * AB8 * AB9
        * ABA * ABB * ABC * /ABD * /ABE * /ABF

```

```
; end of MEMORY
```

TL/L/9991-18

7.3 Memory-Mapped I/O Address Decoder (Continued)

PLAN™ JEDEC FILE

```

PAL16L2
title   Memory mapped I/O address decoder
pattern MEMORY
revision A
author  Tarif Engineer
company National Semiconductor Corporation
Date    11/28/1989
    
```

Document file for MEMORY.INP
Device: 16L2

```


*
QF0512*QP20*F0*
L0000
1010101001100110010101010110010101
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
L0256
10011010011001100101010110010101
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000*
C0420*
0000
    
```

Pin	Label	Type
---	----	----
1	AB0	com input
2	AB1	com input
3	AB2	com input
4	AB3	com input
5	AB4	com input
6	AB5	com input
7	AB6	com input
8	AB7	com input
9	AB8	com input
10	GND	ground pin
11	AB9	com input
12	ABA	com input
13	ABB	com input
14	ABC	com input
15	PORT1	neg,com output
16	PORT0	neg,com output
17	ABD	com input
18	ABE	com input
19	ABF	com input
20	VCC	power pin

TL/L/9991-36

TL/L/9991-21

Chip Diagram (DIP)



TL/L/9991-58

7.3 Memory-Mapped I/O Address Decoder (Continued)




FIGURE 7.3.2. PAL16L2 Logic Diagram Showing Address Decoder Fuse Pattern

TL/L/9991-22

7.4 Quad 4-to-1 Multiplexer

DESCRIPTION

Widely used in computer and data communications circuits, multiplexers route one of several input banks to an output, based on the condition of select inputs. This particular version has 4 input banks, each 4-bits wide (Figure 7.4.1); therefore, two select lines are required to choose 1 of 4 inputs, as shown in the function table of Figure 7.4.2. Possible applications for our multiplexer include bus selection in a multibus computer environment, or data manipulation in an arithmetic/logic circuit.

With a total of 16 multiplexer inputs and two Select inputs, this design is well suited for the GAL20V8. The pinout chosen for this example is shown in Figure 7.4.3; actual pin placement of the multiplexer outputs is not critical since the versatility of the GAL20V8 allows the designer to choose that combination of output pins that best suits the board layout. The device was programmed using ABEL; the logic design input files are shown in Figure 7.4.4, with reduced equations shown in the document-generator file of Figure 7.4.5. The 'fuse' map is shown in Figure 7.4.6.

S ₁	S ₀	A _{OUT}	B _{OUT}	C _{OUT}	D _{OUT}
0	0	A ₀	B ₀	C ₀	D ₀
0	1	A ₁	B ₁	C ₁	D ₁
1	0	A ₂	B ₂	C ₂	D ₂
1	1	A ₃	B ₃	C ₃	D ₃

FIGURE 7.4.2. Function Table




FIGURE 7.4.1. Block Diagram

TL/L/9991-23




FIGURE 7.4.3. Pinout Diagram

TL/L/9991-24

7.4 Quad 4-to-1 Multiplexer (Continued)

```

module quad_4to1_mux

title 'ABEL INPUT FILE
      Quad 4 to 1 Multiplexer in a GAL20V8
      National Semiconductor
      April 17, 1986
      Joe Eng'

"device declaration

      "location      keyword      device code
      U8             device       'P20V8S';

"pin declaration

      "inputs
      A0,A1,A2,A3   pin 1,2,3,4;
      B0,B1,B2,B3   pin 5,6,7,8;
      C0,C1,C2,C3   pin 9,10,11,13;
      D0,D1,D2,D3   pin 14,15,16,17;

      "outputs
      Aout,Bout,Cout,Dout  pin 21,20,19,18;

      "control
      S0,S1  pin 22,23;

equations

      Aout = (!S1 & !S0 & A0) # (!S1 & S0 & A1) #
             (S1 & !S0 & A2) # (S1 & S0 & A3);

      Bout = (!S1 & !S0 & B0) # (!S1 & S0 & B1) #
             (S1 & !S0 & B2) # (S1 & S0 & B3);

      Cout = (!S1 & !S0 & C0) # (!S1 & S0 & C1) #
             (S1 & !S0 & C2) # (S1 & S0 & C3);

      Dout = (!S1 & !S0 & D0) # (!S1 & S0 & D1) #
             (S1 & !S0 & D2) # (S1 & S0 & D3);

test_vectors

      ({S1,S0,A0,A1,A2,A3,B0,B1,B2,B3,C0,C1,C2,C3,D0,D1,D2,D3} ->
      {Aout,Bout,Cout,Dout})

" S S A      A B      B C      C D      D      outputs
" 1 0 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3      A B C D

      " select
[0,0,1,0,0,0,0,1,0,0,0,0,1,0,0,0,0,1] -> [1,0,0,0]; "A0,B0,C0,D0
[0,1,1,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,1] -> [0,1,0,0]; "A1,B1,C1,D1
[1,0,1,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,1] -> [0,0,1,0]; "A2,B2,C2,D2
[1,1,1,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,1] -> [0,0,0,1]; "A3,B3,C3,D3

[0,0,1,1,1,0,1,1,0,1,1,0,1,1,0,1,1,1,1] -> [1,1,1,0]; "A0,B0,C0,D0
[0,1,1,1,1,0,1,1,0,1,1,0,1,1,0,1,1,1,1] -> [1,1,0,1]; "A1,B1,C1,D1
[1,0,1,1,1,0,1,1,0,1,1,0,1,1,0,1,1,1,1] -> [1,0,1,1]; "A2,B2,C2,D2
[1,1,1,1,1,0,1,1,0,1,1,0,1,1,0,1,1,1,1] -> [0,1,1,1]; "A3,B3,C3,D3

```

FIGURE 7.4.4. ABEL Input File

TL/L/9991-25

7.4 Quad 4-to-1 Multiplexer (Continued)

ABEL(tm) Version 1.19 - Document Generator
Quad 4 to 1 Multiplexer in a GAL20V8 April 17, 1986
National Semiconductor Joe Eng
Equations for Module quad_4to1_mux

Device U8

Reduced Equations:

```
Aout = (A0 & !S0 & !S1  
        # A1 & S0 & !S1  
        # A2 & !S0 & S1  
        # A3 & S0 & S1);
```

```
Bout = (B0 & !S0 & !S1  
        # B1 & S0 & !S1  
        # B2 & !S0 & S1  
        # B3 & S0 & S1);
```

```
Cout = (C0 & !S0 & !S1  
        # C1 & S0 & !S1  
        # C2 & !S0 & S1  
        # C3 & S0 & S1);
```

```
Dout = (D0 & !S0 & !S1  
        # D1 & S0 & !S1  
        # D2 & !S0 & S1  
        # D3 & S0 & S1);
```


FIGURE 7.4.5. Reduced ABEL Equations

TL/L/9991-26

7.5 Dual 8-to-1 Multiplexer

The Dual 8:1 Mux selects one of eight inputs, D0 through D7, specified by three binary select inputs, A, B and C. The true data is output on Y when strobed by S. The circuit is implemented using a PAL20L2.

LOGIC SYMBOL




TL/L/0991-28

FUNCTION TABLE

Inputs				Output
Select			Strobe	Y
C	B	A	S	
X	X	X	H	H
L	L	L	L	D0
L	L	H	L	D1
L	H	L	L	D2
L	H	H	L	D3
H	L	L	L	D4
H	L	H	L	D5
H	H	L	L	D6
H	H	H	L	D7

7.5 Dual 8-to-1 Multiplexer (Continued)

LOGIC DIAGRAM



TL/L/9991-29

7.5 Dual 8-to-1 Multiplexer (Continued)

PLAN™ INPUT FILE

```

title    DUAL 8 to 1 multiplexer
pattern  mux8t1
revision A
author   Tarif Engineer
company  National Semiconductor Corporation
Date     11/15/1989

```

```
chip mux8t1 PAL20L2
```

```

; pin 1  2  3  4  5  6  7  8  9  10  11  12
      1D0 1D1 1D2 1D3 1D4 1D5 1D6 1D7 2D0 2D1 2D2 GND
; pin 13 14 15 16 17 18 19 20 21 22 23 24
      2D3 2D4 2D5 2D6 2D7 2Y 1Y S C B A VCC
equations

```

```

/1Y = /1D0 * /C * /B * /A * /S
      + /1D1 * /C * /B * A * /S
      + /1D2 * /C * B * /A * /S
      + /1D3 * /C * B * A * /S
      + /1D4 * C * /B * /A * /S
      + /1D5 * C * /B * A * /S
      + /1D6 * C * B * /A * /S
      + /1D7 * C * B * A * /S

```

```

/2Y = /2D0 * /C * /B * /A * /S
      + /2D1 * /C * /B * A * /S
      + /2D2 * /C * B * /A * /S
      + /2D3 * /C * B * A * /S
      + /2D4 * C * /B * /A * /S
      + /2D5 * C * /B * A * /S
      + /2D6 * C * B * /A * /S
      + /2D7 * C * B * A * /S

```

```
; end of mux8t1
```

TL/L/9991-F0


7.5 Dual 8-to-1 Multiplexer (Continued)

Document file for 2MUX.INP
Device: 20L2

Pin	Label	Type
1	1D0	com input
2	1D1	com input
3	1D2	com input
4	1D3	com input
5	1D4	com input
6	1D5	com input
7	1D6	com input
8	1D7	com input
9	2D0	com input
10	2D1	com input
11	2D2	com input
12	GND	ground pin
13	2D3	com input
14	2D4	com input
15	2D5	com input
16	2D6	com input
17	2D7	com input
18	2Y	neg,com output
19	1Y	neg,com output
20	S	com input
21	C	com input
22	B	com input
23	A	com input
24	VCC	power pin

TL/L/9991-F4

Chip Diagram (DIP)




TL/L/9991-53

7.6 16-to-1 Multiplexer

The 16:1 Mux selects one of sixteen inputs, E0 through E15, specified by four binary select inputs, A, B, C and D. The true data is output on Y and the inverted data on W. The circuit is implemented using a PAL20C1.

LOGIC SYMBOL



FUNCTION TABLE

Input Select				Output	
D	C	B	A	W	Y
L	L	L	L	$\overline{E0}$	E0
L	L	L	H	$\overline{E1}$	E1
L	L	H	L	$\overline{E2}$	E2
L	L	H	H	$\overline{E3}$	E3
L	H	L	L	$\overline{E4}$	E4
L	H	L	H	$\overline{E5}$	E5
L	H	H	L	$\overline{E6}$	E6
L	H	H	H	$\overline{E7}$	E7
H	L	L	L	$\overline{E8}$	E8
H	L	L	H	$\overline{E9}$	E9
H	L	H	L	$\overline{E10}$	E10
H	L	H	H	$\overline{E11}$	E11
H	H	L	L	$\overline{E12}$	E12
H	H	L	H	$\overline{E13}$	E13
H	H	H	L	$\overline{E14}$	E14
H	H	H	H	$\overline{E15}$	E15

7.6 16-to-1 Multiplexer (Continued)

PLANT[™] INPUT FILE

```

title 16 to 1 multiplexer
pattern mux16T1
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/15/1989

```

```
chip mux16T1 PAL20C1
```

```

; pin 1 2 3 4 5 6 7 8 9 10 11 12
      E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 GND
; pin 13 14 15 16 17 18 19 20 21 22 23 24
      E11 E12 E13 E14 E15 W Y D C B A VCC
equations

```

```

Y = E0 * /D * /C * /B * /A
  + E1 * /D * /C * /B * A
  + E2 * /D * /C * B * /A
  + E3 * /D * /C * B * A
  + E4 * /D * C * /B * /A
  + E5 * /D * C * /B * A
  + E6 * /D * C * B * /A
  + E7 * /D * C * B * A
  + E8 * D * /C * /B * /A
  + E9 * D * /C * /B * A
  + E10* D * /C * B * /A
  + E11* D * /C * B * A
  + E12* D * C * /B * /A
  + E13* D * C * /B * A
  + E14* D * C * B * /A
  + E15* D * C * B * A

```

```
; end of mux16T1
```

TL/L/9991-F2


7.6 16-to-1 Multiplexer (Continued)

Document file for MUX16T1
Device: 20C1

Pin	Label	Type
1	E0	com input
2	E1	com input
3	E2	com input
4	E3	com input
5	E4	com input
6	E5	com input
7	E6	com input
8	E7	com input
9	E8	com input
10	E9	com input
11	E10	com input
12	GND	ground pin
13	E11	com input
14	E12	com input
15	E13	com input
16	E14	com input
17	E15	com input
18	W	unused
19	Y	pos,com output
20	D	com input
21	C	com input
22	B	com input
23	A	com input
24	VCC	power pin

TL/L/9991-F5

Chip Diagram (DIP)



TL/L/9991-54

7.7 7-Bit Counter with Parallel Load

DESCRIPTION

In this example, a GAL20V8 implements a seven-bit counter with asynchronous carry-out and load functions. As illustrated in the block diagram (Figure 7.7.1) and pinout diagram (Figure 7.7.2), the carry-in and carry-out pins make the counter fully cascadable to form larger counters. The CUPL design input files are shown in Figure 7.7.3, and simulation files in Figure 7.7.4. Note that the counter requires seven registers and one asynchronous output, taking full advantage of the generic architecture of the GAL20V8.




FIGURE 7.7.1. Block Diagram

TL/L/9991-37




FIGURE 7.7.2. Pinout Diagram

TL/L/9991-38

7.7 7-Bit Counter with Parallel Load (Continued)

```

/*****
/*
/*          CUPL INPUT FILE          */
/*          DESIGN INPUT FOR 7-BIT COUNTER          */
/*
/*****
/*          ALLOWABLE TARGET DEVICE:  GAL20V8          */
/*****
PARTNO      7BITCNT ;
NAME        7-BIT COUNTER ;
REV         01 ;
DATE        10/08/85 ;
DESIGNER    Joe Engineer;
COMPANY     National Semiconductor;
ASSEMBLY    3A-27 ;
LOCATION     U06 ;

PIN 1 = CLK ;          /* CLOCK INPUT */
PIN 2 = D0 ;          /* DATA0 INPUT */
PIN 3 = D1 ;          /* DATA1 INPUT */
PIN 4 = D2 ;          /* DATA2 INPUT */
PIN 5 = D3 ;          /* DATA3 INPUT */
PIN 6 = D4 ;          /* DATA4 INPUT */
PIN 7 = D5 ;          /* DATA5 INPUT */
PIN 8 = D6 ;          /* DATA6 INPUT */
PIN 9 = LD ;          /* LOAD CONTROL */
PIN 10 = CLEAR;      /* ASYNCHRONOUS CARRY-IN */

PIN 13 = !OE ;       /* OUTPUT ENABLE */
PIN 15 = CARRYOUT ;
PIN 16 = Q6 ;        /* COUNTER MSB */
PIN 17 = Q5 ;
PIN 18 = Q4 ;
PIN 19 = Q3 ;
PIN 20 = Q2 ;
PIN 21 = Q1 ;
PIN 22 = Q0 ;        /* COUNTER LSB */
PIN 23 = CARRYIN ;  /* CARRY-IN FOR CASCADING */

```

FIGURE 7.7.3. CUPL Design Input File

TL/L/9991-39

7.7 7-Bit Counter with Parallel Load (Continued)

```

Q0.D = (LD & D0                                /* LOAD D0 */
        # !LD & !Q0 & CARRYIN) & !CLEAR;      /* TOGGLE */

Q1.D = (LD & D1                                /* LOAD D1 */
        # !LD& !Q1 & Q0 & CARRYIN            /* TOGGLE */
        # !LD& Q1 & !Q0) & !CLEAR;           /* HOLD */

Q2.D = (LD & D2                                /* LOAD D2 */
        # !LD& !Q2 & Q1 & Q0 & CARRYIN      /* TOGGLE */
        # !LD& Q2 & !Q1                      /* HOLD */
        # !LD& Q2 & !Q0) & !CLEAR;          /* HOLD */

Q3.D = (LD & D3                                /* LOAD D3 */
        # !LD& !Q3 & Q2 & Q1 & Q0 & CARRYIN /* TOGGLE */
        # !LD& Q3 & !Q2                      /* HOLD */
        # !LD& Q3 & !Q1                      /* HOLD */
        # !LD& Q3 & !Q0) & !CLEAR;          /* HOLD */

Q4.D = (LD & D4                                /* LOAD D4 */
        # !LD& !Q4& Q3 & Q2 & Q1 & Q0 & CARRYIN /* TOGGLE */
        # !LD& Q4 & !Q3                      /* HOLD */
        # !LD& Q4 & !Q2                      /* HOLD */
        # !LD& Q4 & !Q1                      /* HOLD */
        # !LD& Q4 & !Q0) & !CLEAR;          /* HOLD */

Q5.D = (LD & D5                                /* LOAD D5 */
        # !LD& !Q5& Q4 & Q3 & Q2 & Q1 & Q0   /* TOGGLE */
        & CARRYIN                             /* TOGGLE */
        # !LD& Q5 & !Q4                      /* HOLD */
        # !LD& Q5 & !Q3                      /* HOLD */
        # !LD& Q5 & !Q2                      /* HOLD */
        # !LD& Q5 & !Q1                      /* HOLD */
        # !LD& Q5 & !Q0) & !CLEAR;          /* HOLD */

Q6.D = (LD & D6                                /* LOAD D6 */
        # !LD& !Q6& Q5 & Q4 & Q3 & Q2 & Q1 & Q0 /* TOGGLE */
        & CARRYIN                             /* TOGGLE */
        # !LD& Q6 & !Q5                      /* HOLD */
        # !LD& Q6 & !Q4                      /* HOLD */
        # !LD& Q6 & !Q3                      /* HOLD */
        # !LD& Q6 & !Q2                      /* HOLD */
        # !LD& Q6 & !Q1                      /* HOLD */
        # !LD& Q6 & !Q0) & !CLEAR;          /* HOLD */

CARRYOUT = !LD & Q6 & Q5 & Q4 & Q3 & Q2 & Q1 & Q0
          & CARRYIN;                          /* CARRY-OUT */

```

FIGURE 7.7.3. CUPL Design Input File (Continued)

TL/L/9991-40

7.7 7-Bit Counter with Parallel Load (Continued)

```

/*****
/*
/*          CUPL INPUT FILE
/*          SIMULATION FOR 7-BIT COUNTER
/*
/*****
/*          ALLOWABLE TARGET DEVICE: GAL20V8
/*****
PARTNO      7BITCNT ;
NAME        7-BIT COUNTER ;
REV         01 ;
DATE        10/08/85 ;
DESIGNER    Joe Engineer;
COMPANY     National Semiconductor;
ASSEMBLY    3A-27 ;
LOCATION     U06 ;

ORDER:

CLK, !OE, CLEAR, LD, CARRYIN, D6, D5, D4, D3, D2, D1, D0, Q6,
Q5, Q4, Q3, Q2, Q1, Q0, CARRYOUT;

VECTORS:

$msg"
$msg" C ! C C C O ";
$msg" L O L L I DDDDDDD QQQQQQ U ";
$msg" K E R D N 6543210 6543210 T ";
$msg" ----- " ;
0 1 X X X XXXXXXX ZZZZZZ X /* TEST HI-Z */
C 0 1 X X XXXXXXX LLLLLL L /* TEST CLEAR */
C 0 0 1 X 1111111 HHHHHH L /* LOAD ONES */
C 0 0 1 X 0000000 LLLLLL L /* LOAD ZEROS */
C 0 0 0 1 XXXXXXX LLLLLL L /* COUNT=1 */
C 0 0 0 1 XXXXXXX LLLLLL L /* COUNT=2 */
C 0 0 0 1 XXXXXXX LLLLLH L /* COUNT=3 */
C 0 0 0 1 XXXXXXX LLLHL L /* COUNT=4 */
C 0 0 0 1 XXXXXXX LLLHLH L /* COUNT=5 */
C 0 0 0 1 XXXXXXX LLLHHL L /* COUNT=6 */
C 0 0 0 1 XXXXXXX LLLHHH L /* COUNT=7 */
C 0 0 0 1 XXXXXXX LLLHLL L /* COUNT=8 */
C 0 0 0 1 XXXXXXX LLLHLH L /* COUNT=9 */
C 0 0 0 1 XXXXXXX LLLHL L /* COUNT=10 */
C 0 0 0 1 XXXXXXX LLLHLH L /* COUNT=11 */
C 0 0 0 1 XXXXXXX LLLHLL L /* COUNT=12 */
C 0 0 0 1 XXXXXXX LLLHHL L /* COUNT=13 */
C 0 0 0 1 XXXXXXX LLLHHL L /* COUNT=14 */
C 0 0 0 1 XXXXXXX LLLHHH L /* COUNT=15 */
C 0 0 0 1 XXXXXXX LLHLLL L /* COUNT=16 */
C 0 0 0 1 XXXXXXX LLHLLL L /* COUNT=17 */
C 0 0 0 1 XXXXXXX LLHLLH L /* COUNT=18 */
C 0 0 0 1 XXXXXXX LLHLLH L /* COUNT=19 */
C 0 0 0 1 XXXXXXX LLHLHL L /* COUNT=20 */
C 0 0 0 1 XXXXXXX LLHLHL L /* COUNT=21 */
C 0 0 0 1 XXXXXXX LLHLHL L /* COUNT=22 */
C 0 0 0 1 XXXXXXX LLHLHH L /* COUNT=23 */
C 0 0 0 1 XXXXXXX LLHLLL L /* COUNT=24 */
C 0 0 0 1 XXXXXXX LLHLLH L /* COUNT=25 */
C 0 0 0 1 XXXXXXX LLHLLH L /* COUNT=26 */
C 0 0 0 1 XXXXXXX LLHLLH L /* COUNT=27 */
C 0 0 0 1 XXXXXXX LLHLLH L /* COUNT=28 */
C 0 0 0 1 XXXXXXX LLHLLH L /* COUNT=29 */
C 0 0 0 1 XXXXXXX LLHHHL L /* COUNT=30 */
C 0 0 0 1 XXXXXXX LLHHHH L /* COUNT=31 */
C 0 0 0 1 XXXXXXX LHLLLL L /* COUNT=32 */
C 0 0 0 1 XXXXXXX LHLLLL L /* COUNT=33 */
C 0 0 1 X 0111111 LHHHHH L /* LOAD=63 TO OBSERVE MSB TGGLE */
C 0 0 0 1 XXXXXXX HLLLLL L /* COUNT=64, OBSERVE MSB */
C 0 0 0 1 XXXXXXX HLLLLL L /* COUNT=65, OBSERVE MSB */
C 0 0 1 X 1111110 HHHHHH L /* LOAD=126 TO OBSERVE CARRY */
C 0 0 0 1 XXXXXXX HHHHHH H /* COUNT=127, OBSERVE CARRY */
C 0 0 0 1 XXXXXXX LLLLLL L /* COUNT=0, OBSERVE CARRY */

```

TL/L/9991-50

FIGURE 7.4. CUPL Simulation File

7.8 10-Bit Up/Down Counter


The ten-bit up/down counter can count up, count down, set all output to high, disable the output (high impedance), and load 2 LSB's, 2 MSB's and 6 middle bits high or low as a group. All operations are synchronous with the rising edge of the clock. SET overrides LOAD, COUNT and HOLD. LOAD overrides COUNT and HOLD.

C_{IN} enable counting operation or hold it. COUNT Up or Down depend on \overline{UP} signal.

All outputs are enabled when \overline{OE} is low, otherwise HIGH-Z.

This circuit is implemented using a PAL20X10, with the exclusive-or function the PAL20X10 facilitates design of counter and state sequences with minimum propagation delay. The PAL20X10 offers an efficient means of implementing counters. Normal PAL & PLA implementation would require addition terms for the XOR functions. Having 10 output the PAL20X10 supersedes 20 and 24 medium PAL's in this specific application. On power up all registers are reset to simplify sequential circuit design.

LOGIC SYMBOL



Pinout


TL/L/9991-51

FUNCTION TABLE

\overline{OE}	CK	SET	LD	CNT	C_{IN}	\overline{UP}	D9-D0	Q9-Q0	Operation
H	X	X	X	X	X	X	X	Z	Hi-Z
L	\uparrow	H	X	X	X	X	X	H	Set all HIGH
L	\uparrow	L	L	X	X	X	D	D	LOAD D
L	\uparrow	L	H	H	X	X	X	Q	HOLD
L	\uparrow	L	H	L	H	X	X	Q	HOLD
L	\uparrow	L	H	L	L	L	X	Q plus 1	Count UP
L	\uparrow	L	H	L	L	H	X	Q minus 1	Count DN

7.8 10-Bit Up/Down Counter (Continued)

LOGIC DIAGRAM



TL/L/9991-52

7.8 10-Bit Up/Down Counter (Continued)

PLAN™ INPUT FILE

```

title 10-BIT SYNCHRONOUS UP/DOWN COUNTER
pattern COUNTER
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/17/1989
chip COUNTER PAL20X10
; pin 1 2 3 4 5 6 7 8 9 10 11 12
      CLK D0 D1 D2D7 /LD /CNT /UP SET DB /CIN D9 GND
; pin 13 14 15 16 17 18 19 20 21 22 23 24
      /OE Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 VCC

equations

/Q0 := /Q0*LD */SET
      + /LD*/SET*/D0
      $ LD */CIN*/SET*/CNT*UP
      + LD */CIN*/SET*/CNT*/UP

/Q1 := /Q1*LD */SET
      + /LD*/SET*/D1
      $ LD */CIN*/SET*/CNT*UP */Q0
      + LD */CIN*/SET*/CNT*/UP* Q0

/Q2 := /Q2*LD */SET
      + /LD*/SET*/D2D7
      $ LD */CIN*/SET*/CNT*UP */Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q1* Q0

/Q3 := /Q3*LD */SET
      + /LD*/SET*/D2D7
      $ LD */CIN*/SET*/CNT*UP */Q2*/Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q2* Q1* Q0

/Q4 := /Q4*LD */SET
      + /LD*/SET*/D2D7
      $ LD */CIN*/SET*/CNT*UP */Q3*/Q2*/Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q3* Q2* Q1* Q0

/Q5 := /Q5*LD */SET
      + /LD*/SET*/D2D7
      $ LD */CIN*/SET*/CNT*UP */Q4*/Q3*/Q2*/Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q4* Q3* Q2* Q1* Q0

/Q6 := /Q6*LD */SET
      + /LD*/SET*/D2D7
      $ LD */CIN*/SET*/CNT*UP */Q5*/Q4*/Q3*/Q2*/Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q5* Q4* Q3* Q2* Q1* Q0

/Q7 := /Q7*LD */SET
      + /LD*/SET*/D2D7
      $ LD */CIN*/SET*/CNT*UP */Q6*/Q5*/Q4*/Q3*/Q2*/Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q6* Q5* Q4* Q3* Q2* Q1* Q0

/Q8 := /Q8*LD */SET
      + /LD*/SET*/DB
      $ LD */CIN*/SET*/CNT*UP */Q7*/Q6*/Q5*/Q4*/Q3*/Q2*/Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q7* Q6* Q5* Q4* Q3* Q2* Q1* Q0

/Q9 := /Q9*LD */SET
      + /LD*/SET*/D9
      $ LD */CIN*/SET*/CNT*UP */Q8*/Q7*/Q6*/Q5*/Q4*/Q3*/Q2*/Q1*/Q0
      + LD */CIN*/SET*/CNT*/UP* Q8* Q7* Q6* Q5* Q4* Q3* Q2* Q1* Q0

```

TL/L/9991-F6

7.8 10-Bit Up/Down Counter

PLANT™ JEDEC FILE

```

PAL20X10
title 10-BIT SYNCHRONOUS UP/DOWN COUNTER
pattern COUNTER
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/17/1989
*

```

```

QF1600*QP24*F0*
L0000
11101111111101111111111101111111111111111
10111111111011111111111101111111111111111
111111111111011011110111011111111101111111
111111111111011011101111011111111101111111*
L0160
111111011111011111111111101111111111111111
111101111110111111111111101111111111111111
1110111111110110111101110111111111011111111
1101111111110110111011110111111111101111111*
L0320
11111111110101111111111101111111111111111
11111111010111111111111101111111111111111
1110110111110110111101110111111111011111111
110111011111011011101111011111111101111111*
L0480
11111111111101011111111101111111111111111
11111111010111111111111101111111111111111
1110110111010110111101110111111111011111111
11011101110110111011110111111111101111111*
L0640
11111111111101111111110111111111111111111
11111111011011111111111101111111111111111
11101101110101001111011101111111011111111
1101110111010010111011110111111101111111*
L0800
11111111111101111111111101011111111111111
11111111011011111111111101111111111111111
11101101110101001101011101111111011111111
1101110111010010101011110111111101111111*
L0960
11111111111101111111111111010111111111111
11111111011011111111111101111111111111111
11101110111010100110101010111110111111111
11011101110100101010101111111101111111*
L1120
11111111111101111111111111011111011111111
11111111011011111111111111011111111111111
11101110111010100110101010101111011111111
11011101110100101010101011111101111111*
L1280
11111111111101111111111111011111111101111
11111111111101111111111111011101111111111
11101110111010100110101010101110011111111
110111011101001010101010100111010111111*
L1440
11111111111101111111111111011111111111110
111111111111011111111111110111111111111011
11101110111010100110101010101110011011111
11011101110100101010101001110101011111*
CAD3E*
0000

```

TL/L/9991-F7

7.8 8-Bit Cascadable Shift Register


Document file for CNT10B.INP

Device: 20X10

Pin	Label	Type
---	-----	-----
1	CLK	clock pin
2	D0	com input
3	D1	com input
4	D2D7	com input
5	LD	com input
6	CNT	com input
7	UP	com input
8	SET	com input
9	D8	com input
10	CIN	com input
11	D9	com input
12	GND	ground pin
13	OE	enable pin
14	Q9	neg, reg, xor feedback
15	Q8	neg, reg, xor feedback
16	Q7	neg, reg, xor feedback
17	Q6	neg, reg, xor feedback
18	Q5	neg, reg, xor feedback
19	Q4	neg, reg, xor feedback
20	Q3	neg, reg, xor feedback
21	Q2	neg, reg, xor feedback
22	Q1	neg, reg, xor feedback
23	Q0	neg, reg, xor feedback
24	VCC	power pin

TL/L/9991-F8

Chip Diagram (DIP)




TL/L/9991-59

7.9 8-Bit Equality Comparator


The equality comparator takes two 8-bit data words as inputs and produces one combinatorial output (EQ) which becomes active when the two input words match. Due to the large number of product terms required to implement this function, a PAL16C1 is the appropriate device to use. The complement output (NE) is also provided.

PINOUT



TL/L/9991-G0

LOGIC DIAGRAM



TL/L/9991-G1

Note: To express this function in the sum-of-products form required by the PAL16C1, it is necessary to apply the identity function

$$X \oplus Y = X\bar{Y} + \bar{X}Y$$

as well as DeMorgan's Theorem

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

to the above logic definition.

PLAN™ INPUT FILE

```

title 8 bit comparator
pattern com8b
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/28/1989

```

```
chip com8b PAL16c1
```

```

; pin 1  2  3  4  5  6  7  8  9  10  11  12
      B0 A0 A1 A2 A3 A4 A5 A6 A7 GND
; PIN 11 12 13 14 15 16 17 18 19 20
      B7 B6 B5 B4 EQ NEQ B3 B2 B1 VCC

```

```
equations
```

```

NEQ = A0 * /B0 + /A0 * B0
      + A1 * /B1 + /A1 * B1
      + A2 * /B2 + /A2 * B2
      + A3 * /B3 + /A3 * B3
      + A4 * /B4 + /A4 * B4
      + A5 * /B5 + /A5 * B5
      + A6 * /B6 + /A6 * B6
      + A7 * /B7 + /A7 * B7

```

```
; end of com8b
```

TL/L/9991-F9

Chip Diagram (DIP)
Document file for CMPR8B.INP
Device: 16C1

Pin	Label	Type
---	-----	----
1	B0	com input
2	A0	com input
3	A1	com input
4	A2	com input
5	A3	com input
6	A4	com input
7	A5	com input
8	A6	com input
9	A7	com input
10	GND	ground pin
11	B7	com input
12	B6	com input
13	B5	com input
14	B4	com input
15	EQ	unused
16	NEQ	pos, com output
17	B3	com input
18	B2	com input
19	B1	com input
20	VCC	power pin

TL/L/9991-G3


7.10 8-Bit Barrel Shifter

DESCRIPTION

The barrel shifter (*Figure 7.10.1*) is a specialized shift register that rotates data a selectable number of bit positions out of the most-significant bit and back into the least-significant bit—thus the name. Typical applications of a barrel shifter are floating-point arithmetic and display rotation on a graphics terminal.

Since our barrel shifter has 8 data inputs and 8 registered outputs, as well as control signals, the GAL20V8 is the PLD of choice. The shift-select inputs (S_0, S_1, S_2) determine the number of positions shifted, as described in the function table of *Figure 7.10.2*. The block diagram is shown in *Figure 7.10.3*, and the pinout in *Figure 7.10.4*. The clock (CLK) input gates input data synchronously to the output registers, and the output enable (OE) allows TRI-STATE® buffering of the Q outputs. The one remaining input is used for a reset (RS) function.

The ABEL design input files shown in *Figure 7.10.5* may appear tedious, but simply enumerate the eight different bit-shift possibilities for each output.




TL/L/9991-55

FIGURE 7.10.1. Barrel Shift Rotation


S_2	S_1	S_0	Q_7	Q_6	Q_5	Q_4	Q_3	Q_2	Q_1	Q_0
0	0	0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	1	D_6	D_5	D_4	D_3	D_2	D_1	D_0	D_7
0	1	0	D_5	D_4	D_3	D_2	D_1	D_0	D_7	D_6
0	1	1	D_4	D_3	D_2	D_1	D_0	D_7	D_6	D_5
1	0	0	D_3	D_2	D_1	D_0	D_7	D_6	D_5	D_4
1	0	1	D_2	D_1	D_0	D_7	D_6	D_5	D_4	D_3
1	1	0	D_1	D_0	D_7	D_6	D_5	D_4	D_3	D_2
1	1	1	D_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1

FIGURE 7.10.2. Function Table



TL/L/9991-56

FIGURE 7.10.3. Block Diagram



TL/L/9991-57

FIGURE 7.10.4. Pinout Diagram

7.10 8-Bit Barrel Shifter (Continued)

```

module barrel_shifter_8;

title 'ABEL INPUT FILE
      8-bit Barrel Shifter in a GAL20V8           April 16, 1986
      National Semiconductor                       Joe Eng'

"device declaration

      "location      keyword      device code
        U9           device       'P20V8R' ;

"pin declaration

"inputs
D7,D6,D5,D4,D3,D2,D1,D0 pin 4,5,6,7,8,9,10,11;
CLK           pin 1;

"outputs
Q7,Q6,Q5,Q4,Q3,Q2,Q1,Q0 pin 22,21,20,19,18,17,16,15;

"control
S2,S1,S0 pin 23,2,3;    " selects 0-7 bit shift
RS       pin 14;        " resets all outputs to 0
OE       pin 13;        " output enable

"constant declaration

X = .X;                " simplify 'don't care' constant
C = .C;                " simplify 'clock' constant

```

FIGURE 7.10.5. ABEL Input File

TL/L/9991-45

7.10 8-Bit Barrel Shifter (Continued)

equations

```

Q0 := !RS & ((!S2 & !S1 & !S0 & D0) #
             (!S2 & !S1 & S0 & D7) #
             (!S2 & S1 & !S0 & D6) #
             (!S2 & S1 & S0 & D5) #
             (S2 & !S1 & !S0 & D4) #
             (S2 & !S1 & S0 & D3) #
             (S2 & S1 & !S0 & D2) #
             (S2 & S1 & S0 & D1));

Q1 := !RS & ((!S2 & !S1 & !S0 & D1) #
             (!S2 & !S1 & S0 & D0) #
             (!S2 & S1 & !S0 & D7) #
             (!S2 & S1 & S0 & D6) #
             (S2 & !S1 & !S0 & D5) #
             (S2 & !S1 & S0 & D4) #
             (S2 & S1 & !S0 & D3) #
             (S2 & S1 & S0 & D2));

Q2 := !RS & ((!S2 & !S1 & !S0 & D2) #
             (!S2 & !S1 & S0 & D1) #
             (!S2 & S1 & !S0 & D0) #
             (!S2 & S1 & S0 & D7) #
             (S2 & !S1 & !S0 & D6) #
             (S2 & !S1 & S0 & D5) #
             (S2 & S1 & !S0 & D4) #
             (S2 & S1 & S0 & D3));

Q3 := !RS & ((!S2 & !S1 & !S0 & D3) #
             (!S2 & !S1 & S0 & D2) #
             (!S2 & S1 & !S0 & D1) #
             (!S2 & S1 & S0 & D0) #
             (S2 & !S1 & !S0 & D7) #
             (S2 & !S1 & S0 & D6) #
             (S2 & S1 & !S0 & D5) #
             (S2 & S1 & S0 & D4));

Q4 := !RS & ((!S2 & !S1 & !S0 & D4) #
             (!S2 & !S1 & S0 & D3) #
             (!S2 & S1 & !S0 & D2) #
             (!S2 & S1 & S0 & D1) #
             (S2 & !S1 & !S0 & D0) #
             (S2 & !S1 & S0 & D7) #
             (S2 & S1 & !S0 & D6) #
             (S2 & S1 & S0 & D5));

```

FIGURE 7.10.5. ABEL Input File (Continued)

TL/L/8991-46

7.10 8-Bit Barrel Shifter (Continued)

```

Q5 := !RS & ((!S2 & !S1 & !S0 & D5) #
        (!S2 & !S1 & S0 & D4) #
        (!S2 & S1 & !S0 & D3) #
        (!S2 & S1 & S0 & D2) #
        (S2 & !S1 & !S0 & D1) #
        (S2 & !S1 & S0 & D0) #
        (S2 & S1 & !S0 & D7) #
        (S2 & S1 & S0 & D6));

Q6 := !RS & ((!S2 & !S1 & !S0 & D6) #
        (!S2 & !S1 & S0 & D5) #
        (!S2 & S1 & !S0 & D4) #
        (!S2 & S1 & S0 & D3) #
        (S2 & !S1 & !S0 & D2) #
        (S2 & !S1 & S0 & D1) #
        (S2 & S1 & !S0 & D0) #
        (S2 & S1 & S0 & D7));

Q7 := !RS & ((!S2 & !S1 & !S0 & D7) #
        (!S2 & !S1 & S0 & D6) #
        (!S2 & S1 & !S0 & D5) #
        (!S2 & S1 & S0 & D4) #
        (S2 & !S1 & !S0 & D3) #
        (S2 & !S1 & S0 & D2) #
        (S2 & S1 & !S0 & D1) #
        (S2 & S1 & S0 & D0));

test_vectors ((CLK,OE,RS,S2,S1,S0,D7..D0) -> [Q7..Q0])

" C
" L O R S   S D           D       Q           Q
" K E S 2 1 0 7 6 5 4 3 2 1 0   7 6 5 4 3 2 1 0
[C,0,1,X,X,X,X,X,X,X,X,X,X,X] -> [0,0,0,0,0,0,0,0,0]; " set
[C,0,0,0,0,0,0,0,0,0,0,1,1,1] -> [0,0,0,0,1,1,1,1,1]; " no shift
[C,0,0,0,0,0,1,1,1,1,1,0,0,0] -> [1,1,1,0,0,0,0,0,1]; " shift 1
[C,0,0,0,1,0,0,0,0,0,0,1,1,1] -> [0,0,1,1,1,1,0,0,0]; " 2
[C,0,0,0,1,1,1,1,1,1,0,0,0,0] -> [1,0,0,0,0,0,1,1,1]; " 3
[C,0,0,1,0,0,0,0,0,0,0,1,1,1] -> [1,1,1,1,0,0,0,0,0]; " 4
[C,0,0,1,0,1,1,1,1,1,0,0,0,0] -> [0,0,0,1,1,1,1,0,0]; " 5
[C,0,0,1,1,0,0,0,0,0,0,1,1,1] -> [1,1,0,0,0,0,1,1,1]; " 6
[C,0,0,1,1,1,1,1,1,1,1,0,0,0] -> [0,1,1,1,1,0,0,0,0]; " 7

end barrel_shifter_8

```

FIGURE 7.10.5. ABEL Input File (Continued)

TL/L/9991-47

7.11 Hexadecimal 7-Segment Display Encoder

The increasing use of microcomputers has led to an increased need to display numbers in hexadecimal format (0–9, A–F). Standard drivers for this function are not available, so most applications are forced to use several packages to decode each digit of the display. Since 6 to 12 digits are often being displayed, this approach can become very expensive. This example demonstrates how the hexadecimal display format can be both decoded and the LED indicators driven using a single PAL for each digit of the display.

FUNCTIONAL DESCRIPTION

A hex decoder/lamp driver accepts a four-bit hex digit, converts it to its corresponding seven-segment display code, and activates the appropriate segments on the display. These drivers can be used in both direct-drive and multiplexed display applications. A single PAL can provide both the basic decode/drive functions, and additional useful features as well.

GENERAL DESCRIPTION

Figure 7.11.1 shows three digits of a display system that uses three PALs to implement the complete decoding and display-driving functions. The inputs to each section are a hex code on pins D_0 – D_3 , a ripple blanking signal, an intensity control signal, and a lamp test signal.

The hex codes are decoded to form the seven-segment patterns shown in Table 7.11.1. The input codes, digit represented, and segments driven are as follows:

TABLE 7.11.1. Function Description

D_3	D_2	D_1	D_0	Digit	Segments
0	0	0	0	0	ABCDEF
0	0	0	1	1	BC
0	0	1	0	2	ABDEG
0	0	1	1	3	ABCDG
0	1	0	0	4	BCFG
0	1	0	1	5	ACDFG
0	1	1	0	6	ACDEFG
0	1	1	1	7	ABC
1	0	0	0	8	ABCDEF
1	0	0	1	9	ABCDEF
1	0	1	0	A	ABCEFG
1	0	1	1	B	CDEFG
1	1	0	0	C	ADEF
1	1	0	1	D	BCDEG
1	1	1	0	E	ADEFG
1	1	1	1	F	AEFG

Ripple-blanking input RBI is used to suppress leading zeroes in the display. The signal is propagated from the most significant digit to the least significant digit. If the digit input is zero and RBI is low (indicating that the previous digit is also zero), all segments are left blank and this digit position's ripple-blanking output RBO is set low.

Intensity control signal IC controls the duty cycle of the display driver. When IC is high, all segment drivers are turned off. Pulsing this pin with a duty-cycled signal allows the adjustment of the display's apparent brightness.

Lamp test signal LT lets you check to see if all LED segments are energized.

PAL Device Implementation

the PAL16L8 has both the required I/O pins and the drive current capability to perform as the complete display decoder-driver circuit with seven inputs and eight outputs. The logic equations for this circuit are shown in the listing. One PAL device drives each digit; they may be cascaded without limit. With minor changes, the same logical structure could be used with multiplexer logic to allow a single PAL device to decode and drive multiple digits.

7.11 Hexadecimal 7-Segment Display Encoder (Continued)




FIGURE 7.11.1. Hex Display Decoder-Driver Combinational Logic Diagram

TL/L/9991-64

7.11 Hexadecimal 7-Segment Display Encoder (Continued)

```

title 7-segment display encoder
pattern ENC
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/28/1989

chip ENC PAL16L8

; pin 1 2 3 4 5 6 7 8 9 10
/RB1 D0 D1 D2 D3 IC LT NC NC GND
; pin 11 12 13 14 15 16 17 18 19 20
NC G /RBO F E D C B A VCC

equations
/A = /RBO * /D0 * /D2
+ /RBO * /D0 * D3
+ /RBO * D1 * D2
+ /RBO * D1 * D2 * /D3
+ /RBO * D0 * D2 * /D3
+ /RBO * /D1 * /D2 * D3 + LT
A.TRST = /IC

/B = /RBO * /D2 * /D3
+ /RBO * /D0 * /D2
+ /RBO * /D0 * /D1 * /D3
+ /RBO * D0 * D1 * /D3
+ /RBO * D0 * /D1 * /D3 + LT
B.TRST = IC

/C = /RBO * D0 * /D1
+ /RBO * D0 * /D2
+ /RBO * /D1 * /D2
+ /RBO * D2 * /D3
+ /RBO * /D2 * D3 + LT
C.TRST = IC

/D = /RBO * /D1 * D3
+ /RBO * /D0 * /D2 * /D3
+ /RBO * D0 * D1 * /D2
+ /RBO * /D0 * D1 * D2
+ /RBO * D0 * /D1 * D2 + LT
D.TRST = IC

/E = /RBO * /D0 * /D2
+ /RBO * D2 * D3
+ /RBO * /D0 * D1
+ /RBO * D1 * D3
E.TRST = IC

/F = /RBO * /D0 * /D1
+ /RBO * /D2 * D3
+ /RBO * D1 * D3
+ /RBO * /D0 * D2
+ /RBO * /D1 * D2 * /D3 + LT
F.TRST = IC

/G = /RBO * D1 * /D2
+ /RBO * D0 * D3
+ /RBO * /D2 * D3
+ /RBO * /D0 * D1
+ /RBO * /D1 * D2 * /D3 + LT
G.TRST = /IC

RBO = /D0 * /D1 * /D2 * /D3 * /RB1
RBO.TRST = VCC
; end of ENC

```

TL/L/9991-G4

7.11 Hexadecimal 7-Segment Display Encoder (Continued)

PAL16L8
 title 7-segment display encoder
 pattern ENC
 revision A
 author Tarif Engineer
 company National Semiconductor Corporation
 Date 11/28/1989
 *

```

QF2048*QP20*F0*
L0000
11111111111111111011111111111111
10111111101111111111111111101111
10111111111011111111111111101111
111011101111111111111111101111
11101110111011111111111111101111
01111110111101111111111111101111
11110111011011111111111111101111
111111111111111111111011111111*
L0256
11111111111111111011111111111111
11111111011111111111111110111111
10111111011111111111111111011111
10111011111110111111111111011111
01110111111110111111111111011111
01110111111101111111111111011111
111111111111111110111111111111
000000000000000000000000000000*
L0512
11111111111111111011111111111111
01110111111111111111111110111111
01111111011111111111111110111111
11110111011111111111111110111111
11111110111101111111111110111111
11111111011011111111111110111111
11111111111111111110111111111111
000000000000000000000000000000*
L0768
11111111111111111011111111111111
11110111111101111111111111011111
10111111101110111111111111101111
01110111101111111111111110111111
10110111011111111111111110111111
01110110111111111111111110111111
11111111111111111110111111111111
000000000000000000000000000000*
  
```

```

L1024
11111111111111111011111111111111
1011111110111111111111111110111111
11111111011101111111111111011111
10110111111111111111111111011111
11110111111101111111111111011111
000000000000000000000000000000
000000000000000000000000000000
000000000000000000000000000000*
L1280
11111111111111111011111111111111
1011101111111111111111111110111111
11111111011011111111111111011111
11110111111101111111111111011111
10111111011111111111111111011111
11111011011110111111111111011111
11111111111111111111101111111111
000000000000000000000000000000*
L1536
11111111111111111111111111111111
10011011101110111111111111111111
000000000000000000000000000000
000000000000000000000000000000
000000000000000000000000000000
000000000000000000000000000000
000000000000000000000000000000
000000000000000000000000000000*
L1792
11111111111111111011111111111111
11110111101111111111111111011111
01111111111101111111111111011111
11111111011101111111111111011111
10110111111111111111111111011111
11111011011110111111111111011111
11111111111111111111101111111111
000000000000000000000000000000*
CC1F9*
0000
  
```

TL/L/9991-G6

TL/L/9991-61


7.11 Hexadecimal 7-Segment Display Encoder (Continued)

Document file for ENC.inp
 Device: 16L8

Pin	Label	Type
1	RBI	com input
2	D0	com input
3	D1	com input
4	D2	com input
5	D3	com input
6	IC	com input
7	LT	com input
8	NC	unused
9	NC	unused
10	GND	ground pin
11	NC	unused
12	G	neg, trst, com output
13	RBO	neg, trst, com feedback
14	F	neg, trst, com output
15	E	neg, trst, com output
16	D	neg, trst, com output
17	C	neg, trst, com output
18	B	neg, trst, com output
19	A	neg, trst, com output
20	VCC	power pin

TL/L/9991-62

Chip Diagram (DIP)



TL/L/9991-60

7.11 Hexadecimal 7-Segment Display Encoder (Continued)




FIGURE 7.11.2. PAL16L8 Logic Diagram Showing Lamp Driver Pattern

TL/L/9991-72

7.12 Dual-Port RAM Controller

DESCRIPTION

As an example of the speed and architectural flexibility of the GAL16V8, a dual-port, dynamic-RAM controller capable of controlling four banks of DRAMs is implemented. The design, whose block diagram is shown in *Figure 7.12.1* and state diagrams in *Figures 7.12.2* and *7.12.3*, requires two GAL16V8 devices. The CUPL input listings for each device are shown in *Figures 7.12.4* and *7.12.6*, with respective simulation files shown in *Figures 7.12.5* and *7.12.7*.

The first device, the Controller, is primarily responsible for maintaining the state of the entire circuit. As shown by its state diagram in *Figure 7.12.2*, the Controller normally resides in the IDLE state. It can cycle to any of the states: RFGT (Refresh Grant), RQGTA (Request Grant A), or RQGTB (Request Grant B), depending on the inputs: REFRQ (Refresh Request), MRQA (Memory Request A), or MRQB (Memory Request B).

REFRQ has top priority, since the refresh cycle is of vital importance for DRAM memory retention. MRQA is arbitrarily chosen to have priority over MRQB to avoid bus contention with contiguous requests. Every REQUEST, whether a refresh request or a memory request, must receive an ACK (acknowledge) signal before the Controller will continue to cycle. Once an ACK is received, the Controller will either return to the IDLE state or perform a refresh (if REFRQ is present), and then return to the IDLE state. Cycling between RQGTA and RQGTB is also possible.

The CUPL input file for the Controller, shown in *Figure 7.12.4*, distinguishes output declarations from intermediate variable definitions, which greatly reduce the complexity of declarations. BK₃–BK₀ are intermediate definitions decoded from address lines A₁₇ and A₁₆ to determine which bank

will be selected. RQGTAS, RQGTBS, and RFGTS are also intermediate definitions of Controller state paths. These are used to simplify the final output declarations.

Output declarations for RQGT A, RQGT B, and RFTG are formulated by simply documenting each set of input conditions that causes the Controller to enter each state. ACK is a signal asserted by inputs the Controller receives that acknowledge the end of a memory access.

The second GAL16V8 device, called the Sequencer, is a state counter that asserts the control signals communicating with the DRAM section. Among these signals are: RAD (Row-Address-Data enable), CAD (Column-Address-Data enable), RAS (Row-Address Strobe), CAS (Column-Address Strobe), and ACK (Acknowledge). These signals are asserted when the Sequencer enters the proper state, as shown in the state diagram of *Figure 7.12.3*.

The CUPL input listing for the Sequencer is shown in *Figure 7.12.6*. Again, intermediate variable definitions are used to simplify output declarations. DST₈–DST₁ are intermediate definitions that name the states as decoded by the variables ST₂, ST₁, ST₀. Notice that a grey-code scheme, which minimizes the number of product terms, was used for the counting operation.

Next, ST₂, ST₁ and ST₀ are declared by identifying which previous states will cause each next state. For example, to cycle from state 2 (DST₂) to state 3 (DST₃), variables ST₂ and ST₁ will be logic ones and variable ST₀ will be a logic zero upon reaching the new state. This can easily be extracted from the CUPL listing. Outputs RAD and CAD are also declared using the intermediate definitions DST₈–DST₁.

7.12 Dual-Port RAM Controller (Continued)




FIGURE 7.12.1. Block Diagram

TL/L/9991-74

7.12 Dual-Port RAM Controller (Continued)




FIGURE 7.12.2. State Diagram for Controller Section

TL/L/9991-75




FIGURE 7.12.3. State Diagram for Sequencer Section

TL/L/9991-76

7.12 Dual-Port RAM Controller (Continued)

The two GAL16V8-25 devices can be clocked at cycle times as fast as 35 ns (28.5 MHz), ample enough for the tight timings required to run a DRAM at its specified access times. The GAL16V8's power-up reset feature comes in handy in this circuit, since no inputs were available for a reset term. To test the functionality of this circuit, the simulation facilities of CUPL were used.

It should be noted that although the Controller uses all eight registers in the device, the Sequencer requires seven registers and one combinational output. While the Controller could be implemented in a traditional PAL configuration (16R8), the Sequencer requires a nonstandard architecture which can only be implemented in a GAL16V8 device. This is one of the biggest advantages of GAL devices—the flexibility of the architecture.

```

/*****
/*
/*          CUPL INPUT FILE          */
/*      Design input for the controller section of the      */
/*          Dual Port DRAM Controller          */
/*
/*
/*          Allowable Target Device Types: GAL16V8          */
*****/

PARTNO      CONTROLLER SECTION;
NAME        DRAM CONTROLLER;
DATE        03/28/86 ;
REV         01 ;
DESIGNER    Joe Engineer;
COMPANY     National Semiconductor;
ASSEMBLY    ONE;
LOCATION     U10;

/** Inputs **/

PIN 1       = SYSCLK;
PIN [2,3]   = [A16,A17] ;
PIN [4..6]  = [ST2,ST1,ST0] ;
PIN 7       = MRQA ;
PIN 8       = MRQB ;
PIN 9       = REFRQ ;
PIN 11      = !OE ;

/** Outputs **/

PIN 19      = !RAS0 ;
PIN 18      = !RAS1 ;
PIN 17      = !RAS2 ;
PIN 16      = !RAS3 ;
PIN 15      = !RQGT A ;
PIN 14      = !RQGT B ;
PIN 13      = !RFGT ;
PIN 12      = ACK ;

```

FIGURE 7.12.4. Design Input File for Controller Section

TL/L/9991-77

7.12 Dual-Port RAM Controller (Continued)

```

/** Declarations and Intermediate Variable Definitions **/

BK0 = (!A17 & !A16) # RFGT ;
BK1 = (!A17 & A16) # RFGT ;
BK2 = (A17 & !A16) # RFGT ;
BK3 = (A17 & A16) # RFGT ;

RASEN = !ST2 & ST1 & !ST0 # ST2 & ST1 & !ST0 # !ST2 & ST1 & ST0 #
        !ST2 & !ST1 & ST0 # !ST2 & !ST1 & !ST0 ;

RAS0.D = BK0 & RASEN ;
RAS1.D = BK1 & RASEN ;
RAS2.D = BK2 & RASEN ;
RAS3.D = BK3 & RASEN ;

RQGTAS = RQGTA & !RQGTB & !RFGT ;
RQGTBS = !RQGTA & RQGTB & !RFGT ;
RFGTS = !RQGTA & !RQGTB & RFGT ;
IDLE = !RQGTA & !RQGTB & !RFGT ;

RQGTA.D = (IDLE & MRQA & !REFRQ # RQGTAS & !ACK # RQGTBS & ACK &
           MRQA & !REFRQ # RFGTS & ACK & MRQA) & !(ACK & !MRQA &
           !MRQB & !REFRQ) ;

RQGTB.D = (IDLE & !MRQA & !REFRQ & MRQB # RQGTBS & !ACK # RQGTAS &
           ACK & MRQB & !REFRQ # RFGTS & ACK & !MRQA & MRQB) & !(ACK &
           !MRQA & !MRQB & !REFRQ) ;

RFGT.D = (IDLE & REFRQ # RFGTS & !ACK # RQGTAS & ACK & REFRQ #
           RQGTBS & ACK & REFRQ) & !(ACK & !MRQA & !MRQB & !REFRQ) ;

ACK.D = ST2 & !ST1 & ST0 # !ST2 & ST1 & ST0 & RFGT ;

```

TL/L/9991-78

FIGURE 7.12.4. Design Input File for Controller Section (Continued)

7.12 Dual-Port RAM Controller (Continued)

```

/*****
/*
/*          CUPL SIMULATION FILE          */
/*      Simulation input for the controller section of the      */
/*          Dual Port DRAM Controller          */
/*
/*****
/*          Allowable Target Device Types: GAL16V8          */
/*****

PARTNO      CONTROLLER SECTION;
NAME        DRAM CONTROLLER;
DATE        03/28/86 ;
REV         01 ;
DESIGNER    Joe Engineer;
COMPANY     National Semiconductor;
ASSEMBLY    ONE;
LOCATION     U10;

ORDER:
SYSCLK,%2,A17,A16,%2,ST2,ST1,ST0,%2,MRQA,MRQB,REFRQ,%2,!OE,%4,
!RAS0,!RAS1,!RAS2,!RAS3,%2,!RQTA,!RQTB,!RFGT,%2,ACK;

VECTORS:
$msgg" S                R                !!      ";
$msgg" Y                R                !!!! RR!  ";
$msgg" S                MME              RRRR  QQR  ";
$msgg" C AA SSS RRF !    AAAA GGF A  ";
$msgg" L 11 TTT QQR O    SSSS TTG C  ";
$msgg" K 76 210 ABQ E    0123 ABT K  ";
$msgg" -----";

O 00 101 000 0    XXXX XXX X
C 00 101 000 0    HHHH XXX H
C 00 111 000 0    HHHH HHH L
C 00 111 000 0    HHHH HHH L
C 00 111 100 0    HHHH LHH L
C 00 010 100 0    LHHH LHH L
C 00 110 100 0    LHHH LHH L
C 00 011 100 0    LHHH LHH L
C 00 001 100 0    LHHH LHH L
C 00 000 100 0    LHHH LHH L
C 00 100 100 0    HHHH LHH L
C 00 101 110 0    HHHH LHH H
C 00 111 110 0    HHHH HLH L
C 11 111 010 0    HHHH HLH L
C 11 111 010 0    HHHH HLH L
C 11 010 010 0    HHHL HLH L
C 11 110 010 0    HHHL HLH L
C 11 011 010 0    HHHL HLH L
C 11 001 010 0    HHHL HLH L
C 11 000 000 0    HHHL HLH L
C 11 100 101 0    HHHH HLH L
C 11 101 101 0    HHHH HLH H
C 00 111 101 0    HHHH HHL L
C 00 111 101 0    HHHH HHL L
C 11 010 000 0    LLLL HHL L
C 11 110 000 0    LLLL HHL L
C 11 011 000 0    LLLL HHL H
C 11 001 000 0    LLLL HHH L
C 11 000 000 0    HHHH HHH L
C 11 100 101 0    HHHH HHL L
C 11 101 101 0    HHHH HHL H
C 00 111 101 0    HHHH LHH L
C 00 111 101 0    HHHH LHH L

```

TL/L/9991-80

FIGURE 7.12.5. Simulation File for Controller Section

7.12 Dual-Port RAM Controller (Continued)

```

/*****
/*
/*          CUPL INPUT FILE          */
/*      Design input for the sequencer section for the      */
/*          Dual Port DRAM Controller          */
/*
/*****
/*          Allowable Target Device Types: GAL16V8          */
/*****

          PARTNO      SEQUENCER SECTION;
          NAME        DRAM CONTROLLER;
          DATE        03/28/86 ;
          REV         01 ;
          DESIGNER    Joe Engineer;
          COMPANY     National Semiconductor;
          ASSEMBLY    TWO;
          LOCATION    U11;

/** Inputs **/

PIN 1      = SYSCLK;
PIN [2,3]  = [!RQGT,!RQGTB] ;
PIN 4      = RDY ;
PIN 5      = !RFGT ;
PIN 6      = !WR ;
PIN 7      = ACK ;
PIN 8      = !RES ;
PIN 11     = !OE ;
/** Outputs **/

PIN 19     = ST2 ;
PIN 18     = ST1 ;
PIN 17     = ST0 ;
PIN 16     = DIR ;
PIN 15     = !CAD ;
PIN 14     = !RAD ;
PIN 13     = !ACKREF ;
PIN 12     = !WE ;

```

FIGURE 7.12.6. Input File for Sequencer Section

TL/L/9991-81

7.12 Dual-Port RAM Controller (Continued)

```

/** Declarations and Intermediate Variable Definitions **/

DST1 = ST2 & ST1 & ST0 ;
DST2 = !ST2 & ST1 & !ST0 ;
DST3 = ST2 & ST1 & !ST0 ;
DST4 = !ST2 & ST1 & ST0 ;
DST5 = !ST2 & !ST1 & ST0 ;
DST6 = !ST2 & !ST1 & !ST0 ;
DST7 = ST2 & !ST1 & !ST0 ;
DST8 = ST2 & !ST1 & ST0 ;

STCYC = ((RQGT A # RQGT B) & RDY # RFGT) ;

ST2.D = (DST2 # DST6 # DST8 # DST7 # DST4 & RFGT) # RES #
        DST1 & !STCYC ;

ST1.D = DST2 # DST3 # DST8 # DST4 & RFGT # DST1 # RES ;

ST0.D = (DST3 # DST4 # DST7 # DST8) # RES # DST1 & !STCYC ;

DIR.D = WR & !DST1 ;

CAD.D = DST3 & !RFGT # DST4 & !RFGT # DST5 ;

RAD.D = (RQGT A # RQGT B) & RDY & (DST1 # DST2) ;

ACKREF = RFGT & ACK ;

WE.D = WR & (DST5 # DST6) ;

```

FIGURE 7.12.6. Input File for Sequencer Section (Continued)

TL/L/9991-82

7.12 Dual-Port RAM Controller (Continued)

```

/*****
/*
/*          CUPL SIMULATION FILE          */
/*      Simulation File for the sequencer section of the      */
/*          Dual Port DRAM Controller          */
/*
/*****
/*          Allowable Target Device Types: GAL16V8          */
/*****

PARTNO    SEQUENCER SECTION;
NAME      DRAM CONTROLLER;
DATE      03/28/86 ;
REV       01 ;
DESIGNER  Joe Engineer;
COMPANY   National Semiconductor;
ASSEMBLY  TWO;
LOCATION    U11;

```

ORDER:

```

SYSCLK,%2,!RES,%2,!RQTA,!RQTB,!RFGT,%2,RDY,!WR,ACK,%2,!OE,%4,
ST2,ST1,ST0,%2,DIR,%2,!CAD,!RAD,%2,!WE ;

```

VECTORS:

```

$num" S      !!                               ";
$num" Y      RR!                              ";
$num" S ! QQR                                  ";
$num" C R GGF R!A ! SSS D CR ! ";
$num" L E TTG DWC O TTT I AA W ";
$num" K S ABT YRK E 210 R DD E ";
$num" -----";
O 0 0 111 010 0 XXX X XX X
O 0 0 111 010 0 XXX X XX X
C 0 0 111 010 0 HHH L XH H
C 1 011 010 0 HHH L HH H
C 1 011 110 0 LHL L HL H
C 1 011 110 0 HHL L HL H
C 1 011 010 0 LHH L LH H
C 1 011 010 0 LLH L LH H
C 1 011 010 0 LLL L LH H
C 1 011 010 0 HLL L HH H
C 1 011 010 0 HLH L HH H
C 1 011 010 0 HHH L HH H
C 1 011 010 0 HHH L HH H
C 1 011 010 0 HHH L HH H

```

FIGURE 7.12.7. Simulation File for Sequencer Section

TL/L/9991-83

7.13 8086 CPU Board Random Control Logic




FIGURE 7.13. Control Logic for 8086 CPU Board

TL/L/9991-84

7.13 8086 CPU Board Random Control Logic (Continued)

PLANTTM INPUT FILE

```

title      8086 CPU CONTROL LOGIC
pattern    CPU8086
revision   A
author     Tarif Engineer
company    National Semiconductor Corporation
Date       11/28/1989

```

```
chip CPU8086 PAL12H6
```

```

; pin 1   2   3   4   5   6   7   8   9   10
      PD  EN  EO  EA  S1  SA  E1  DO  DE  GND

```

```

; pin 11  12  13  14  15  16  17  18  19  20
      S0  NC  NO  C3  HA  SS  LA  MW  PW  VCC

```

equations

```


MW = /S0 + PW * DE
LA = /SA * /DO
SS = S1 * PD * /SA
HA = S1 * PD * /SA * EA * E1
C3 = PD * EO * EA
NO = PD * /EN

```

```
; end of CPU8086
```

TL/L/9991-65

Chip Diagram (DIP)



TL/L/9991-89

7.13 8086 CPU Board Random Control Logic (Continued)

PLANTM JEDEC FILE

Document file for CPU8086.inp
Device: 12H6

Pin	Label	Type
---	-----	----
1	PD	com input
2	EN	com input
3	E0	com input
4	EA	com input
5	S1	com input
6	SA	com input
7	E1	com input
8	D0	com input
9	DE	com input
10	GND	ground pin
11	S0	com input
12	NC	unused
13	NO	pos,com output
14	C3	pos,com output
15	HA	pos,com output
16	SS	pos,com output
17	LA	pos,com output
18	MW	pos,com output
19	PW	com input
20	VCC	power pin

TL/L/9991-69

PAL12H6
title 8086 CPU CONTROL LOGIC
pattern CPU8086
revision A
author Tarif Engineer
company National Semiconductor Corporation
Date 11/28/1989

*
QF0384*QP20*F0*
L0000
111111111111111111111111111111110
1111110111111111111111110111
000000000000000000000000000000
000000000000000000000000000000*
L0096
111111111111101110111011111111
000000000000000000000000000000*
L0144
11011111110110111111111111111111
000000000000000000000000000000*
L0192
11011110101100111111111111111111
000000000000000000000000000000*
L0240
11010110111111111111111111111111
000000000000000000000000000000*
L0288
10011111111111111111111111111111
000000000000000000000000000000
000000000000000000000000000000
000000000000000000000000000000*
C134D*
0000

TL/L/9991-85

A GAL6001-30L Zero Wait State Page Mode Memory System Interface Between The DP8422A and The 68020

National Semiconductor
Application Note 667



1.0 INTRODUCTION

This application note describes how the National Semiconductor GAL6001-30L can create a zero wait state page mode memory system interface between the DP8422A DRAM controller and the 68020 microprocessor operating at 16 MHz. It is assumed that the reader is already familiar with 68020 CPU, the DP8422A and GAL design using the GAL6001-30L.

2.0 DESCRIPTION OF DESIGN

This design illustrates the use of the GAL6001 in conjunction with the DP8422A DRAM controller to provide a no-wait state page-mode memory system for a 68020 CPU running at 16 MHz. This application note assumes two 32-bit memory banks using 4 M-bit DRAMs. This gives a 32 Mega-byte memory.

This memory design forces three wait states during out-of-page accesses and zero wait states during in-page accesses using inexpensive 100 ns DRAMs. The theory behind this design is that the CPU will tend to have multiple accesses within some local area of memory (a page) before accessing some other area of memory (different page). The more accesses within a page of memory, the more efficient this memory design allows the CPU to become. The page size of a 4 M-bit DRAM is 2048 bits. The page size of one bank of memory (32 bits per bank) is 8192 bytes or 8 Kbytes.

It should be noticed that if the user wanted to use fast DRAMs (80 ns or less access times) he could get rid of one wait state during out-of-page accesses. This can be seen by subtracting one clock period (62.5 ns) from the calculated RAS access time (tRAC) and the CAS access time (tCAC), section IV numbers 5 and 6. This would result in the design forcing two wait states during out-of-page accesses, in-page accesses would still remain with zero wait states.

Figure 1 shows a block diagram of this design driving two banks of DRAM, each bank being 32 bits in width, giving a maximum memory capacity of up to 32 Mbytes (using 4 M-bit \times 1 DRAMs). This memory design could easily be changed to four banks of 1 M-bit DRAMs since there are 12 bits that are compared internally, 10 bits of row address for 1 M-bit DRAMs and 2 bank bits.

The memory banks are interleaved on page boundaries (2k double word boundaries). This means that the address bit (A13) is tied to the bank select input of the DP8422A (B1). The bottom 11 bits (A2-12) constitute the column address

(intra-page address) and the top 11 bits constitute the row addresses (page address) of the DRAMs.

Address bits A0 and A1 are used, along with the transfer size outputs (SIZ0, 1), to produce the four byte select strobe inputs to the DP8422A, ECAS \sim (3:0). These byte select strobes, ECAS \sim (3:0), enable the CAS \sim outputs which are used in byte reads and writes. The ECAS \sim output of the GAL6001 further shapes the CAS \sim pulse to the DRAMs, CS \sim (3:0).

The GAL6001-30 along with the DP8422A DRAM controller implement a page mode DRAM system. The GAL6001-30 latches the DRAM row and bank inputs (ROW0-10, B1) during each Chip Selected access. This page address is compared with each new Chip Selected address to determine whether the current access is within the same page of DRAM as the previous access. If the current access is within the same page a zero wait state access can be completed. If the current access is to another page of the DRAM the GAL6001-30 will end the current access by pulling AREQ \sim high; latch the new current page address in its internal registers; start the new access by pulling AREQ \sim back low again; and then pull DSACK \sim low once the current access has completed.

If AS \sim from the 68020 is high and a refresh is requested (RFRQ \sim low) the GAL6001-30 will end the current page mode access by pulling AREQ \sim high. Then the GAL will allow the refresh to take place and start the next CPU DRAM access if one has been requested.

The logic shown in this application note forms a complete 68020 memory sub-system, no other logic is needed. This sub-system automatically takes care of:

- A. arbitration between Port A and refreshing the DRAM;
- B. the insertion of wait states to the processor (Port A and Port B) when needed (i.e., if RAS \sim precharge is needed, refresh is happening during a memory access . . . etc.);
- C. performing byte writes and reads to the 32-bit double words in memory.

Memory system timing diagrams appear in *Figures 2, 3, and 4*. These figures are the result of simulating this design on an engineering workstation.

Also, throughout this application note the symbol " \sim " has been used to denote an active low signal. For example RAS \sim 0 refers to the active low RAS0 output of the DP8421A.

3.0 DP8422A PROGRAMMING MODE BITS

Programming Bits	Description
R0 = 0	RAS~ low two clocks, RAS~
R1 = 1	precharge of two clocks. If more RAS~ precharge is desired the user should program three periods of RAS~ precharge
R2 = 1	DTACK~ 1 is chosen. DTACK~ follows the access RAS~ low on the following rising clock edge
R3 = 0	No WAIT states during burst accesses
R4 = 0	
R5 = 0	
R6 = 0	If WAITIN~ = 0, add one clock to DTACK~. WAITIN~ may be tied high or low in this application depending upon the number of wait states the user desires to insert into the access
R7 = 1	Select DTACK~
R8 = 1	Non-interleaved Mode
R9 = X	
C0 = 0	Select based upon the input
C1 = 1	"DELCLK" frequency. Example: if the input clock frequency is 16 MHz then choose C0, 1, 2 = 0, 1, 0 (divide by eight, this will give a frequency of 2 MHz).
C2 = 0	
C3 = X	
C4 = 0	RAS banks selected by "B1". This mode allows two RAS~ outputs to go low during an access, and allows byte writing in 16-bit words.
C5 = 0	
C6 = 1	
C7 = 1	Column address setup time of 0 ns.
C8 = 1	Row address hold time of 15 ns
C9 = 1	Delay CAS~ during write accesses to one clock after RAS~ transitions low
B0 = 1	Fall through latches.
B1 = 1	Access mode 1
ECAS~0 = 1	Allow CAS~ to be extended after RAS~ transitions high. Also, allow the WE~ output to be used as a refresh request (RFRQ~) output indicator.
0 =	Program with low voltage level
1 =	Program with high voltage level
X =	Program with either high or low voltage level (don't care condition)

4.0 16 MHz 68020 TIMING CALCULATIONS FOR A SYSTEM WITH THREE WAIT STATES DURING NORMAL ACCESSES AND ZERO WAIT STATES DURING BURST ACCESSES

1. Maximum time to CS~ valid:

30 ns (68020RC16 max time to valid address)

2. Minimum time to ADS~ valid:

62.5 ns (one clock period at 16 MHz)

+ 4 ns (GAL6001-30 assumed min time output clock to AREQ~ valid)

= 66.5 ns

3. Minimum CS~ setup time to ADS~ valid (DP8422A-25 needs a minimum of 5 ns):

66.5 ns (see #2 above)

- 30 ns (see #1 above)

= 36.5 ns

4. Minimum CS~ setup time to CLOCK high (GAL6001-30 needs 25 ns input setup time to the output CLOCK for the AREQ~ output):

62.5 ns (one clock)

- 30 ns (max time to address bit 31 valid, see #1 above)

= 32.5 ns

5. Determining tRAC during a normal access (RAS~ access time needed by the DRAM):

217.5 ns (three and one half clocks, $(3 \times 62.5) + 30 = 217.5$ ns)

- 15 (GAL6001-30 max CLK to AREQ~ valid)

- 29 ns (ADS~ to RAS~ low max, DP8422A-25 #402)

- 7 ns (74F245 max delay)

- 5 ns (68020 data setup time)

= 161.5 ns

Therefore the tRAC of the DRAM must be 161.5 ns or less.

6. Determining tCAC during a normal access (CAS~ access time)

217.5 ns (three and one half clocks,

$(3 \times 62.5) + 30 = 217.5$ ns)

- 15 (GAL6001-30 max CLK to AREQ~ valid)

- 75 ns (ADS~ to CAS~ low max, DP8422A-25 #403a, light load)

- 14 ns (74F32 CS~ (3:0) drivers max delay driving 125 pF)

- 7 ns (74F245 max delay)

- 5 ns (68020 data setup time)

= 102.5 ns

Therefore the tCAC and the column address access time of the DRAM must be 102.5 ns or less.

7. Maximum time to CS~ (3:0) low during a page mode access:

62.5 ns (one clock at 16 MHz)

+ 30 ns (GAL6001-30 max time from clock to output, ECAS~)

+ 14 ns (74F32 max time to CS~ (3:0) valid)

= 106.5 ns

8. Minimum time to DRAM column address strobes low [CS~ (3:0)] during a page mode access:

62.5 ns (one clock at 16 MHz)

+ 8 ns (assumed GAL6001-30 min time from input to output, ECAS~)

+ 4 ns (assumed 74F32 min time to CS~ (3:0) valid)

= 74.5 ns

9. Determining the minimum column address setup time to CS~ (3:0) low (0 ns needed by the DRAMs) during burst mode accesses for zero wait states:

74.5 ns (see #8 above, min time to CS~ (3:0) valid)
 -30 ns (max time to 68020 address valid)
 -35 ns (DP8422A-25 max time address in to out, #27)
 = 9.5 ns minimum

10. Determining the tCAC (CAS~ access time) needed during burst mode accesses for zero wait states:

155 ns (two and one half clocks, $(2 \times 62.5) + 30 = 155$ ns)
 -106.5 ns (max time to CS~ (3:0), see #7 above)
 -7 ns (74F245 max delay)
 -5 ns (68020 data setup time)
 = 36.5 ns

11. Determining the column address access time needed during burst mode accesses for zero wait states:

155 ns (two and one half clocks, $(2 \times 62.5) + 30 = 155$ ns)
 -30 ns (max time to 68020 address valid)
 -35 ns (DP8422A-25 max time address in to out, #27)
 -7 ns (74F245 max delay)
 -5 ns (68020 data setup time)
 = 78 ns

12. Minimum DSACK~ (Data transfer and Size ACKnowledge) setup time to clock low (68020 DSACK~ input needs 5 ns, #47a) during page mode zero wait state accesses:

30 ns (one half clock period, S2 clock of 68020 clock cycle)
 -25 ns (GAL6001-30 input to outputs enabled, DSACK~ output)
 = 5 ns

Note: Calculations can be performed for different frequencies, different logic (ALS or CMOS . . . etc.), and/or different combinations of wait states by substituting the appropriate values into the above equations.

5.0 68020 GAL6001-30 INPUT AND OUTPUT DESCRIPTIONS

Inputs:

ROW0-10 These are the row address inputs of the DRAMs and are also connected to the R0-10 inputs of the DP8422A-25. The GAL6001-30 latches these inputs along with the B1 input and compares this address with each new address during a Chip Selected DRAM access to determine whether the current access is within the same page of DRAM as the previous access.

B1 The bank input to the DP8422A-25, B1 input. This input determines which of the two DRAM banks the CPU is currently accessing in. The GAL6001-30 latches this input along with the ROW0-10 inputs and compares this address with each new address during a Chip Selected DRAM access to determine whether the current access is within the same page of DRAM as the previous access.

RRFQ~ The ReFresh ReQuest input from the DP8422A DRAM controller.

READ The 68020 READ and write access indicator.

DTACK~ The DP8422A Data Transfer ACKnowledge indicator.

AS~ The 68020 address strobe, indicating that the CPU address is valid and a CPU access is in progress.

CS~ Chip Select for the memory system. It was assumed that the 68020 address bit 31 would be used for this indicator. When low it indicates that the 68020 is accessing the DRAM.

CLK, ICLK The 68020 system clock, 16 MHz in this application.

Outputs:

AREQ~ The DRAM Access REQuest. This signal is input to the DP8422A DRAM controller. It will remain low as long as all 68020 chip selected accesses remain within the current page. As soon as an access occurs that is not within the currently latched page address or a refresh request occurs AREQ~ will be pulled high.

ECAS~ Enable CAS~ is toggled during every access and is used to drive the CAS~ inputs to the DRAMs, CS~ (3:0). This input is delayed during write accesses to allow time for the data to become valid at the DRAM inputs before CAS~ transitions low. The READ input to the DRAMs is guaranteed to transition while ECAS~ is high.

DSACK~ The Data transfer and Size ACKnowledge output goes to the 68020 to end the current access when low.

Internal Nodes:

LR0-10 These are the latched ROW0-10 addresses of the current page of DRAM. These addresses are clocked by the falling edge of CS_AS_L~.

LB1 This is the latched B1 address of the current page of DRAM.

CS_AS_L~ This is a latched version of Chip Select and Address Strobe of the 68020. This signal toggles during each access and transitions low from the rising edge of S2 clock and high from the rising edge of S5 clock.

AS_D2~ This is a delayed version of CS_AS_L~.
 RFRQD~ This is the DP8422A ReFresh ReQuest
 Delayed and Synchronized to the 68020
 system clock.

6.0 68020 GAL6001-30 EQUATIONS WRITTEN IN NATIONAL SEMICONDUCTOR PLAN FORMAT

TITLE 68020/DP8422A DRAM PAGE DETECTOR FOR USE WITH NATIONAL GAL6001
 PATTERN PG_DETECT
 REVISION A
 AUTHOR RUSTY MEIER
 COMPANY NATIONAL SEMICONDUCTOR
 DATE DEC. 11, 1989
 CHIP PG_DETECT GAL6001

;PIN LIST

RO R1 R2 R3 R4 R5 R6 R7 RFRQ~ DTACK~ AS~ GND
 CLK R8 R9 R10 B1 CS~ ICLK DSACK~ AREQ~ ECAS~ READ VCC

;BURIED NODE OUTPUTS

LRO LR1 LR2 LR3 LR4 LR5 LR6 LR7

;DUAL FEEDBACK NODE OUTPUTS

LR8 LR9 LR10 LBL CS_AS_L~ AS_D2~ NC NC NC RFRQD~

EQUATIONS

;GAL DUAL FEEDBACK NODES *****

;NOTICE THAT THE CLOCKS (XXX.CLKF TERMS)

;ARE THE SAME AS "CS_AS_L~" INVERTED

LR8 := R8

LR8.CLKF = !CS~ & !AS~ & ICLK
 # !CS_AS_L~ & !AS~
 # !CS_AS_L~ & !ICLK

LR9 := R9

LR9.CLKF = !CS~ & !AS~ & ICLK
 # !CS_AS_L~ & !AS~
 # !CS_AS_L~ & !ICLK

LR10 := R10

LR10.CLKF = !CS~ & !AS~ & ICLK
 # !CS_AS_L~ & !AS~
 # !CS_AS_L~ & !ICLK

LBL := B1

LBL.CLKF = !CS~ & !AS~ & ICLK
 # !CS_AS_L~ & !AS~
 # !CS_AS_L~ & !ICLK

!CS_AS_L~ = !CS~ & !AS~ & ICLK
 # !CS_AS_L~ & !AS~
 # !CS_AS_L~ & !ICLK

!AS_D2~ = !CS~ & !AS~ & !CS_AS_L~ & !ICLK
 # !CS~ & !AS~ & !AS_D2~
 # !CS~ & !AS_D2~ & !ICLK

!RFRQD~ := !RFRQ~

;GAL OUTPUTS *****

DSACK~ = CS~

!CS~ & RO & !LRO
 # !CS~ & !RO & LRO
 # !CS~ & R1 & !LR1
 # !CS~ & !R1 & LR1
 # !CS~ & R2 & !LR2
 # !CS~ & !R2 & LR2
 # !CS~ & R3 & !LR3

```

# !CS~ & !R3 & LR3
# !CS~ & R4 & !LR4
# !CS~ & !R4 & LR4
# !CS~ & R5 & !LR5
# !CS~ & !R5 & LR5
# !CS~ & R6 & !LR6
# !CS~ & !R6 & LR6
# !CS~ & R7 & !LR7
# !CS~ & !R7 & LR7
# !CS~ & R8 & !LR8
# !CS~ & !R8 & LR8
# !CS~ & R9 & !LR9
# !CS~ & !R9 & LR9
# !CS~ & R10 & !LR10
# !CS~ & !R10 & LR10
# !CS~ & B1 & !LB1
# !CS~ & !B1 & LB1
# DTACK~
# DSACK~ & ICLK & !AS_D2~
# AS~ & !AS_D2~
# AREQ~
DSACK~.TRST = !CS~ & !AS~
ECAS~ = CS~
# !CS~ & R0 & !LR0
# !CS~ & !R0 & LR0
# !CS~ & R1 & !LR1
# !CS~ & !R1 & LR1
# !CS~ & R2 & !LR2
# !CS~ & !R2 & LR2
# !CS~ & R3 & !LR3
# !CS~ & !R3 & LR3
# !CS~ & R4 & !LR4
# !CS~ & !R4 & LR4
# !CS~ & R5 & !LR5
# !CS~ & !R5 & LR5
# !CS~ & R6 & !LR6
# !CS~ & !R6 & LR6
# !CS~ & R7 & !LR7
# !CS~ & !R7 & LR7
# !CS~ & R8 & !LR8
# !CS~ & !R8 & LR8
# !CS~ & R9 & !LR9
# !CS~ & !R9 & LR9
# !CS~ & R10 & !LR10
# !CS~ & !R10 & LR10
# !CS~ & B1 & !LB1
# !CS~ & !B1 & LB1
# AS~
# CS~
# ECAS~ & !ICLK & CS_AS_L~
# AREQ~
# !READ & ECAS~ & AS_D2~ & ICLK
# !RFRQD~ & CS_AS_L~
AREQ~ := !CS~ & R0 & !LR0
# !CS~ & !R0 & LR0
# !CS~ & R1 & !LR1
# !CS~ & !R1 & LR1
# !CS~ & R2 & !LR2

```

```

# !CS~ & !R2 & LR2
# !CS~ & R3 & !LR3
# !CS~ & !R3 & LR3
# !CS~ & R4 & !LR4
# !CS~ & !R4 & LR4
# !CS~ & R5 & !LR5
# !CS~ & !R5 & LR5
# !CS~ & R6 & !LR6
# !CS~ & !R6 & LR6
# !CS~ & R7 & !LR7
# !CS~ & !R7 & LR7
# !CS~ & R8 & !LR8
# !CS~ & !R8 & LR8
# !CS~ & R9 & !LR9
# !CS~ & !R9 & LR9
# !CS~ & R10 & !LR10
# !CS~ & !R10 & LR10
# !CS~ & B1 & !LB1
# !CS~ & !B1 & LB1
# !RFRQD~ & CS_AS_L~
# AREQ~ & CS_AS_L~

```

```

;BURIED NODES *****

```

```

; NOTICE THAT THE CLOCKS (xxx.CLKF TERMS) ARE THE
; SAME AS 'CS_AS_L~' INVERTED

```

```

LR0 := R0

```

```

LR0.CLKF = !CS~ & !AS~ & ICLK
          = !CS_AS_L~ & !AS~
          = !CS_AS_L~ & !ICLK

```

```

LR1 := R1

```

```

LR1.CLKF = !CS~ & !AS~ & ICLK
          # !CS_AS_L~ & !AS~
          # !CS_AS_L~ & !ICLK

```

```

LR2 := R2

```

```

LR2.CLKF = !CS~ & !AS~ & ICLK
          # !CS_AS_L~ & !AS~
          # !CS_AS_L~ & !ICLK

```

```

LR3 := R3

```

```

LR3.CLKF = !CS~ & !AS~ & ICLK
          # !CS_AS_L~ & !AS~
          # !CS_AS_L~ & !ICLK

```

```

LR4 := R4

```

```

LR4.CLKF = !CS~ & !AS~ & ICLK
          # !CS_AS_L~ & !AS~
          # !CS_AS_L~ & !ICLK

```

```

LR5 := R5

```

```

LR5.CLKF = !CS~ & !AS~ & ICLK
          # !CS_AS_L~ & !AS~
          # !CS_AS_L~ & !ICLK

```

```

LR6 := R6

```

```

LR6.CLKF = !CS~ & !AS~ & ICLK
          # !CS_AS_L~ & !AS~
          # !CS_AS_L~ & !ICLK

```

```

LR7 := R7

```

```

LR7.CLKF = !CS~ & !AS~ & ICLK
          # !CS_AS_L~ & !AS~
          # !CS_AS_L~ & !ICLK

```

7-70





FIGURE 1. A GAL6001 Interface to the 68020/DP8422A-25/DRAM Using Page Mode Accessing



TL/L/10771-5

FIGURE 2. System Timing



FIGURE 3. System Timing

TL/L/10771-6




FIGURE 4. System Timing

TL/L/10771-7

A PAL Interface between Static Random Access Memory (SRAM) and the NSC Raster Graphics Processor (RGP, DP8500)

National Semiconductor
Application Note 669



INTRODUCTION

This application note describes a PAL design that interfaces the National Semiconductor RGP to Static RAM. This allows the RGP to be operated at up to 20 MHz with one wait state inserted during normal accesses. It is assumed that the reader is familiar with the National Semiconductor RGP, SRAM, and the basics of PAL design.

DESIGN DESCRIPTION

A block diagram of the RGP to SRAM interface is seen in *Figure 1*. The State Machine block (PAL interface) receives the control signals from the RGP (BS1, RD~, WR~, ALE), the SRAM chip select from the address decoding circuitry (CS~), and the Phase 2 clock (PHI2) to the RGP. The State Machine block outputs a READY signal back to the RGP to allow the insertion of wait states into RGP access cycles, drives the System Read (SYS_RD~) and System Write (SYS_WR~) outputs to control the SRAM, drives the DDIN~ and DBE~ signals to control the data transceivers, and drives the State Variables (A, B, C) that control the interface (see *Figure 2*).


The signal ALEL~ shown in *Figure 2* is an active low latched version of the RGP ALE output signal. This signal could be formed by using ALE as an input to two cross coupled NOR gates. The inverted input DBE~ could function as the reset input to the NOR gate latch.

Figure 3 shows a State Transition Diagram for the design. A State Table Diagram for the Design (*Figure 4*) was then drawn up from *Figure 3*. The State Table Diagram was used to draw up Karnaugh Maps for each State Variable and output of the design, these can be seen in *Figures 5, 6* and *7*. These equations were then put in ABEL format in *Figure 8*. *Figures 9* and *10* show the timing during an RGP read and write access to the SRAM.

DESIGN TIMING ANALYSIS AT 20 MHz


- Maximum time to valid address at SRAM inputs from PHI2 rising edge:
 - 11 ns (ALE valid from PHI2 rising edge) + 23 ns (74ALS373 maximum propagation delay of enable to output valid) = 34 ns.

- Maximum time to chip select valid at SRAM input from PHI2 rising edge:
 - 34 ns (see #1 above) + 22 ns (maximum propagation delay of 74ALS138) = 56 ns.
- Minimum available time to perform an access of SRAM from rising edge PHI2 (during T1) to falling edge PHI2 (during T3):
 - 150 ns (3 clocks) + 19 ns (minimum PHI2 high time) = 169 ns.
- Determining the SRAM address access time needed in this design:
 - 169 ns (available time, #3 above)
 - 34 ns (max time to valid address, see #1 above)
 - 10 ns (74ALS245 maximum delay time)
 - 5 ns (RGP Data setup time) = 120 ns access time, therefore the SRAM must have an address access time of 120 ns or less.
- Determining the SRAM Chip Select access time needed in this design:
 - 169 ns (available time, #3 above)
 - 56 ns (max time to valid Chip select, see #2 above)
 - 10 ns (74ALS245 maximum delay time)
 - 5 ns (RGP Data setup time) = 98 ns access time, therefore the SRAM must have a Chip Select access time of 98 ns or less.
- Determining the SRAM Output Enable (GAL SYS_RD~ output) access time needed in this design:
 - 169 ns (available time, #3 above)
 - 100 ns (two clocks, rising edge of PHI2 during T1 until rising edge PHI2 during T2)
 - 10 ns (GAL16V8A-10 maximum time from PHI2 rising clock edge until clocked output is valid)
 - 8 ns (GAL16V8A-15 maximum time to SYS_RD~ output valid)
 - 10 ns (74ALS245 maximum delay time)
 - 5 ns (RGP Data setup time) = 36 ns access time, therefore the SRAM must have an Output Enable access time of 36 ns or less.



TL/L/10773-1


FIGURE 1. Block Diagram of Raster Graphics Processor (RGP) to Static Random Access Memory (SRAM) Interface



* ALEL IS A LATCHED VERSION OF ALE

TL/L/10773-2

FIGURE 2. Synchronized State Machine Model



TL/L/10773-3

FIGURE 3. State Transition Diagram for RGP/SRAM Interface Design


Present State			Inputs				Next State			Outputs				
A	B	C	ALEL~	BS1	CS~	RD~	A	B	C	DBE~	DDIN~	SYS_RD~	SYS_WR~	READY
0	0	0	1	X	X	X	0	0	0	1	1	1	1	0
0	0	0	X	1	X	X	0	0	0	1	1	1	1	0
0	0	0	X	X	1	X	0	0	0	1	1	1	1	0
0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
0	0	0	0	0	0	1	1	0	0	1	1	1	1	0
0	0	1	X	X	X	X	0	1	1	1	0	1	1	0
0	1	0	X	X	X	X	0	0	0	0	0	0	1	0
0	1	1	X	X	X	X	0	1	0	0	0	0	1	1
1	0	0	X	X	X	X	1	0	1	0	1	1	0	0
1	0	1	X	X	X	X	1	1	1	0	1	1	0	1
1	1	0	X	X	X	X	0	0	0	1	1	1	1	0
1	1	1	X	X	X	X	0	0	0	0	1	1	1	0

FIGURE 4. State Table Diagram

*ASSUME: $F = \text{ALEL} \sim \# \text{BS1} \# \text{CS} \sim \# (\text{IALEL} \sim \& \text{IBS1} \& \text{ICS} \sim \& \text{IRD} \sim)$

$G = \text{ALEL} \sim \# \text{BS1} \# \text{CS} \sim \# (\text{IALEL} \sim \& \text{IBS1} \& \text{ICS} \sim \& \text{RD} \sim)$

* Assume using active low outputs, circle "0"s.



TL/L/10773-4

$\text{IA} := F \& \text{IA}$

$\# \text{IA} \& \text{C}$

$\# \text{B}$

Expanding this term out:

$\text{IA} := \text{ALEL} \sim \& \text{IA}$


$\# \text{BS1} \& \text{IA}$

$\# \text{CS} \sim \& \text{IA}$

$\# \text{IALEL} \sim \& \text{IBS1} \& \text{ICS} \sim \& \text{IRD} \sim \& \text{IA}$

$\# \text{IA} \& \text{C}$


$\# \text{B}$



TL/L/10773-5

$\text{IB} := \text{IC}$

$\# \text{A} \& \text{B}$



TL/L/10773-6

$\text{IC} := G \& \text{IA} \& \text{IC}$

$\# \text{B}$

Expanding this term out:

$\text{IC} := \text{ALEL} \sim \& \text{IA} \& \text{IC}$

$\# \text{BS1} \& \text{IA} \& \text{IC}$

$\# \text{CS} \sim \& \text{IA} \& \text{IC}$

$\# \text{IALEL} \sim \& \text{IBS1} \& \text{ICS} \sim \& \text{RD} \sim \& \text{IA} \& \text{IC}$

$\# \text{B}$

FIGURE 5. Using Karnaugh Maps To Generate PAL Equations

*Since PAL16V8 has active low outputs, circle "0"s.






FIGURE 6. Using Karnaugh Maps To Generate PAL Equations

*Since PAL16V8 has active low outputs, circle "0"s.





FIGURE 7. Using Karnaugh Maps To Generate PAL Equations

MODULE SRAM_INTERFACE

TITLE 'SRAM_PAL, THIS PAL INTERFACES THE NATIONAL SEMICONDUCTOR RASTER GRAPHICS PROCESSOR TO A STATIC RANDOM ACCESS MEMORY'.

SRAM_PAL	device	16V8					
PHI_2	Pin 1;	ALEL~	Pin 2;	BS1	Pin 3;	CS~	Pin 4;
RD~	Pin 5;	NC1	Pin 6;	NC2	Pin 7;	NC3	Pin 8;
NC4	Pin 9;	GND	Pin 10;	NC5	Pin 11;	READY	Pin 12;
SYS_RD~	Pin 13;	SYS_WR~	Pin 14;	A	Pin 15;	B	Pin 16;
C	Pin 17;	DDIN~	Pin 18;	DBE~	Pin 19;	V _{CC}	Pin 20;

EQUATIONS

```

IA:      = ALEL~ & IA
          # BS1 & IA
          # CS~ & IA
          # IALEL~ & IBS1 & ICS~ & IRD~ & IA
          # IA & C
          # B

IB:      = IC
          # A & B

          = ALEL~ & IA & IC

IC:      # BS1 & IA & IC
          # CS~ & IA & IC
          # IALEL~ & IBS1 & ICS~ & RD~ & IA & IC
          # B

IDBE~   = A & IB
          # B & C
          # IA & B
          # A & C

IDDIN~  = IA & C
          # IA & B


ISYS_RD~ = IA & B

ISYS_WR~ = A & IB

IREADY  = IA & IB
          # A & B
          # IC

```


FIGURE 8. Able PAL Equations



TL/L/10773-12

Notes: 20 MHz Operation: State machine changes state on rising edge of PHL_2.
 WAIT_DISABLE sampled by RGP on every falling edge of PHL_2 during T2.
 Data sampled by RGP on falling edge of PHL_2 during T3.

FIGURE 9. Non Draw SRAM Read Operation



TL/L/10773-13

Notes: 20 MHz Operation: State machine changes on rising edge of PHI_2.
 Wait sampled on every falling edge of PHI_2 during T2.

FIGURE 10. Non Draw SRAM Write Operation

A PAL Interface for a 25 MHz and above No-Wait State DP8422A/80286 Burst Mode DRAM Memory System

National Semiconductor
Application Note 618



AN-618

I. INTRODUCTION

This application note describes a two PAL designs that interface the DP8422A to the 80286 CPU. The first design allows the 80286 to be operated at up to 40 MHz (80286-20) with one wait state inserted during normal accesses. The second design allows the 80286 to operate at up to 40 MHz (80286-20) with zero wait states inserted when operating the DRAMs in page mode. Design number two also makes use of the 74ALS6311 page detector to determine whether the 80286 current access is within the same page as the previous access. It is assumed that the reader is familiar with the 80286, the DP8422A DRAM controller, the 74ALS6311 and the basics of PAL design.

II. DESCRIPTION OF DESIGN # 1, 80286 OPERATING AT UP TO 40 MHz WITH ONE WAIT STATED (80286-20)

The block diagram of this design is shown driving two banks of DRAM, each bank being 16 bits in width, giving a maximum memory capacity of up to 4 Mbytes (using 1 Mbit x 1 DRAMs). This memory could easily be expanded up to 32 Mbytes using four banks of 4 Mbit DRAMs.

The memory banks are interleaved on word (16-bit word) boundaries. This means that the address bit (A1) is tied to the bank select input of the DP8422A (B1).

Address bit A0 is used, along with Bus High Enable (BHE), to produce the two byte select ECAS~0,1 strobes. These byte select strobes (ECAS~0,1) enable the CAS~ outputs which are used in byte reads and writes.

If the majority of accesses made by the 80286 are sequential, the 80286 can alternate memory banks, allowing one memory bank to be precharging (RAS~ precharge) while the other banks are being accessed. Each separate memory access to the same memory bank will require extra wait states to be inserted into the CPU access cycles to allow for the RAS~ precharge time.

This application inserts 1 wait state in normal accesses of the 80286. The number of wait states can be adjusted through the WAITIN input of the DP8422A.

The logic shown in this application note forms a complete 80286 memory sub-system, no other logic is needed. This sub-system automatically takes care of:

- A. Arbitration between Port A, Port B, and refreshing the DRAM;
- B. The insertion of wait states to the processor (Port A and Port B) when needed (i.e., if RAS~ precharge is needed, refresh is happening during a memory access, the other Port is currently doing an access . . . etc);

- C. Performing byte writes and reads to the 16-bit words in memory.

It is important that the 74AS00 NAND gates (U1) be in the same package so these delays (CLK~, S01) track each other.

By using the "output control" pins of some external latches (74AS373's), this application can easily be used in a dual access application. The addresses could be tri-stated through these latches, the write input (WIN~), lock input (LOCK~), and ECAS~0-3 inputs must also be able to be tri-stated (a 74AS244 could be used for this purpose). By multiplexing the above inputs (through the use of the above parts and similar parts for Port B) the DP8422A can be used in a dual access application. If this design is used in a dual access application the tRAC and tCAC (required RAS and CAS access time required by the DRAM) will have to be recalculated since the time to RAS and CAS is longer for the dual access application (see TIMING section of this application note).

Also, throughout this application note the symbol '~' has been used to denote and active low signal. For example RAS~0 refers to the active low RAS0 output of the DP8421A. For even higher system performance an 'E' speed PAL can be used.

III. DESCRIPTION OF DESIGN # 2, 80286 OPERATING AT UP TO 40 MHz (80286-20) WITH ZERO WAIT STATES USING PAGE MODE DRAMs

This design is very similar with respect to design #1 except for the following differences.

The memory banks are interleaved on page (1024 word) boundaries. This means that the address bit (A11) is tied to the bank select input of the DP8421A (B1).

Address bit A0 is used, along with Bus High Enable (BHE), to produce the two byte select ECAS~0,1 strobes. These byte select strobes (ECAS~0,1) are logically "ORed" with the DP8421A CAS~ outputs to produce the byte selecting CAS~ inputs to the DRAMs.

If the majority of accesses made by the 80286 are sequential and within a page, the 80286 in conjunction with the page detector (74ALS6311) allow zero wait state accessing. Each in-page memory access is completed using page mode (toggling the CAS~ inputs).

As in design #1 it is important that the 74AS00 NAND gates (U1) be in the same package so the delays (CLK~, S01) track each other. For even higher system performance an 'E' speed PAL could be used.

IV. 80286 DESIGNS # 1 AND # 2 PROGRAMMING MODE BITS

Programming Bits	Description
R0 = 0	RAS~ low two clocks, RAS~
R1 = 1	precharge of two clocks. If more RAS~ precharge is desired the user should program three periods of RAS~ precharge.
R2 = 0	DTACK~ 1/2 is chosen.
R3 = 1	DTACK~ follows the access RAS~ low.
R4 = 0	No WAIT states during burst accesses.
R5 = 0	
R6 = 0	If WAITIN~ = 0, add one clock to DTACK~. WAITIN~ may be tied high or low in this application depending upon the number of wait states the user desires to insert into the access.
R7 = 1	Select DTACK~.
R8 = 1	Non-interleaved Mode.
R9 = X	
C0 = X	Select based upon the input
C1 = X	"DELCLK" frequency. Example:
C2 = X	if the input clock frequency is
C3 = X	16 MHz then choose C0, 1, 2 = 0, 1, 0 (divide by eight, this will give a frequency of 2 MHz).
C4 = 1	RAS banks selected by "B1".
C5 = 0	This mode allows two RAS~
C6 = 1	outputs to go low during an access, and allows byte writing in 16 bit words.
C7 = 1	Column address setup time of 0 ns.
C8 = 1	Row address hold time of 15 ns.
C9 = 1	Delay CAS~ during write accesses to one clock after RAS~ transitions low.
B0 = 1	Fall through latches.
B1 = 1	Access mode 1.
ECAS~0 = 1	Allow CAS~ to be extended after RAS~ transitions high. Also, allow the WE~ output to be used as a refresh request (RFRQ~) output indicator.

0 = Program with low voltage level


1 = Program with high voltage level

X = Program with either high or low voltage level (don't care condition)

V. 80286 TIMING CALCULATIONS FOR DESIGNS # 1 AND # 2 AT 32 MHz (80286-16) WITH ONE WAIT STATE DURING NORMAL ACCESSES AND ZERO WAIT STATES IN PAGE MODE ACCESSES (DESIGN # 2 ONLY). THE WAITIN~ INPUT OF THE DP8422A SHOULD BE TIED LOW.

- Minimum S01 high setup time to CLK~ high ('D' speed PAL needs 8 ns):
31.25 ns (one clock period, 32 MHz) - 20 ns (maximum 80286 S0~, S1~ delay, #12a) - 1 ns (maximum skew between CLK~ and S0~, S1~ since both gates are in the same package) = 10.25 ns.
- Maximum address valid time (with respect to CLK~ high during phase 1 in Ts):
62.5 ns (two clocks 32 MHz) - 31 ns (80286 address valid delay from previous clock period, #15) + 1 ns (minimum CLK~ valid delay, 74AS00) = -1.25 ns (before CLK~ high phase 1 in Ts).
- Minimum address setup time to ADS~ low (DP8421A-25 needs 14 ns, #404):
31.25 ns (one clock period) + 1.25 ns (from #2 calculation above) + 2 ns (minimum ADS~ valid delay from CLK~ high, beginning of phase 2 in Ts) = 34.5 ns address setup.
- Minimum CS setup time to ADS~ low (DP8421A-25 needs 5 ns, #401): 34.5 ns (#3 above) - 10 ns (max 74ALS138 decoder) = 24.5 ns.
- Determining tRAC during a normal access (RAS~ access time needed by the DRAM):
156.25 ns (five clock (CLK) periods to do the access) - 4.5 ns (max delay 74AS00 for CLK~) - 8 ns (max 'D' speed PAL clocked output delay for ADS~ from CLK~) - 29 ns (ADS~ to RAS~ low max, DP8421A-25 #402) - 7 ns (80286 data setup time #8) - 7 ns (74F245 max delay) = 100.75 ns.
Therefore the tRAC of the DRAM must be 100.75 ns or less.
- Determining tCAC during a normal access (CAS~ access time) and column address access time needed by the DRAM:
156.25 ns (five clock (CLK) periods to do the access) - 4.5 ns (max delay 74AS00 for CLK~) - 8 ns (max 'D' speed PAL clocked output delay for ADS~ from CLK~) - 82 ns (ADS~ to RAS~ low max, DP8421A-25 #402) - 7 ns (80286 data setup time #8) - 7 ns (74F245 max delay) = 47.75 ns.
Therefore the tCAC and the column address access time of the DRAM must be 47.75 ns or less.
- Determining the column address setup time to CAS~0-3 low (0 ns needed by the DRAMS) during burst mode accesses for zero wait states (DESIGN # 2 ONLY):
31.25 ns (phase 1 in Ts) + 1.25 ns (#2 above, address valid with respect to CLK~ beginning of phase 1 in Ts) + 2 ns (minimum 'D' speed PAL clocked output delay from CLK~, ECAS~0,1) + 2 ns (74AS32 min delay to CAS~0-3 low) = 36.5 ns.
This gives 1.5 ns column address setup time to CAS~0-3 low (36.5 ns - 35 ns 8421A-25 column address input to output valid, #26).

Interfacing the 80286 to the 8421A



TL/F/10442-1

8. Determining the tCAC (CAS~ access time) needed during burst mode accesses for zero wait states (DESIGN #2 ONLY):

93.75 ns (three clocks of CLK) - 4.5 ns (74AS00 max delay, CLK~) - 8 ns ('D' speed PAL clocked output delay from CLK~, ECAS~0,1) - 10 ns (74AS32 max delay to CAS~0-3 low) - 7 ns (80286 data setup time #8) - 7 ns (74F245 max delay) = 57.25 ns tCAC needed.

9. Determining the column address access time needed during burst mode accesses for zero wait states (DESIGN #2 ONLY):

57.25 ns (#8 above, tCAC needed by the DRAM) + 1.5 ns (#7 above, column address setup time to CAS~0-3 low) = 58.75 ns.

10. Minimum SRDY~ (Synchronous ReadY) setup time to CLK low (80286 SRDY input needs 15 ns, #11):

62.5 ns (two clock periods) - 4.5 ns (74AS00 max delay, CLK~) - 10 ns ('D' speed PAL combinational output max delay to SRDY~ low) = 48 ns.

Note: Calculations can be performed for different frequencies, different logic (ALS or CMOS ... etc), and/or different combinations of wait states by substituting the appropriate values into the above equations.

VI. 80286 PAL INPUT AND OUTPUT DESCRIPTIONS FOR DESIGNS #1 AND #2

Inputs:

- CLK~ The inverted clock (CLK) of the 80286.
 PCLK The half speed clock of the 80286, produced by the 82284.
 S01 The 80286 S0~ 'NANDed' with S1~.
 S0~ The S0~ output of the 80286.
 WIN~ The 80286 S0~ input low latched throughout the access cycle.
 CS~ The DRAM chip select generated from the 80286 addresses.
 DT12~ The DTACK~ output of the 8421A.
 A0 The least significant address bit (low byte enable) from the 80286.
 BHE~ The high byte enable from the 80286.
 RFRQ~ The refresh request output from the 8421A.
 HSA~ The High Speed Access output (comparison equal) from the 74ALS6311.
 OE~ Output enable of the PAL®.

Outputs:

- ECAS~0 The low byte CAS~ enable, this output also toggles during page mode accesses in design #2.
 ECAS~1 The high byte CAS~ enable, this output also toggles during page mode accesses in design #2.
 SRDY~ This is the ready input to the 80286, it is used to insert wait states into 80286 access cycles.
 8420CLK~ This is the CLOCK and DELCLK input to the 8421A. This clock runs at half of the 80286 CLK frequency.
 ADS~ This is the ADS~ and AREQ~ inputs to the 8421A. In design #2 this input stays low thru multiple accesses as long as the accesses are within a page.

NOACC~ This PAL output is low at the end of an 80286 access and stays low until the next access starts.

LREQ~ In Design #2 this output latches that an access request occurred (from the 80286) during an out-of-page access or refresh request during page mode accessing.

WIN~ The latched S0~ output from the 80286.

ENX~ The PAL output used to enable the data transceivers.

80286 PAL EQUATIONS (DESIGN #1)

1. Up to 40 MHz (80286-20)

PAL16R6D

CLK~ PCLK S01 S0~ CS~ DT12~ A0 BHE~ NC3 GND
 OE~ ECAS~1 WIN~ ENX~ SRDY~ ADS~ NOACC~
 8420CLK~ ECAS~0 VCC

If (V_{CC}) / ECAS~0 = /CS~*S01*S0~/A0*8420CLK~ ;READ
 + /CS~/ADS~/DT12~
 *A0*8420CLK~ ;WRITE
 + /ECAS~0*/ADS~
 + /ECAS~0*/SRDY~

If (V_{CC}) / ECAS~1 = /CS~*S01*S0~/BHE~*8420CLK~ ;READ
 + /CS~/ADS~/DT12~*
 /BHE~*8420CLK~ ;WRITE
 + /ECAS~1*/ADS~
 + /ECAS~1*/SRDY~

/8420CLK~ := /PCLK

/NOACC~ := /SRDY~/ADS~
 + /NOACC~/PCLK
 + /NOACC~/CS~/ADS~
 + /NOACC~/S01

/ADS~ := /CS~*S01*PCLK
 + /ADS~*SRDY~

/SRDY~ := /CS~/ADS~/DT12~*NOACC~/PCLK

+ /SRDY~/ADS~*NOACC~

/ENX~ := /CS~/ADS~

/WIN~ := /S0~*S01
 + /WIN~*NOACC~
 + /WIN~/PCLK

80286 PAGE MODE PAL EQUATIONS (DESIGN #2)

2. Up to 40 MHz (80286-20)

PAL16R6D

CLK~ PCLK S01 WIN~ CS~ DT12~ RFRQ~ HSA~
 A0 GND
 OE~ BHE~ ADS~ LREQ~ NOACC~ 8420CLK~
 ECAS~1 ECAS~0 SRDY~ VCC

If (V_{CC}) / SRDY~ = /CS~/ADS~/DT12~*NOACC~*8420CLK~
 + /SRDY~/ADS~*NOACC~
 + /SRDY~/ADS~*8420CLK~

```

/ECAS~0 := /CS~*S01*WIN~/A0*/HSA~*PCLK                ;READ WITH ADS~ LOW
           +/CS~*S01*WIN~/A0*/HSA~*ADS~*PCLK           ;READ WITH ADS~ HIGH
           +/CS~/LREQ~/A0*/HSA~*WIN~*PCLK              ;READ DELAYED ACCESS
           +/CS~/ADS~/SRDY~*NOACC~/A0*PCLK
           +/ECAS~0*/ADS~*NOACC~

/ECAS~1 := /CS~*S01*WIN~/BHE~/HSA~*PCLK                ;READ WITH ADS~ LOW
           +/CS~*S01*WIN~/BHE~*HSA~*ADS~*PCLK         ;READ WITH ADS~ HIGH
           +/CS~/LREQ~/BHE~/HSA~*WIN~*PCLK            ;READ DELAYED ACCESS
           +/CS~/ADS~/SRDY~*NOACC~/BHE~*PCLK
           +/ECAS~1*/ADS~*NOACC~

/8420CLK~ := /PCLK


/NOACC~ := /SRDY~/ADS~
          +/NOACC~/PCLK
          +/NOACC~*CS~/ADS~
          +/NOACC~/S01

/LREQ~ := /CS~*S01*HSA~/ADS~
          +/CS~*S01*/RFRQ~/ADS~
          +/LREQ~*ADS~

/ADS~ := CS~*S01*ADS~*RFRQ~*PCLK
        +/LREQ~/HSA~*PCLK
        +/ADS~*NOACC~
        +/ADS~/NOACC~*RFRQ~/HSA~
        +/ADS~/NOACC~/PCLK


```

80286/DP8421A Page Mode Timing (Design # 1)



TL/F/10442-2


Interfacing 80286/8421A Using Page Mode Accessing (Design #2)



TL/F/10442-3


©At high frequencies (CLK > 32 MHz) the WIN~ input may need to be sampled by a flip-flop (clocked by 8420CLK~) before being input to the PAL to meet the setup requirements of the PAL inputs. This would have the effect of delaying ECAS~0,1 becoming valid by one clock period (CLK~) during read accesses, this would not affect the performance of this interface.

80286/DP8421A Page Mode Timing (Design # 2)



7-8B

80286/DP8421A Page Mode Timing (Design # 2)



TL/F/10442-5

7-89

A PAL Interface for a Dual Access DP8422A/68030/74F632 Error Detecting and Correcting Memory System

National Semiconductor
Application Note 535



I INTRODUCTION

This application note describes a 3 PAL design that interfaces two 68030 microprocessors, both synchronous to the same system clock, to a DP8422A DRAM controller and a 74F632 Error Detection and Correction (EDAC) chip. It is assumed that the reader is already familiar with the 68030 CPU, the DP8422A DRAM controller, the 74F632 EDAC, and the basics of PAL design. The National Semiconductor DP8402A EDAC chip can be used in place of the 74F632 though it is a slower device.

This application note supports the following types of memory accesses:

1. Read accesses with 6 wait states inserted (8 clock periods total in the synchronous mode read access), any single bit errors are automatically corrected before sending the data to the CPU (EDAC unit in always correct mode/error monitoring mode is also described);
2. Write accesses with 3 wait states inserted (5 clock periods total in the synchronous mode write access);
3. Byte write accesses with 7 wait states inserted (9 clock periods total in the synchronous mode byte write access);
4. Burst read accesses with 3 wait states in the burst portion of the access (4 clock periods total per synchronous mode burst read memory access);
5. Scrubbing during DRAM refreshes (6 clock periods total during the refresh if no errors, 8 clock periods total during the refresh if any errors), any single bit errors are corrected. The corrected word is then written back to the DRAM.

II DESCRIPTION OF 25 MHz DUAL ACCESS 68030 SYSTEM INTERFACED TO THE DP8422A AND THE 74F632

This design allows two 68030 microprocessors to access a common error corrected dynamic memory system. The error corrected memory system is implemented using the 74F632 EDAC chip in the always correct mode. Whichever 68030 accessed the memory last has a higher priority. Both 68030s are interfaced to the DRAM in the synchronous mode of operation (the accesses are terminated with the 68030 STERM \sim input). This allows the DRAM system to support burst mode accesses.

During read accesses the data is always processed through the EDAC chip (always correct type of system). If a single bit error occurs during a read access this design guarantees correct data to the CPU, but does not write the corrected data back to the DRAM. Single bit soft errors in memory are only corrected (written back to memory) during scrubbing type refreshes. The memory is scrubbed often enough that the probability of accumulating two soft errors in memory is very unlikely.

During read accesses the data is always processed through the 74F632 EDAC chip (i.e., the EDAC data buffers are enabled to provide the data to the CPU). The 74F632 is always put into latch and correct mode during read accesses, even though the data from the memory may be correct. This al-

lows CAS \sim to be toggled early (before the CPU has sampled the data), during burst mode accesses, to start accessing the next word of the burst access.

This design drives two banks of DRAM, each bank being 39 bits in width (32 data bits plus 7 check bits) giving a maximum memory capacity of 32 Mbytes of error corrected memory (using 4 M-bit x 1 DRAMs). By choosing a different RAS \sim and CAS \sim configuration mode (see programming mode bits section of DP8422A data sheet) this application can support 4 banks of DRAM, giving a memory capacity of 64 Mbytes (using 4M-bit x 1 DRAMs, NOTE that when driving 64 Mbytes the timing calculations will have to be adjusted to the greater capacitive load).

The memory banks are interleaved on every four word (32-bit word) boundary. This means that the address bit (A4) is tied to the bank select input of the DP8422A (B1).

Address bits A3,2 are tied to the highest row and column address inputs (R9, C9 for 1 Mbit DRAMs) to support burst accesses using nibble mode DRAMs. Nibble mode DRAMs must be used! The reason for this is that nibble mode DRAMs support address wrap-around during a burst access. Address wrap-around is needed during an internal cache miss where the 68030 starts a burst memory access on a non-page boundary (i.e., the first of a 4 word burst may have the least significant address bits, "A3,A2" = 10). Given this condition, the CPU expects word 2, word 3, word 0, word 1. On incrementing from word 3 to word 0 the address bit A4 must not change (the nibble page must remain the same). Nibble mode DRAMs support the address wrap-around feature.

Address bits A1, A0 are used to produce the four byte select data strobes, used in byte reads and writes. If the majority of accesses made by the 68030 are sequential, the 68030 can be doing burst accesses most of the time. Each burst of four words can alternate memory banks (address bit A4 tied to DP8422A pin B1), allowing one memory bank to be precharging (RAS \sim precharge) while the other bank is being accessed. This is a higher performance memory system than a non-interleaved memory system (bank select on the higher address bits). Each separate memory access to the same memory bank will generally require extra wait states to be inserted into the CPU access cycles to allow for the RAS \sim precharge time.

The logic shown in this application note forms a complete 68030 memory sub-system, no other logic is needed. This sub-system automatically takes care of:

- A. arbitration between Port A, Port B, and refreshing the DRAM;
- B. the insertion of wait states to the processor (Port A and Port B) when needed (i.e., if RAS \sim precharge is needed, refresh is happening during a memory access, the other Port is currently doing an access . . . etc.);

C. performing byte writes and reads to the 32-bit words in memory;

D. normal and burst access operations.

By making use of the enable input on the 74AS244 buffer, this application allows dual access applications. The addresses and chip select are TRI-STATE® through this buffer, the write input (WIN~), lock input (LOCK~), and ECAS0-3 ~ inputs must also be able to be TRI-STATE (another 74AS244 could be used for this purpose). By multiplexing the above inputs (through the use of the above parts and similar parts for Port B) the DP8422A allows dual accessing to be performed.

III ANOTHER OPTION FOR A 68030 25 MHz DUAL ACCESS EDAC DESIGN: THE EDAC ERROR MONITORING METHOD IN CONJUNCTION WITH THE 68030 ASYNCHRONOUS LATE RETRY FEATURE

The 68030 dual access EDAC system design could use the error monitoring method in conjunction with the 68030 asynchronous late retry feature, instead of the always correct method (design shown in this application note). The error monitoring method can yield a slight improvement in system performance.

By using the error monitoring method of error correction single read accesses or the first read access during a burst access can be shortened by one clock period, allowing a synchronous read access to have only 5 wait states inserted, 7 clock periods total (compared to 6 wait states, 8 clock periods total when doing the always correct method). All other types of accesses (burst reads, byte writes, word writes, refresh scrubbing) will execute in the same number of clock cycles, and in the same manner as described in this application note.

Read accesses can save one wait state because the data from the DRAM memory is assumed to be correct in the error monitoring system design. Therefore the DRAM data is given directly to the CPU instead of running it through the EDAC chip as was done in the always correct method.

In order to do this design it is required that the asynchronous late retry feature of the 68030 and registered transceivers (74F646) be employed.

The asynchronous late retry feature of the 68030 involves pulling the 68030 input signals "BERR~ and HALT~" both low before the falling clock edge of the last clock cycle of the access. Given that this is done the 68030 will suspend all bus activity until HALT~ is brought high and then will retry the aborted bus cycle (unless that access is not currently needed by the CPU). This feature is useful for the case where an error is detected in the DRAM data. In this case BERR~ and HALT~ are brought low until the data from the DRAM is corrected (by the EDAC chip) and written back to the DRAM. BERR~ and HALT~ are then brought high to continue CPU processing.

Registered transceivers (74F646) are necessary during burst mode read accesses because CAS~ transitions high before the CPU has sampled the DRAM data. The registered transceivers hold the data valid until the CPU samples it during these cases.

A read, read with a single bit error, and burst read access timing are shown at the end of this application note implementing the error monitoring method. The user can see how these access cycles differ from the always correct method access cycles.

IV 68030 25 MHz DUAL ACCESS DESIGN, PROGRAMMING MODE BITS

Programming Bits	Description
R0 = 1	RAS~ low four clocks, RAS~ precharge of three clocks
R1 = 1	
R2 = 1	DTACK~ 1 is chosen. DTACK~ low first rising CLK edge after access RAS~ is low.
R3 = 0	
R4 = 0	No WAIT states during burst accesses
R5 = 0	
R6 = 0	If WAITIN~ = 0, add one clock to DTACK~. WAITIN~ may be tied high or low in this application depending upon the number of wait states the user desires to insert into the access.
R7 = 1	Select DTACK~
R8 = 1	Non-interleaved mode
R9 = X	
C0 = X	Select based upon the input "DELCLK" frequency. Example: if the input clock frequency is 20 MHz then choose C0,1,2 = 0,0,0 (divide by ten, this will give a frequency of 2 MHz). If DELCLK of the DP8422A is over 20 MHz do an initial divide by two externally and then run that output into the DELCLK input and choose the correct divider.
C1 = X	
C2 = X	
C3 = X	
C4 = 0	
C5 = 0	RAS~ groups selected by "B1". This mode allows two RAS~ outputs to go low during an access, and allows byte writing in 32-bit words.
C6 = 1	
C7 = 1	Column address setup time of 0 ns
C8 = 1	Row address hold time of 15 ns
C9 = 1	Delay CAS~ during write accesses to one clock after RAS~ transitions low
B0 = 1	Fall-thru latches
B1 = 1	Access mode 1
ECAS0~ = 0	Non-extend CAS~
0	= Program with low voltage level
1	= Program with high voltage level
X	= Program with either high or low voltage level (don't care condition)

V 68030 25 MHz WORST CASE TIMING CALCULATIONS

The worst case access is an access from Port B. This occurs because the time to RAS~ and CAS~ low is longer for the Port B access than; a Port A access, a refresh with scrubbing access, or an access which has been delayed from starting (due to refresh, RAS~ precharge time, or the other Port accessing memory).

A. Worst case time to RAS~ low from the beginning of an access cycle:

40 ns (T1 clock period of 68030) + 10 ns (PAL16R4D maximum combinational output delay to produce AREQB~) + 41 ns (DP8422A-25 parameter #102, AREQ~ to RAS~ delay maximum) = 91 ns

B. Worst case time to CAS~ low from the beginning of an access cycle:

40 ns + 10 ns + 94 ns (DP8422A-25 parameter #118a, AREQB~ to CAS~ delay maximum) = 144 ns

C. Worst case time to DRAM data valid:

144 ns (from "B" above, maximum time to CAS~) + 50 ns (CAS~ access time "t_{CAC}" for a typical 100 ns DRAM) = 194 ns

D. Worst case time to data valid on the EDAC data bus:

194 ns (from "C" above) + 7 ns (74AS244 maximum delay) = 201 ns

E. Worst case time until the error flags are valid from the 74F632:

201 ns (from "D" above) + 31 ns (74F632 maximum time to error flags valid) = 232 ns

F. Worst case time until corrected data is valid from the 74F632:

201 ns (from "D" above) + 28 ns (74F632 maximum time from data in to corrected data out) = 229 ns

G. Worst case time until corrected data is available at the CPU:

229 ns (from "F" above) + 7 ns (74F245 maximum delay) = 236 ns

VI 68030 25 MHz DUAL ACCESS DESIGN, TIMING CALCULATIONS

1. Minimum ADS~ low setup time to CLOCK~ high for DTACK~ logic to work correctly (DP8422A-25 needs 25 ns, parameter #400b):

40 ns (one clock period) - 10 ns (PAL16R4D combinational output maximum that produces AREQ~, ADS~) = 30 ns

2a. Minimum address setup time to ADS~ low (DP8422A-25 needs 14 ns, parameter #404):

40 ns (one clock period) - 20 ns (assumed 68030 max time to address valid from CLK high) - 6.2 ns (74AS244 buffer delay max) + 2.5 ns (minimum PAL16R4D combinational output delay that produces AREQ~, ADS~) = 16.3 ns

2b. Minimum address setup time to CLK high (used in #3B calculation below):

40 ns (one clock period) - 20 ns (assumed 68030 max time to address valid from CLK high) - 6.2 ns (74AS244 buffer delay max) = 13.8 ns

3a. Minimum CS~ setup time to ADS~ low (DP8422A-25 needs 5 ns, parameter #401):

16.3 ns (#2a) - 9 ns (max 74AS138 decoder) = 7.3 ns

3b. Minimum CS~ setup time to CLK high (PAL equations need 0 ns):

13.8 ns (#2b) - 9 ns (max 74AS138 decoder) = 4.8 ns

4. Determining t_{RAC} during a normal access (RAS~ access time needed by the DRAM):

200 ns (five and one-half clock periods to get data from the DRAM to the 74F632 data inputs) - 3 ns (74F632 data setup time to mode input S0 high) + 2.5 ns (minimum PAL16R4D combinational output delay for "S0") - 84 ns (from "A" of worst case times, from the beginning of the access to RAS~ low) - 6.2 ns (74F244 DRAM buffer delay maximum) = 129.3 ns

Therefore the t_{RAC} of the DRAM must be 129.3 ns or less.

5. Determining t_{CAC} during a normal access (CAS~ access time) and column address access time needed by the DRAM:

220 ns (five and one-half clock periods to get data from the DRAM to the 74F632 data inputs) - 3 ns (74F632 data setup time to mode input S0 high) + 2.5 ns (minimum PAL16R4D combinational output delay for "S0") - 138 ns (from "B" of worst case times, from the beginning of the access to CAS~ low) - 6.2 ns (74F244 DRAM buffer delay maximum) = 75.3 ns

Therefore the t_{CAC} of the DRAM must be 75.3 ns or less.

6. Determining the nibble mode access time needed during a burst access:

100 ns (two and one-half clock periods to do the burst) - 8 ns (PAL16R4D clocked output delay maximum for ENCAS~ output) - 27 ns (DP8422A-25 ECASn~ to CASn~ asserted maximum, parameter #14) - 3 ns (74F632 data setup time to mode input S0 high) + 2.5 ns (minimum PAL16R4D combinational output delay for "S0") - 6.2 ns (74F244 DRAM buffer delay maximum) = 58.3 ns

Therefore the nibble mode access time of the DRAM must be 58.3 ns or less

7. Maximum time to DTACK1~ low (PAL16R4D needs 10 ns setup to CLK):

40 ns (One clock) - 28 ns (DTACK2~ low from CLK high on DP8422A-25, parameter #18) = 12 ns

8. Minimum STERM~ setup time to CLK (0 ns to CLK rising edge is needed by the 68030):

20 ns (one-half clock period) - 10 ns (PAL16R4D combinational output maximum) = 10 ns

****Note:** That calculations can be performed for different frequencies and/or different combinations of wait states by substituting the appropriate values into the above equations.

VII PAL INPUT DESCRIPTIONS

BCLK	System Clock
CLK	System Clock
CSA~	Chip Select from Port A 68030
ASA~	Address Strobe from Port A 68030
CSASA~	Chip selected access request from Port A 68030
CSB~	Chip Select from Port B 68030
ASB~	Address Strobe from Port B 68030
DTACK~	Data Transfer ACKnowledge for Port B accesses
ATACKB~	Transfer ACKnowledge for Port B accesses
R	Read/Write~ (R/W~) indicator from the currently granted CPU
CBREQ~	Cache Burst REQuest indicator from the currently granted CPU
WCBREQ~	When low this signal indicates either a write access or a non-burst access
RFIP~	Indicates that a DRAM refresh is in progress
RAS0~	RAS0~ output from the DP8422A DRAM controller
WORD~	Indicates a word access (32 bits) as opposed to a byte or multi-byte access (less than 32 bits)
GRANTB	GRANTB output from the DP8422A DRAM controller, when high this output indicates that Port B currently is granted to access the DRAM

VIII PAL OUTPUT DESCRIPTIONS

AREQ~	DRAM Access REQuest for Port A 68030
AREQB~	DRAM Access REQuest for Port A 68030
COUNT~	The enable for the shift register counter (outputs D1-6~)
D1-6~	Shift register counter, these outputs are used to drive the PAL control outputs in the proper sequence for each access (Port A, Port B, refresh) and are clocked outputs
ENCAS~	This output, when low, enables the CAS~ outputs of the DP8422A DRAM controller and is a clocked output
EXRF~	This output is used to Extend the ReFresh cycle to allow an access from one of the banks of DRAM, if an error occurs (ERR~ low) the refresh cycle is extended even longer to allow the corrected data to be written back to memory
S0~	This output controls the S0 mode input of the 74F632
S1~	This output controls the S1 mode input of the 74F632
TRAN_EN~	This output is used to enable the data transceivers for the currently enabled Port (A or B)
OEB~	This output is used to drive the OEB0-3~ inputs of the 74F632 to provide byte output control of the latched corrected data
OECB~	This output controls when to enable the check bits out of the 74F632
LEDB0~	This output is used to latch the corrected data in the output latches of the 74F632

STERMA~	This output is used to insert synchronous wait states to the Port A 68030
STERMB~	This output is used to insert synchronous wait states to the Port B 68030
SERR~	This output latches the fact that the 74F632 detected an error in the data it read from the DRAM
BERR~	This output latches that the 74F632 detected a multiple bit error in the data it read from the DRAM
WE~	This output controls write enable to the DRAMs

IX 68030 25 MHz DUAL ACCESS EDAC SYSTEM DESIGN PAL EQUATIONS IN ABEL FORMAT

DP1 device "PAL16R4D"

BCLK	pin 1;	VCC	pin 20;
CLK	pin 2;	AREQ~	pin 19;
CSASA~	pin 3;	AREQB~	pin 18;
CSB~	pin 4;	D1~	pin 17;
ASB~	pin 5;	D2~	pin 16;
DTACK~	pin 6;	D3~	pin 15;
ATACKB~	pin 7;	ENCAS~	pin 14;
WCBREQ~	pin 8;	COUNT~	pin 13;
RFIP~	pin 9;	RAS0~	pin 12;
GND	pin 10;	OE~	pin 11;

EQUATIONS

IAREQ~ = ICSASA~ & CLK
 #IAREQ~ & ICSASA~
 #IAREQ~ & ICLK;

IAREQB~ = ICSB~ & IASB~ & CLK
 #IAREQB~ & ICSB~ & IASB~
 #IAREQB~ & ICLK;

ICOUNT~ = IAREQ~ & IDTACK~ & ICSASA~
 #IAREQB~ & IATACKB~ & IASB~
 #IRFIP~ & IRAS0~;

ID1~ := IAREQ~ & IDTACK~
 #IATACKB~ & IAREQB~
 #IRFIP~ & IRAS0~;

ID2~ := ID1~ & D3~ & ICOUNT~
 #D3~ & IAREQ~ & IDTACK~ & RFIP~;

ID3~ := ID2~ & ICOUNT~;

IENCAS~ := IWCBREQ~
 # D1~
 # ID2~
 # D3~
 # IRFIP~;

DP2 device "PAL16L8D"

BCLK	pin 1;	VCC	pin 20;
R	pin 2;	EXRF~	pin 19;
WORD~	pin 3;	S0	pin 18;
GRANTB	pin 4;	S1	pin 17;
RFIP~	pin 5;	TRAN_EN~	pin 16;
SERR~	pin 6;	OEB~	pin 15;
D2~	pin 7;	OECB~	pin 14;
D5~	pin 8;	STERMA~	pin 13;
D6~	pin 9;	STERMB~	pin 12;
GND	pin 10;	OE~	pin 11;

EQUATIONS

$!EXRF \sim = !RFIP \sim \& S1 \& !D2 \sim \& D5 \sim \& D6 \sim \&$
 $SERR \sim$
 $\# !EXRF \sim \& !RFIP \sim \& S1 \& D5 \sim \& D6 \sim$
 $\# !RFIP \sim \& !D5 \sim \& !SERR \sim;$

$!S0 = !R \& !WORD \sim \& !RFIP \sim$
 $\# !D2 \sim \& !D5 \sim$
 $\# !S0 \& !BCLK$
 $\# !D5 \sim \& !BCLK$
 $\# !S0 \& !D5 \sim$
 $\# !S0 \sim \& !D6 \sim$
 $\# !S1 \& !SERR \sim \& !RFIP \sim;$

$!S1 = !R \& !WORD \sim \& !RFIP \sim$
 $\# !D5 \sim \& !BCLK$
 $\# !S1 \& !D5 \sim$
 $\# !S1 \& !D6 \sim \& !R \& !WORD \sim$
 $\# !S1 \& !D6 \sim \& !RFIP \sim$
 $\# !S1 \& !SERR \sim \& !RFIP \sim;$

$!TRAN_EN \sim = R \& !D5 \sim \& !BCLK \& !RFIP \sim$
 $\# !TRAN_EN \sim \& R \& !D5 \sim \& !D6 \sim \& !RFIP \sim$
 $\# R \& !D5 \sim \& !STERMA \sim \& !RFIP \sim$
 $\# R \& !D5 \sim \& !STERMB \sim \& !RFIP \sim$
 $\# !R \& !WORD \sim \& !S1 \& !RFIP \sim$
 $\# !R \& !WORD \sim \& !D5 \sim \& !BCLK \& !RFIP \sim$
 $\# !TRAN_EN \sim \& !R \& !WORD \sim \& !D5 \sim \&$
 $!RFIP \sim$
 $\# !TRAN_EN \sim \& !R \& !WORD \sim \& !D6 \sim \&$
 $!RFIP \sim;$

$!OEB \sim = R \& !D5 \sim \& !BCLK$
 $\# !OEB \sim \& R \& !D5 \sim$
 $\# !RFIP \sim \& !D5 \sim \& !BCLK \& !SERR \sim$
 $\# !OEB \sim \& !RFIP \sim \& !D5 \sim \& !SERR \sim$
 $\# !OEB \sim \& !RFIP \sim \& !D6 \sim \& !SERR \sim$
 $\# !R \& !WORD \sim \& !D5 \sim \& !BCLK$
 $\# !OEB \sim \& !R \& !WORD \sim \& !D5 \sim$
 $\# !OEB \sim \& !R \& !WORD \sim \& !D6 \sim;$

$!OECB \sim = !R \& !WORD \sim \& !RFIP \sim \& !S1$
 $\# !RFIP \sim \& !D5 \sim \& !BCLK \& !SERR \sim$
 $\# !OECB \sim \& !RFIP \sim \& !D5 \sim \& !SERR \sim$
 $\# !OECB \sim \& !RFIP \sim \& !D6 \sim \& !SERR \sim$
 $\# !R \& !WORD \sim \& !D5 \sim \& !BCLK$
 $\# !OECB \sim \& !R \& !WORD \sim \& !D5 \sim$
 $\# !OECB \sim \& !R \& !WORD \sim \& !D6 \sim;$

$!STERMA \sim = R \& !RFIP \sim \& !D5 \sim \& !D6 \sim \&$
 $!GRANTB \sim \& !BCLK$
 $\# !STERMA \sim \& R \& !RFIP \sim \& !D5 \sim \&$
 $!GRANTB \sim \& !BCLK$
 $\# !R \& !WORD \sim \& !RFIP \sim \& !D2 \sim \& !D6 \sim \&$
 $!GRANTB \sim \& !BCLK$
 $\# !STERMA \sim \& !R \& !WORD \sim \& !RFIP \sim \&$
 $!D2 \sim \& !D6 \sim !GRANTB \& !BCLK$
 $\# !R \& !WORD \sim \& !RFIP \sim \& !D5 \sim \& !D6 \sim \&$
 $!GRANTB \sim \& !BCLK$
 $\# !STERMA \sim \& !R \& !WORD \sim \& !RFIP \sim \& !D6 \sim \&$
 $!GRANTB \& !BCLK;$

$!STERMB \sim = R \& !RFIP \sim \& !D5 \sim \& !D6 \sim \&$
 $!GRANTB \sim \& !BCLK$
 $\# !STERMB \sim \& R \& !RFIP \sim \& !D5 \sim \&$
 $!GRANTB \sim \& !BCLK$
 $\# !R \& !WORD \sim \& !RFIP \sim \& !D2 \sim \& !D6 \sim \&$
 $!GRANTB \& !BCLK$
 $\# !STERMB \sim \& !R \& !WORD \sim \& !RFIP \sim \&$
 $!D2 \sim \& !D6 \sim !GRANTB \& !BCLK$
 $\# !R \& !WORD \sim \& !RFIP \sim \& !D5 \sim \& !D6 \sim \&$
 $!GRANTB \sim \& !BCLK$
 $\# !STERMB \sim \& !R \& !WORD \sim \& !RFIP \sim \&$
 $!D6 \& !GRANTB \& !BCLK;$

DP3 device "PAL16R4D"

BCLK	pin 1;	VCC	pin 20;
CLK	pin 2;	LEDB0 ~	pin 19;
S0 ~	pin 3;	SERR ~	pin 18;
S1 ~	pin 4;	WE ~	pin 17;
ERR ~	pin 5;	D4 ~	pin 16;
MERR ~	pin 6;	D5 ~	pin 15;
COUNT ~	pin 7;	D6 ~	pin 14;
D2 ~	pin 8;	BERR ~	pin 13;
D3 ~	pin 9;	OECB ~	pin 12;
GND	pin 10;	OE ~	pin 11;

EQUATIONS

$!LEDB0 = !D2 \sim \& !S0 \sim \& !S1 \sim \& !CLK$
 $\# !LEDB0 \sim \& !D3 \sim \& !S0 \sim$
 $\# !LEDB0 \sim \& !CLK$

$!SERR \sim = !D4 \sim \& !S0 \sim \& !S1 \sim \& !COUNT \sim \&$
 $!IERR \sim \& !CLK$
 $\# !SERR \sim \& !COUNT \sim;$

$!BERR \sim = !D4 \sim \& !S0 \sim \& !S1 \sim \& !COUNT \sim \&$
 $!MERR \sim \& !CLK$
 $\# !BERR \sim \& !COUNT \sim;$

$!WE \sim := !S1 \sim \& !D2 \sim \& !D3 \sim \& !COUNT \sim \& !OECB \sim;$

$!D4 \sim := !D3 \sim \& !COUNT \sim;$

$!D5 \sim := !D4 \sim \& !COUNT \sim;$

$!D6 \sim := !D5 \sim \& !COUNT \sim;$


Key: Reading PAL equations

EXAMPLE EQUATIONS:

$!AREQ \sim = !CSASA \sim \& !CLK$
 $\# !AREQ \sim \& !CSASA \sim$
 $\# !AREQ \sim \& !CLK \sim$

This example reads: the output "AREQ ~" will transition low given that one of the following conditions are valid;

1. the input "CSASA ~" is low AND the input "CLK" is high, OR
2. the output "AREQ ~" is low AND the input "CSASA ~" is low, OR
3. the output "AREQ ~" is low AND the input "CLK" is low.




TL/F/9729-1

Control logic in this system needs the following: 3 PAL's and some logic gates

*CBACK is tied low back to 68030

FIGURE 1. Block Diagram of Dual Access 68030 Error Detecting and Correcting (74F632) Memory System



*If **WORD** is low then 32 bits are being accessed from the memory system.
 If **WORD** is high then less than 32 bits are being accessed from the memory system.

FIGURE 2. Control Logic for 68030 Dual Access EDAC Memory System

TL/F/9729-2




FIGURE 3. 68030 EDAC Read Access Timing

TL/F/9728-3

7-89





FIGURE 4. 68030 EDAC Burst Read Access Timing



TL/F/9729-5

FIGURE 5. 68030 EDAC Word Write Access Timing




FIGURE 6. 68030 EDAC Byte Write Access Timing

TL/F/9729-6




FIGURE 7. 68030 EDAC DRAM Refresh with Scrubbing

TL/F/9729-7




FIGURE 8. 68030 EDAC Write Access during Refresh Timing






FIGURE 9. 68030 EDAC Port B Access during Port A Access

TL/F/9729-9



TL/F/9729-10

FIGURE 10. 68030 EDAC Error Monitoring Method Using the Asynchronous Late Retry Feature of the 68030



TL/F/9729-11

FIGURE 11. 68030 EDAC Error Monitoring Method Using the Asynchronous Late Retry Feature of the 68030





Section 8
**Appendices/
Physical Dimensions**




Section 8 Contents

Appendix A—Boolean Logic Review	8-3
A.1 Basic Operators and Theorems	8-3
A.2 Derivation of a Boolean Expression	8-4
A.3 Minimization	8-6
A.4 K-Map Method	8-7
A.5 Sequential Circuit Elements	8-11
A.6 State Machine Fundamentals	8-12
A.7 Avoiding Logic Hazards	8-14
Appendix B—Theory of PLD Testing	8-16
B.1 Testing Methods	8-16
B.2 Test Generation Techniques	8-17
B.3 Response Evaluation Techniques	8-27
Physical Dimensions	8-32
Bookshelf	
Distributors	


Appendix A Boolean Logic Review

A.1 Basic Operators and Theorems


A gate is an electronic circuit which operates on one or more input signals to produce an output signal. There are three basic gates from which all other logic can be realized: AND, OR, and INVERTER gates. *Figure A.1.1* shows these three basic gates and their truth table.



Input		Output
A	B	F
0	0	0
0	1	0
1	0	0
1	1	1



Input		Output
A	B	F
0	0	0
0	1	1
1	0	1
1	1	1



Input	Output
A	F
0	1
1	0

FIGURE A.1.1. Basic Gates

To express the function of these gates by Boolean algebra, we need to define Boolean operators as follows:

- = Logical Equality
- \bar{x} Negate (Not, Invert, Complement)
- + OR (Sum)
- AND (Product)
- ⊕ Exclusive OR

The function of an AND gate in *Figure A.1.1* can be expressed as:

$$F = A \cdot B$$

The function of an OR gate and INVERTER can be expressed as:

$$F = A + B$$

and $F = \bar{A}$

Boolean operators are logical operators, which are different from arithmetic operators. For example, + is logical addition, • is logical multiplication. We call such equations Boolean equations or logic equations.

A number of logic theorems and laws will be used to manipulate and reduce logical equations. These theorems and laws are as follows:

- | | | |
|------------|-------------------------|-------------------|
| Theorem 1 | $A + 0$ | $= A$ |
| Theorem 2 | $A \cdot 0$ | $= 0$ |
| Theorem 3 | $A + 1$ | $= 1$ |
| Theorem 4 | $A \cdot 1$ | $= A$ |
| Theorem 5 | $A + A$ | $= A$ |
| Theorem 6 | $A \cdot A$ | $= A$ |
| Theorem 7 | $A + \bar{A}$ | $= 1$ |
| Theorem 8 | $A \cdot \bar{A}$ | $= 0$ |
| Theorem 9 | $\bar{\bar{A}}$ | $= A$ |
| Theorem 10 | $A + A \cdot B$ | $= A$ |
| Theorem 11 | $A \cdot (A + B)$ | $= A$ |
| Theorem 12 | $(A + B) \cdot (A + C)$ | $= A + B \cdot C$ |
| Theorem 13 | $A + \bar{A} \cdot B$ | $= A + B$ |

Commutative Law

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

Associative Law

$$A + B + C = (A + B) + C = A + (B + C)$$

$$A \cdot B \cdot C = (A \cdot B) \cdot C = A \cdot (B \cdot C)$$

Distributive Law

$$A + (B \cdot C \cdot D) = (A + B) \cdot (A + C) \cdot (A + D)$$

$$A \cdot (B + C + D) = A \cdot B + A \cdot C + A \cdot D$$

DeMorgan's Theorem

$$\overline{(A + B + C)} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

$$\overline{(A \cdot B \cdot C)} = \bar{A} + \bar{B} + \bar{C}$$

The complement of any Boolean expression, or a part of any expression, may be found by means of DeMorgan's theorem. Two steps are used to form a complement in this theorem:

1. OR symbols are replaced with AND symbols or AND symbols with OR symbols.
2. Each of the terms in the expression is complemented.

DeMorgan's theorem is one of the most powerful tools for engineering applications. It is very useful for designing with programmable logic devices because it provides a quick and simple conversion method between PRODUCT-OF-SUMS and SUM-OF-PRODUCTS expressions, which will be defined later.

A.2 Derivation of a Boolean Expression

Any logic expression can be reduced to a two-level form and expressed as either a SUM-OF-PRODUCTS (SOP) or PRODUCT-OF-SUMS (POS). Before we define SOP or POS, we need to define "terms".

1. **Product Term:** A product term is a single variable or the logical product of several variables. The variable may or may not be complemented.
2. **Sum Term:** A sum term is a single variable or the sum of several variables. The variables may or may not be complemented.
3. **Normal Term:** A normal term is a product or sum term in which no variable appears more than once.
4. **Minterm:** A minterm is a product term containing every variable once and only once (either true or complemented).
5. **Maxterm:** A maxterm is a sum term containing every variable once and only once (either true or complemented).

For example, the term $A \cdot B \cdot C$ is a product term; $A + B$ is a sum term; A is both a product term and a sum term; $A + B \cdot C$ is neither a product term nor a sum term; $A + \bar{B}$ is a sum term; $A \cdot \bar{B} \cdot \bar{C}$ is a product term; \bar{B} is both a sum term and a product term. We now define two most important forms:

1. **SUM-OF-PRODUCTS Expression:** A sum-of-products expression is a product term or several product terms logically added together.
2. **PRODUCT-OF-SUMS Expression:** A product-of-sums expression is a sum term or several sum terms logically multiplied together.

For example, the expression $\bar{A} \cdot B + A \cdot \bar{B}$ is a sum-of-products expression; $(A + B) \cdot (\bar{A} + \bar{B})$ is a product-of-sums expression.

One prime reason for using sum-of-products or product-of-sums expressions is their straightforward conversion to very simple gating networks. In their purest, simplest form they go into two-level networks, which are networks for which the longest path through which a signal must pass from input to output is two gates long.

When designing a logic circuit, the logic designer works from two sets of known values; the various states which the inputs to the logical network can take, and the desired outputs for each input condition. The logic expression is derived from these sets of values and the procedure is as follows:

1. Construct a table of the input and output values (Table A.2.1 left half).

- 2a. To derive a SUM-OF-PRODUCTS (SOP) expression:

A product term column is added listing the inputs A , B , and C according to their value in the input columns (Table A.2.1). Then the product terms from each row in which the output is a "1" are collected.

Therefore:

$$F = \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C + A \cdot B \cdot \bar{C} \quad (\text{Eq. A.2.1})$$

- 2b. To derive a PRODUCT-OF-SUMS (POS) expression:

A sum term column is added listing the inputs A , B , and C according to their *complement* value in the input columns (Table A.2.1). Then the sum terms from each row in which the output is "0" are collected.

Therefore:

$$F = (A + B + C) (A + B + \bar{C}) (\bar{A} + B + C) (\bar{A} + B + \bar{C}) (\bar{A} + \bar{B} + \bar{C}) \quad (\text{Eq. A.2.2})$$

Figure A.2.1 is the logic circuit derived from Eq. A.2.1 Figure A.2.2 is derived from Eq. A.2.2.

Eq. A.2.1 Can be simplified as shown below:

$$\begin{aligned} F &= \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C + A \cdot B \cdot \bar{C} \\ &= \bar{A} \cdot B (\bar{C} + C) + A \cdot B \cdot \bar{C} \\ &= \bar{A} \cdot B + A \cdot B \cdot \bar{C} \\ &= B (\bar{A} + A \cdot \bar{C}) \\ &= B (\bar{A} + \bar{C}) \\ &= \bar{A} \cdot B + B \cdot \bar{C} \end{aligned}$$

Eq. A.2.2 can be simplified as shown:

$$\begin{aligned} F &= (A + B + C) (A + B + \bar{C}) (\bar{A} + B + C) (\bar{A} + B + \bar{C}) (\bar{A} + \bar{B} + \bar{C}) \\ &= (A + B) (\bar{A} + B) (\bar{A} + \bar{C}) \\ &= B (\bar{A} + \bar{C}) \\ &= \bar{A} \cdot B + B \cdot \bar{C} \end{aligned}$$

TABLE A.2.1. Truth Table Eq. A.2.1 and Eq. A.2.2

Inputs			Outputs	Product Terms	Sum Terms
A	B	C	F		
0	0	0	0	$\bar{A} \bar{B} \bar{C}$	$A + B + C$
0	0	1	0	$\bar{A} \bar{B} C$	$A + B + \bar{C}$
0	1	0	1	$\bar{A} B \bar{C}$	$A + \bar{B} + C$
0	1	1	1	$\bar{A} B C$	$A + \bar{B} + \bar{C}$
1	0	0	0	$A \bar{B} \bar{C}$	$\bar{A} + B + C$
1	0	1	0	$A \bar{B} C$	$\bar{A} + B + \bar{C}$
1	1	0	1	$A B \bar{C}$	$\bar{A} + \bar{B} + C$
1	1	1	1	$A B C$	$\bar{A} + \bar{B} + \bar{C}$

The two final expressions obtained are identical and can be implemented by the circuit shown in *Figure A.2.3*. This is much simpler than the circuits in *Figures A.2.1* and *A.2.2*. This simplified procedure is called minimization.




FIGURE A.2.1. Logic Circuits of Eq. A.2.1

TL/L/9992-10




FIGURE A.2.2. Logic Circuits of Eq. A.2.2

TL/L/9992-11




FIGURE A.2.3. Simplified Logic Circuits

TL/L/9992-12

A.3 Minimization

Logic circuits can be represented by logic expressions or so called logic equations. As discussed, we can minimize the logic circuit through logic equations minimization. For example, *Figure A.3.1* can be expressed by Eq. A.3.1.

$$F = (A \cdot B \cdot C + D) \cdot (B + D) + A \cdot \bar{C} \cdot (B + D) \quad (\text{Eq. A.3.1})$$

By using the theorems and laws mentioned in 3.1, we minimize Eq. A.3.1 as follows:

$$\begin{aligned} F &= A \cdot B \cdot C + B \cdot D + A \cdot B \cdot C \cdot D + D + A \cdot \bar{C} \cdot B + A \cdot \bar{C} \cdot D \\ &= A \cdot B \cdot C(1 + D) + D(B + 1) + A \cdot \bar{C} \cdot B + A \cdot \bar{C} \cdot D && \text{Distributive Law} \\ &= A \cdot B \cdot C + D + A \cdot \bar{C} \cdot B + A \cdot \bar{C} \cdot D && \text{Theory 3} \\ &= A \cdot B(C + \bar{C}) + D(1 + A \cdot \bar{C}) && \text{Distributive Law} \\ &= A \cdot B + D \end{aligned}$$

The minimum SOP expression can now be implemented as the simple AND-OR logic circuits as shown in *Figure A.3.2*. We can use Boolean Algebra to reduce the number of product terms. However, Karnaugh Mapping and the Quine-McCluskey method are two other powerful tools to minimize the logic equations. We'll discuss Karnaugh Mapping method in the next section.




FIGURE A.3.1. A Random Logic Circuit

TL/L/9992-13




FIGURE A.3.2. Minimized Logic Circuit

TL/L/9992-14

A.4 K-Map Method

A Karnaugh map, hereafter called a K-map, is a graphical method for representing a Boolean function. It is similar to a truth table in that the K-map supplies the TRUE or FALSE value of a Boolean function for all possible combinations of its logical argument. There are many ways in which a K-map can be arranged. The most important considerations of the arrangement are:

1. There must be a unique location on the K-map for entering the TRUE/FALSE value of the function that corresponds to each combination of input variables.
2. The locations should be arranged so, with minimization mentioned in Section A.3, that they are readily apparent to the trained observer.

The second consideration implies that a successful K-mapping arrangement should point to groups of minterms or maxterms that can be combined into reduced forms. K-maps are also useful in expanding partially reduced expressions into standard forms prior to the minimization process.

The K-map is one of the most powerful tools at the hands of the logic designer. The power of the K-map does not lie in its application of any marvelous new theorems, but rather in its utilization of the remarkable ability of the human mind to perceive patterns in pictorial representations of data. This is not a new idea. Anytime we use a graph instead of a table of numerical data, we are utilizing the human ability to recognize complex patterns and relationships in a graphical representation far more rapidly and surely than in a tabular representation. A few examples of how to create a K-map follow.

First, consider a truth table for two variables. We list all four possible input combinations and the corresponding function values, i.e., the truth tables for AND and OR. (Figure A.4.1)

A	B	A • B
0	0	0
0	1	0
1	1	1
1	0	0

A	B	A + B
0	0	0
0	1	1
1	1	1
1	0	1


FIGURE A.4.1. Truth Tables for AND and OR

As an alternative approach, set up a diagram consisting of four small boxes, one for each combination of variables. Place a "1" in any box representing a combination of variables for which the function has the value 1. There is no logical objection to putting "0's" in the other boxes, but they are usually omitted for clarity.


The diagrams in Figure A.4.2(a) are perfectly valid K-maps, but it is more common to arrange the four boxes in a square, as shown in Figure A.4.2(b).

Since there must be one square for each input combination, there must be 2^n squares in a K-map for n -variables. Whatever the number of variables, we may interpret the map in terms of a graphical form of the truth table (Figure A.4.3(a)) or in terms of union and intersection of areas (Figure A.4.3(b)). The K-maps for some other three-variable functions are shown in Figure A.4.4.

Particularly note the functions mapped in Figure A.4.3(a) and A.4.4(b). These are both minterms. Each is represented by one square, obviously, and each one of the eight squares corresponds to one of the eight minterms of three variables. This is the origin of the name minterm. A minterm is the form of Boolean function corresponding to the minimum possible area, other than 0, on a K-map. A maxterm, on the other hand, is the form of Boolean function corresponding to the maximum possible area, other than 1, on a K-map. Figure A.4.3(b) and A.4.4(c) are two examples.




TL/L/9992-15




TL/L/9992-16

(a)



TL/L/9992-17




TL/L/9992-18

(b)

FIGURE A.4.2. K-Maps for AND and OR


A.4 K-Map Method (Continued)

A	B	C	A • B • C
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




TL/L/9992-19


(a)




TL/L/9992-20



TL/L/9992-21



TL/L/9992-22




TL/L/9992-23

$$A + B + C = A + B + C$$


(b)

FIGURE A.4.3. K-Maps for 3-Variable AND and OR




$A\bar{C} + \bar{A}C$
(a)

TL/L/9992-24




$\bar{A}\bar{B}C$
(b)

TL/L/9992-25



$A + \bar{B} + \bar{C}$
(c)

TL/L/9992-26




$C + \bar{A}B$
(d)

TL/L/9992-27


FIGURE A.4.4. Sample 3-Variable K-Maps

A.4 K-Map Method (Continued)

Since each square on a K-map corresponds to a row in a truth table, it is appropriate to number the squares just as we numbered the row. These standard K-maps are shown in *Figure A.4.5* for two and three variables. Now, if a function is stated in the form of the minterm list, all we need to do is enter 1's in the corresponding squares to produce the K-map.



TL/L/9992-28




TL/L/9992-29

FIGURE A.4.5. K-Maps for Two and Three Variables

If a function is stated as a maxterm list, we can enter 0's in the squares listed or 1's in those not listed.


A map showing the 0's of a function is a perfectly valid K-map, although it is more common to show the 1's.

For example, the K-map of $f(A, B, C) = m(0, 2, 3, 7)$ is shown in *Figure A.4.6* and the K-map of $f(A, B, C) = M(0, 1, 5, 6)$ is shown in *Figure A.4.7* where m means minterm, M means maxterm.



TL/L/9992-30

FIGURE A.4.6. K-Map of $M(0, 2, 3, 7)$



TL/L/9992-31

TL/L/9992-32

FIGURE A.4.7. K-Map of $M(0, 1, 5, 6)$

As shown, the K-map can be generated from the truth table on minterm expression or maxterm expression. For the remainder of this section, we will learn how to minimize the minterm expression by using the K-map.

The general principle of this minimization technique is "Any pair of n-variable minterms which are adjacent on a K-map may be combined into a single product term of n - 1 literals." The definition of "adjacent" should include opposite

edges of the K-map, for instance, *Figure A.4.8(a)* and *A.4.8(b)* both have a pair of adjacent minterms.





FIGURE A.4.8. Adjacent Minterms on a K-Map

Consider this function

$$f(A, B, C) = m(0, 1, 4, 6)$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

which results on the K-map, on the pattern shown in *Figure A.4.9*.




TL/L/9992-33

FIGURE A.4.9. Minimization


Therefore, combine minterms 0 and 1, 4 and 6 to get a minimal expression:

$$f(A, B, C) = \bar{A}\bar{B} + A\bar{C}$$

Figure A.4.10 shows some examples. Notice that it is permissible to include a minterm in several terms if it helps make the term shorter.



TL/L/9992-34




TL/L/9992-35

FIGURE A.4.10. Minimization

A.4 K-Map Method (Continued)

Quite often, some of the possible combinations of input values never occur. In this case, we "don't care" what the function does if these input combinations appear. The K-map makes it easy to take advantage of these "don't care" conditions by letting the "don't care" minterms be 1 or 0, depending on which value results in a simpler expression. *Figure A.4.11* shows an example of the use of "don't cares" (redundancies) to simplify the terms.



TL/L/9992-36

FIGURE A.4.11. Minimization


When working with larger functions, the tabular reduction developed by Quine and modified by McCluskey is an alter-

native to the K-map method. The Quine-McCluskey minimization method involves simple, repetitive operations that compare each minterm that is present in a sum-of-minterms expression for a Boolean functions to all other minterms with which it may form a combinable grouping.

The reader can refer to "Introduction to Switching Theory and Logic Design" by Hill and Peterson to understand the Quine-McCluskey method.


A.5 Sequential Circuit Elements

Usually the subject of logic design is subdivided into two types: sequential and combinational. A purely combinational logic subsystem has no memory. Its outputs are completely defined by its present inputs. The analysis and design of combinational logic is much easier. A sequential logic subsystem has memory and its outputs are functions of not only present inputs but the previous outputs. Circuits of multiplexer/selector, decoder/encoder, adder, and comparator are examples of combinational circuits. Shift register, counter, state machine, and memory controller are examples of sequential circuits.




TL/L/9992-37

D ⁿ	Q ⁿ + 1
0	0
1	1




TL/L/9992-38

T ⁿ	Q ⁿ + 1
0	Q ⁿ
1	(Q̄) ⁿ



TL/L/9992-39

R	S	Q ⁿ + 1
0	0	Q ⁿ
0	1	1
1	0	0
1	1	X



TL/L/9992-40

J	K	Q ⁿ + 1
0	0	Q ⁿ
0	1	0
1	0	1
1	1	(Q̄) ⁿ

FIGURE A.5.1. Basic Flip-Flops

Just as we have a logic gate as the basic combinational circuit element, we have a flip-flop as a basic sequential circuit element. A flip-flop is a memory device which can remember, or store, a binary bit of information. There are four basic flip-flop types: (1) D flip-flop, (2) T flip-flop, (3) RS flip-flop, and (4) JK flip-flop. *Figure A.5.1* shows these elements and their truth table.

With the memory elements, the output does not change as a function of the inputs until the clock transition. Therefore, a superscript notation is used to indicate that the output during clock period $n + 1$ is a function of the inputs during the previous clock period n .

The D (delay) flip-flop means the input (D) is "stored" in the flip-flop when the clock occurs and will appear on the output (Q) during the next ($n + 1$) clock time. The D flip-flop is thus very much like a single-bit RAM. It is very useful for data storage and other special applications.


The other three types of flip-flops defined in *Figure A.5.1* are also one-bit storage elements, but instead of simply storing the input, they change state in response to the inputs by various logical rules. Since they hold their previous state in spite of the clock, unless an input goes true, they often simplify the combinational logic functions required to control them in control applications.

The T (toggle) flip-flop, for example, stays in its previous state if the T input is false before the clock. If the T input is true, the output changes to the opposite state (toggle) on the clock. The T flip-flop is thus useful, for example, in binary counters where we want each bit to invert every time there is a carry from the lower order bits.

The R-S flip-flop sets after the S input is true and resets after the R input is true. Its output is undefined if both R and S are true. It is possible to define a Set Overrides Reset (SOR) or a Reset Overrides Set (ROS) flip-flop. It will set or reset respectively if both the R and the S inputs are true.

The J-K flip-flop sets after J is true and resets after K is true. It is similar to an R-S flip-flop except that if J and K are both true, the output changes to the opposite state (toggle). It can be used as a T flip-flop by tying the J and K inputs together.

Since the J-K flip-flop can essentially do the job of both the R-S and the T flip-flop, the R-S and the T flip-flops are seldom seen. The choice is between J-K flip-flops for small counters and control or D flip-flops for data storage applications. Actually the J-K flip-flop can even do the job of the D flip-flop with the addition of a single inverter, as shown in *Figure A.5.2*.



TL/L/9992-41


FIGURE A.5.2. Implement D Flip-Flop by Using J-K

Another memory element type, called a latch, is often described on data sheets with a truth table like the one for the D flip-flop in *Figure A.5.1*. It is definitely not like a D flip-flop, however, because the output changes as soon as the clock goes high and does not "latch" until the clock falls (if the

input changes while the clock is high, the output follows it). Because of this characteristic, a latch is not usable in the synchronous logic.

A.6 State Machine Fundamentals

The relationships among present-state variables, primary input variables, next-state (or excitation) variables, and primary output variables that describe the behaviour of a sequential system can be specified in several ways. As an example, consider the simple sequential system that is shown in *Figure A.6.1*.



TL/L/9992-42

FIGURE A.6.1. A Typical Sequential Circuit

This system has two primary input variables, having four different combinations of values. There is one primary output variable and one state variable. It uses delay for memory. There are only two possible present states: $y = 0$ and $y = 1$. When combined with the four input combinations, these give eight different total present states. The values of the next-state variable, Y, and the primary output variable, F, must be specified for each total present state. The tabular arrangement shown in *Table A.6.1* is a common method for presenting this information. This descriptive tool is called a state table.

TABLE A.6.1. State Table

Present State	Next-State Y				Output F			
	$I_1 I_2 = 00$	01	10	11	$I_1 I_2 = 00$	01	10	11
y								
0	0	1	0	1	0	0	0	0
1	0	1	1	1	0	0	1	1




FIGURE A.6.2. State Diagram

TL/L/9992-43


A.6 State Machine Fundamentals (Continued)

A second method for describing the behavior of a sequential system is the use of a state diagram. This method presents a pictorial representation of the present-state/next-state sequences that apply to the sequential device. State changes are marked with directed arrows, with the primary input and output conditions that apply to each state transfer given beside the arrows. The state diagram for the system of *Figure A.6.1* is shown in *Figure A.6.2*. A slash separates the input information from the output information.

State tables and state diagrams are essential tools in the analysis and design of sequential digital systems. The reader should be familiar with these two tools by reading the references listed in the end of this section.

Because a sequential system has feedback from its outputs to its input, certain types of instabilities and uncertainties can occur. When present, these conditions make the operation of circuit difficult or impossible to describe. They may even render the circuit useless, since its behavior may not be predictable or consistent. Several of these types of problems are listed below.


1. The input or output conditions of the system may be indeterminate. For example, the circuit in *Figure A.6.3*.



TL/L/9992-44

FIGURE A.6.3. Example of Hazard Circuit

2. The output condition of the system may be unstable, changing even though the external inputs do not change. *Figure A.6.4* illustrates an example.




TL/L/9992-45

FIGURE A.6.4. Example of Unstable Circuit

3. The output condition of the system, even though stable, may not be predictable depending upon the primary input conditions. *Figure A.6.5* is an example.

However, these problems mentioned above can be avoided by making certain restrictions in the way sequential systems are designed and used. For instance, the following are some restrictions:

1. Avoiding continuing instabilities (oscillations).
2. Allowing only fundamental-mode operation.
3. Allowing only pulse-mode operation.



TL/L/9992-46

FIGURE A.6.5. Example of Circuit with Unpredictable Output States

A.7 Avoiding Logic Hazards


The flexible alternative which PLDs provide to design with standard logic requires care in understanding criteria specific to the new design methodology. Care must be taken in understanding the capabilities of the part chosen and in following the design procedure described later in this chapter. But even careful adherence to the design flow will not avoid some of the more common errors, which are common in other design methodologies, as well as PLDs. This section outlines some of the more common anomalies and suggests how they might be avoided.

HAZARDS AND GLITCHES

Not all devices have the same propagation delay. A hazard may be caused by configuring a set of gates such that a change in the input signals can cause a spurious output signal or "glitch". In combinational circuits, the hazard will be prevented since the outputs are presumed to be a function of steady-state input signals and are not scanned until all transients have stabilized. However, in sequential circuits, particularly where the outputs of such a combinational circuit are used as inputs to a sequential circuit, glitches may occur.

STATIC AND DYNAMIC HAZARDS

Depending on the initial and final value of the output, there can be two classes of hazards. When these values are the same, extraneous output signals result from a *static* hazard. As an example, the circuit shown in *Figure A.7.1* will exhibit an output glitch due to a static hazard when both inputs A and B are high and the control input is changed from high to low. In a perfect world, the output signal would not change, but the propagation delay of the logic gates (in this case the inverter) will cause a momentary low glitch on the otherwise high output, as shown.



TL/L/9992-1

FIGURE A.7.1. Circuit with Static Hazard

If the initial and final states of the output of a circuit are different, then an extraneous output results from a *dynamic*

hazard. As an example, this would be characterized by a circuit which moved through an intermediate state before settling in the final configurations, such as a 0-1-0-1 instead of a clean 0-1.

FUNCTION AND LOGIC HAZARDS

The causes of hazards are classed as either function or logic. *Function* hazards exist when logic is specified with a change in more than one input variable possible simultaneously. *Figure A.7.2* shows a truth table which illustrates this. The circuit is intended to move from stable state $XYZ = 000$ to stable state $XYZ = 101$. If the input variable X and Z do not change absolutely simultaneously, an output glitch due to a function hazard will occur. Assume both X and Z transition from 0 to 1 at about the same time, but not simultaneously. If X changes before Z, a momentary state of 100 will exist, giving a transient output of 0 until Z changes and the final output stabilizes at 1. If Z changes before X, the inputs are momentarily 001, which gives an output 0, which changes to 1 as X changes.


	X	0	1
YZ	00	1	0
	01	0	1
	11	0	0
	10	0	0

TL/L/9992-2

FIGURE A.7.2. Truth Table Illustrating a Function Hazard


Functional glitches can be avoided by assigning the state variables in such a manner that transitions between states require only one variable to change at a time.

Unequal delays which occur because of the detailed logic implementation are called *logic* hazards. These can exist even if only one variable at a time changes, as illustrated by *Figure A.7.3*. This Karnaugh map displays a logic hazard in the Y input, which moves the circuit from the set XYZ to the set WYZ. Each group shown in *Figure A.7.3* represents one product term that is an input to the circuit. In this example, it is an OR gate, and therefore at least one of the product terms must be 1 to give an output of 1. Due to circuit propagation delays, any real-world circuit will move out of the starting sets faster than it moves into the final sets. There is therefore the possibility of a brief interval when neither corresponding product is at 1.



(a)

TL/L/9992-3



(b)

TL/L/9992-4

FIGURE A.7.3 Karnaugh Map (K-Map) Used to Resolve a Function Hazard

A remedy for this is to ensure that any pair between which a transition may take place are in a single set. In other words, any 1-values which appear next to each other in the K-map must be contained within the same set, as shown in *Figure A.7.3*.

REMEDIES FOR MORE COMPLEX CIRCUITS

Once the number of terms exceeds two or three, K-maps become increasingly difficult to work with. A remedy for this can be found by adding additional terms to the original Boolean equations. From this, it can be determined whether a logic hazard exists by examining the modified equations. If a variable and its complement appear in separate product terms in the same equation and these product terms contain that are not mutually exclusive, a logic hazard exists. The hazard can be eliminated by generating a new product term to overlay each pair of product terms which pose a logic hazard. The new product term is selected from canonical product terms which differ only by the state of the variable causing the hazard.

Hazards can exist irrespective of the design methodology used. In manual design, generation and careful examination of K-maps, particularly multiple inputs for state change, can reveal potential hazards. Computer-aided design tools such as ABEL and CUPL are not completely hazard-free and a similar examination of their results may reveal hazards and require adjustment of minimization level and the addition of redundant terms, as for manual design.

As an example of hazard recognition and correction, consider the circuit shown in *Figure A.7.4*. The Boolean equation describing this is:

$$X\bar{Y}Z + WYZ$$


Examining the equation reveals a logic hazard because both Y and \bar{Y} appear in separate product terms and inputs W and X are not mutually exclusive. The problem can be eliminated in two steps. Firstly, expand the expression to its canonical form, which gives:

$$WX\bar{Y}Z + \bar{W}X\bar{Y}Z + WXYZ + W\bar{X}YZ$$

Secondly, develop a new product term from those which overlay the original two and differ only by the state of the variable causing the hazard, in this case Y . This gives:


$$\begin{aligned} X\bar{Y}Z + WXZ(Y + \bar{Y}) + WYZ \\ = X\bar{Y}Z + WXZ + WYZ \end{aligned}$$

In this case, the new product term WXZ overlays the original and is illustrated on the K-map of *Figure A.7.3*. Therefore, the addition of an AND gate and an input to the OR gate will result in elimination of the hazard, as shown in *Figure A.7.4*.



(a) Logic Hazard Exists

TL/L/9992-5



(b) No Logic Hazard

TL/L/9992-6

FIGURE A.7.4. Recognition and Correction of a Logic Hazard

References

Hill & Peterson, "Introduction to Switching Theory and Logical Design".
 Kohavi, "Switching and Finite Automata Theory".
 Rhyne, "Fundamentals of Digital Systems Designs".
 Krieger, "Basic Switching Circuit Theory".



Appendix B

Theory of PLD Testing

B.1 Testing Methods

There are many test methods for LSI circuits, each with its own way of generating and processing test data. These approaches can be divided into two broad categories—*concurrent* and *explicit*.²

In concurrent approaches, normal user-application input patterns serve as diagnostic patterns. Thus testing and normal computation proceed concurrently. In explicit approaches, on the other hand, special input patterns are applied as tests. Hence, normal computation and testing occur at different times.

CONCURRENT TESTING

Systems that are tested concurrently are designed such that all the information transferred among various parts of the system is coded with different types of error detecting codes. In addition, special circuits monitor this coded data continuously and signal detection of any fault.

Different coding techniques are required to suit the different types of information used inside LSI systems. For example *m*-out-of-*n* codes (*n*-bit patterns with exactly *m* 1's and *n* - *m* 0's) are suitable for coding control signals, while arithmetic codes are best suited for coding ALU operands.³

The monitoring circuits—*checkers*—are placed in various locations inside the systems so that they can detect most of the faults. A checker is sometimes designed in a way that enables it to detect a fault in its own circuitry as well as in the monitored data. Such a checker is called a *self-checking checker*.³

Hayes and McCluskey surveyed various concurrent testing methods that can be used with microprocessor-based LSI systems.² Concurrent testing approaches provide the following advantages:

- Explicit testing expenses (e.g., for test equipment, down time, and test pattern generation) are eliminated during the life of the system, since the data patterns used in normal operation serve as test patterns.
- The faults are detected instantaneously during the use of the LSI chip, hence the first faulty data pattern caused by a certain fault is detected. Thus, the user can rely on the correctness of his output results within the degree of fault coverage provided by the error detection code used. In explicit approaches, on the other hand, nothing can be said about the correctness of the results until the chip is explicitly tested.
- Transient faults, which may occur during normal operation, are detected if they cause any faulty data pattern. These faults cannot be detected by any explicit testing method.

Unfortunately, the concurrent testing approach suffers from several problems that limit its usage in LSI testing:

- The application patterns may not exercise all the storage elements or all the internal connection lines. Defects may exist in places that are not exercised, and hence the faults these defects would produce will not be detected. Thus, the assumption that faults are detected as they occur, or at least before any other fault occurs, is no longer valid. Undetected faults will cause fault accumulation. As a result, the fault detection mechanism may fail because most error detection codes have a limited capability for detecting multiple faults.
- Using error detecting codes to code the information signals used in an LSI chip requires additional I/O pins. At least two extra pins are needed as error signal indicators. (A single pin cannot be used, since such a pin stuck at the good value could go undetected). Because of constraints on pin count, however, such requirements cannot be fulfilled.
- Additional hardware circuitry is required to implement the checkers and to increase the width of the data carriers used for storing and transferring the coded information.
- Designing an LSI circuit for concurrent testing is a much more complicated task than designing a similar LSI circuit that will be tested explicitly.
- Concurrent approaches provide no control over critical voltage or timing parameters. Hence, devices cannot be tested under marginal timing and electrical conditions.
- The degree of fault coverage usually provided by concurrent methods is less than that provided by explicit methods.

The above-mentioned problems have limited the use of concurrent testing for most commercially available LSI circuits. However, as digital systems grow more complex and difficult to test, it becomes increasingly attractive to build test procedures into the UUT (unit under test) itself. We will not consider the concurrent approach further in this article. For a survey of work in concurrent testing, see Hayes and McCluskey.²

EXPLICIT TESTING

All explicit testing methods separate the testing process from normal operation. In general, an explicit testing process involves three steps:

- **Generating the test patterns.** The goal of this step is to produce those input patterns which will exercise the UUT under different modes of operation while trying to detect any existing fault.

- **Applying the test patterns to the UUT.** There are two ways to accomplish this step. The first is external testing—the use of special test equipment to apply the test patterns externally. The second is internal testing—the application of test patterns internally by forcing the UUT to execute a self-testing procedure.² Obviously, the second method can only be used with systems that can execute programs (for example, with microprocessor-based systems). External testing gives better control over the test process and enables testing under different timing and electrical conditions. On the other hand, internal testing is easier to use because it does not need special test equipment or engineering skills.
- **Evaluating the responses obtained from the UUT.** This step is designed with one of two goals in mind. The first is the detection of an erroneous, which indicates the existence of one or more faults (*go/no-go testing*). The other is the isolation of the fault, if one exists, in an easily replaceable module (*fault location testing*). Our interest in this article will be go/no-go testing, since fault location testing of LSI circuits sees only limited use.

Many explicit test methods have evolved in the last decade. They can be distinguished by the techniques used to generate the test patterns and to detect and evaluate the faulty responses (Figure B.1.1). In what follows, we concentrate on explicit testing and present in-depth discussions of the methods of test generation and response evaluation employed with explicit testing.

B.2 Test Generation Techniques

The test generation process represents the most important part of any explicit testing method. Its main goal is to generate those test patterns that, when applied to the UUT, sensitize existing faults and propagate a faulty response to an observable output of the UUT. A test sequence is considered good if it can detect a high percentage of the possible UUT faults; it is considered good, in other words, if its degree of *fault coverage* is high.

Rigorous test generation should consist of three main activities:

- Selecting a good descriptive model, at a suitable level, for the system under consideration. Such a model should reflect the exact behavior of the system in all its possible modes of operation.
- Developing a fault model to define the types of faults that will be considered during test generation. In selecting a fault model, the percentage of possible faults covered by the model should be maximized, and the test costs associated with the use of the model should be minimized. The latter can be accomplished by keeping the complexity of the test generation low and the length of the tests short. Clearly these objectives contradict one another—a good fault model is usually found as a result of a trade-off between them. The nature of the fault model is usually influenced by the model used to describe the system.
- Generating tests to detect all the faults in the fault model. This part of test generation is the soul of the whole test process. Designing a test sequence to detect a certain fault in a digital circuit usually involves two problems. First, the fault must be *excited*; i.e., a certain test sequence must be applied that will force a faulty value to appear at the fault site if the fault exists. Second, the test must be *made sensitive* to the fault; i.e., the effect of the fault must propagate through the network to an observable output.

Rigorous test generation rests heavily on both accurate descriptive (system) models and accurate fault models.

Test generation for digital circuits is usually approached either at the gate-level or at the functional level. The classical approach of modeling digital circuits as a group of connected gates and flip-flops has been used extensively. Using this level of description, test designers introduced many types of fault models, such as the classical stuck-at model. They also assumed that such models could describe physical circuit failures in terms of logic. This assumption has sometimes restricted the number of physical failures that can be modeled, but it has also reduced the complexity of test generation since failures at the elementary level do not have to be considered.




FIGURE B.1.1. LSI Test Technology

TL/L/9993-1

NP-COMPLETE PROBLEMS

The theory of NP-completeness is perhaps the most important theoretical development in algorithm research in the past decade.²⁹ Its results have meaning for all researchers who are developing computer algorithms.

It is an unexplained phenomenon that for many of the problems we know and study, the best algorithms for their solution have computing times which cluster into two groups. The first group consists of problems whose solution is bounded by a polynomial of small degree. Examples include ordered searching, which is $O(\log n)$, polynomial evaluation, which is $O(n)$, and sorting, which is $O(n \log n)$.³⁰

The second group contains problems whose best-known algorithms are nonpolynomial. For example, the best algorithms described in Horowitz and Sahni's book² for the traveling salesman and the knapsack problems have a complexity of $O(n^2 2^n)$ and $O(2^{n/2})$, respectively. In the quest to develop efficient algorithms, no one has been able to develop a polynomial-time algorithm for any problem in the second group.

The theory of NP-completeness does not provide a method for obtaining polynomial-time algorithms for these problems. But neither does it say that algorithms of this complexity do not exist. What it does show is that many of the problems for which there is no known polynomial-time algorithm are computationally related. In fact, a problem that is NP-complete has the property that it can be solved in polynomial time if all other NP-complete problems can also be solved in polynomial time.

REFERENCES


29. M. Garey and D. Johnson, *Computers and Intractability: A Guide to the Theory of NP-Completeness*, W.H. Freeman, San Francisco, 1978.
30. E. Horowitz and S. Sahni, *Fundamentals of Computer Algorithms*, Computer Science Press, Washington, D.C., 1978.

Many algorithms have been developed for generating tests for a given fault in combinational networks.^(1, 4, 5, 6, 7) However, the complexity of these algorithms depends on the topology of the network; it can become very high for some circuits. Ibarra and Sahni have shown that the problem of generating tests to detect single stuck-at faults in a combinational circuit modeled at the gate level is an NP-complete problem.⁸ Moreover, if the circuit is sequential, the problem can become even more difficult depending on the deepness of the circuit's sequential logic.

Thus, for LSI circuits having many thousands of gates, the gate level approach to the test generation problem is not very feasible. A new approach, the functional level, is needed.


Another important reason for considering faults at the functional level is the constraint imposed on LSI testing by a user environment—the test patterns have to be generated

without a knowledge of the implementation details of the chip at the gate level. The only source of information usually available is the typical IC catalog, which details the different modes of operation and describes the general architecture of the circuit. With such information, the test designer finds it easier to define the functional behavior of the circuit and to associate faults with the functions. He can partition the UUT into various modules such as registers, multiplexers, ALUs, ROMs, and RAMs. Each module can be treated as a "black box" performing a specified input/output mapping. These modules can then be tested for *functional failures*; explicit consideration of faults affecting the internal lines is not necessary. The example given below clarifies the idea. Consider a simple one-out-of-four multiplexers such as the one shown in *Figure B.2.1*. This multiplexer can be modeled at the gate level as shown in *Figure B.2.1(a)*, or at the functional level as shown in *Figure B.2.1(b)*.



(a) Gate-Level Description

TL/L/9993-2



TL/L/9993-3

C ₁	C ₀	U
0	0	X
0	1	Y
1	0	Z
1	1	W

(b) Functional-Level Description


FIGURE B.2.1. A One-Out-of-Four Multiplexer

A possible fault model for the gate-level description is the single stuck-at fault model. With this model, the fault list may contain faults such as the line labeled with f is stuck at 0, or the control line “ C_0 ” is stuck at 1.

At the functional level, the multiplexer is considered a black box with a well-defined function. Thus, a fault model for it may specify the following as possible faults: selection of wrong source, selection of no source, or presence of stuck-at faults in the input lines or in the multiplexer output. With this model, the fault list may contain faults such as source “ X ” is selected instead of source “ Y ”, or line “ Z ” is stuck at 1.

Ad hoc methods—which determine what faults are the most probable—are sometimes used to generate fault lists. But if no fault model is assumed, then the tests derived must be either exhaustive or a rather ad hoc check of the functionality of the system. Exhaustive tests are impossible for even small systems because of the enormous number of possible states, and superficial tests provide neither good coverage nor even an indication of what faults are covered.

Once the fault list has been defined, the next step is to find the test patterns required to detect the faults in the list. As previously mentioned, each fault first has to be excited so that an error signal will be generated somewhere in the UUT. Then this signal has to be sensitized at one of the observable outputs of the UUT. The three examples below describe how to excite and sensitize different types of faults in the types of modules usually encountered in LSI circuits. Consider the gate-level description of the three-bit incrementer shown in *Figure B.2.2*.



TL/L/9993-4

FIGURE B.2.2. Gate-Level Description of Three-Bit Incrementer

The incrementer output, $Y_2Y_1Y_0$ is the binary sum of C_1 and the three-bit binary number $X_2X_1X_0$, while C_0 is the carry-out bit of the sum. Note that $X_0(Y_0)$ is the least significant bit of the incrementer input (output).

Assume we want to detect the fault “line f is stuck at 0.” To excite that fault we will force a 1 to appear on line f so that, if it is stuck at 0, a faulty value will be generated at the fault site. To accomplish this both X_0 and C_1 must be set to 1. To sensitize the faulty 0 at f , we have to set X_1 to 1; this will propagate the fault to Y_2 independent of the value of X_2 . Note that if we set X_1 to 0, the fault will be masked since the AND gate output will be 0, independent of the value at f . Note also that X_2 was not specified in the above test. However, by setting X_2 to 1, the fault will propagate to both Y_2 and C_0 , which makes the response evaluation task easier. Consider a microprocessor RAM and assume we want to generate a test sequence to detect the fault “accessing

word j in the RAM results in accessing the word j instead." To excite such a fault, we will use the following sequence of instructions (assume a microprocessor with single-operand instructions):

Load the word 00 . . . 0 into the accumulator.

Store the accumulator contents into memory address j .

Load the word 11 . . . 1 into the accumulator.

Store the accumulator contents into memory address i .

If the fault exists, these instructions will force a 11 . . . 1 word to be stored in memory address j instead of 00 . . . 0. To sensitize the fault, we need only read what is in memory address j , using the appropriate instructions. Note that the RAM and its fault have been considered at the functional level, since we did not specify how the RAM is implemented.

Consider the program counter (PC) of a microprocessor and assume we want to generate a test sequence that will detect any fault in the incrementing mode of this PC, i.e., any fault that makes the PC unable to be incremented from x to $x + 1$ for any address x . One way to excite this fault is to force the PC to step through all the possible addresses. This can be easily done by initializing the PC to zero and then executing the no-operation instruction $x + 1$ times. As a result, the PC will contain an address different than $x + 1$. By executing another no-operation instruction, the wrong address can be observed at the address bus and the fault detected. In practice, such an exhaustive test sequence is very expensive, and more economical tests have to be used. Note that, as in the example immediately above, the problem and its solution have been considered at the functional level.

Four methods are currently used to generate test patterns for LSI circuits: manual test generation, algorithmic test generation, simulation-aided test generation, and random test generation.

MANUAL TEST GENERATION

In manual test generation, the test designer carefully analyzes the UUT. This analysis can be done at the gate level, at the functional level or at a combination of the two. The analysis of the different parts of the UUT is intended to determine the specific patterns that will excite and sensitize each fault in the fault list. At one time, the manual approach was widely used for medium- and small-scale digital circuits. Then, the formulation of the D-algorithm and similar algorithms eliminated the need for analyzing each circuit manually and provided an efficient means to generate the required test patterns.¹⁵ However, the arrival of LSI circuits and microprocessors required a shift back toward manual test generation techniques, because most of the algorithmic techniques used with SSI and MSI circuits were not suitable for LSI circuits.

Manual test generation tends to optimize the length of the test patterns and provides a relatively high degree of fault coverage. However, generating tests manually takes a considerable amount of effort and requires persons with special skills. Realizing that test generation has to be

done economically, test designers are now moving in the direction of automatic test generation.

One good example of manual test generation is the work done by Sridhar and Hayes,⁹ who generated test patterns for a simple bit-sliced microprocessor at the functional level.

A bit-sliced microprocessor is an array of n identical ICs called slices, each of which is a simple processor for operands of k bit length, where k is typically 2 or 4. The interconnections among the n slices are such that the entire array forms a processor for nk bit operands. The simplicity of the individual slices and the regularity of the interconnections make it feasible to use systematic methods for fault analysis and test generation.

Sridhar and Hayes considered a one-bit processor slice as a simplified model for the commercially available bit-sliced processors such as the Am2901.¹⁰ A slice can be modeled as a collection of modules interconnected in a known way. These modules are regarded as black boxes with well-defined input-output relationships. Examples of these functional modules are ALUs, multiplexers, and registers. Combinational modules are described by their truth tables, while sequential modules are defined by their state tables (or state diagrams).

The following fault categories were considered:

- For combinational modules, all possible faults that induce arbitrary changes in the truth table of the module, but that cannot convert it into a sequential circuit.
- For sequential modules, all possible faults that can cause arbitrary changes in the state table of the module without increasing the number of states.

Only one module was assumed to be faulty at any time.

To test for the faults allowed by the above-mentioned fault model, all possible input patterns must be applied to each combinational module (exhaustive testing), and a checking sequence¹¹ to each sequential module. In addition, the responses of each module must be propagated to observable output lines. The tests required by the individual modules were easily generated manually—a direct consequence of the small operand size ($k = 1$). And because the slices were identical, the tests for one slice were easily extended to the whole array of slices. In fact, Sridhar and Hayes showed that an arbitrary number of simple interconnected slices could be tested with the same number of tests as that required for a single slice, as long as only one slice was faulty at one time. This property is called *C-testability*. Note that the use of carry-lookahead when connecting slices eliminates C-testability. Also note that slices with operand sizes equal to 2 or more usually are not C-testable.

The idea of modeling a digital system as a collection of interconnected functional modules can be used in modeling any LSI circuit. However, using exhaustive tests and checking sequences to test individual modules is feasible only for toy systems. Hence, the fault model proposed by Sridhar and Hayes, though very powerful, is not directly applicable to LSI testing.

PATH SENSITIZATION AND THE D-ALGORITHM

One of the classical fault detection methods at the gate and flip-flop level is the D-algorithm^{1, 5} employing the path sensitization testing technique.⁴ The basic principle involved in path sensitization is relatively simple. For an input X_j to detect a fault "line a is stuck at j , $j = 0, 1$," the input X_j must cause the signal a in the normal (fault-free) circuit to take the value \bar{j} . This condition is necessary but not sufficient to detect the fault. The error signal must be propagated along some path from its site to an observable output.

To generate a test to detect a stuck-at fault in a combinational circuit, the following path sensitization procedure must be followed:

- **Excitation**—The inputs must be specified so as to generate the appropriate value (0 for stuck-at 1 and 1 for stuck-at 0) at the site of the fault.
- **Error propagation**—A path from the fault site to an observable output must be selected, and additional signal values to propagate the fault signal along this path must be specified.
- **Error propagation**—A path from the fault site to an observable output must be selected, and additional signal values to propagate the fault signal along this path must be specified.
- **Line justification**—Input values must be specified so as to produce the signals values specified in the step above.

There may be several possible choices for error propagation and line justification. Also, in some cases there may be a choice of ways in which to excite the fault. Some of these choices may lead to an inconsistency, and so the procedure must backtrack and consider the next alternative. If all the alternatives lead to an inconsistency, this implies that the fault cannot be detected.

To facilitate the path sensitization process, we introduce the symbol D to represent a signal which has the value 1 in a normal circuit and 0 in a faulty circuit, and \bar{D} to represent a signal which has the value 0 in a normal circuit and 1 in a faulty circuit. The path sensitization procedure can be formulated in terms of a cubical algebra^{1, 5} to enable automatic generation of test. This also facilitates test generation for more complex fault models and for fault propagation through complex logic elements.

We shall define three types of cubes (i.e., line values specified in positional notation):

- For a circuit element E which realizes the combinational function f , the "primitive cubes" offer a typical presentation of the prime implicants of f and \bar{f} . These cubes concisely represent the logical behavior of E .
- A "primitive D-cube of a fault" in a logic element E specifies the minimal input conditions that must be applied to E in order to produce an error signal (D or \bar{D}) at the output of E .
- The "propagation D-cubes" of a logic element E specify the minimal input conditions to the logic element that are required to propagate an error signal on an input (or inputs) to the output of that element.

To generate a test for a stuck-at fault in a combinational circuit, the D-algorithm must perform the following:

1. **Fault excitation**—A primitive D-cube of the fault under consideration must be selected. This generates the error signal D or \bar{D} at the site of the fault. (Usually a choice exists in this step. The initial choice is arbitrary, and it may be necessary to backtrack and consider another choice).
2. **Implication**—In Step 1 some of the gate inputs or outputs may be specified so as to uniquely imply values on other signals in the circuit. The implication procedure is performed both forwards and backwards through the circuit. Implication is performed as follows: Whenever a previously unspecified signal value becomes specified, all the elements associated with this signal are placed on a list B and processed one at a time (and removed). For each element processed, it is determined if new values of 0, 1, D , and \bar{D} are implied, based on the previously specified inputs and outputs. These implied line values are determined by intersecting the test cube (which specifies all the previously determined signal values of the circuit) with the primitive cubes of the element. If any line values are implied, the area specified in the test cube, and the associated gates are placed on the list B . An inconsistency occurs when a value is implied on a line which has been specified previously to a different value. If an inconsistency occurs, the procedure must backtrack to the last point a choice existed, reset all lines to their values at that point, and begin again with the next choice.
3. **D-propagation**—All the elements in the circuit whose output values are unspecified and whose input has some signal D or \bar{D} are placed on a list called the D-frontier. In this step, an element from the D-frontier is selected and values are assigned to its unspecified inputs so as to propagate the D or \bar{D} on its inputs to one of its outputs. This is accomplished by intersecting the current test cube describing the circuit signal values with a propagation D-cube of the selected element of the D-frontier, resulting in a new test cube. If such intersection is impossible, a new element in the D-frontier is selected. If intersection fails for all the elements in the D-frontier, the procedure backtracks to the last point at which a choice existed.
4. **Implication of D-propagation**—Implication is performed for the new test cube derived in Step 3.
5. Steps 3 and 4 are repeated until the faulty signal has been propagated to an output of the circuit.

PATH SENSITIZATION AND THE D-ALGORITHM (Continued)

6. Line justification—Execution of Steps 1 to 5 may result in specifying the output value of an element E but leaving some of the inputs to the element unspecified. The unspecified inputs of such an element are assigned values so as to produce the desired output value. This is done by intersecting the test cube with any primitive cube of the element which has no specified signal values that differ from those of the test cube.
7. Implication of line justification—Implication is performed on the new test cube derived in Step 6.
8. Steps 6 and 7 are repeated until all specified element outputs have been justified. Backtracking may again be required.

REFERENCES

1. M.A. Breuer and A.D. Friedman, *Diagnosis and Reliable Design of Digital Systems*, Computer Science Press, Washington, D.C., 1976.
4. D.B. Armstrong, "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinatorial Nets," *IEEE Trans. Electronic Computers*, Vol. EC-15, No. 2, Feb. 1966, pp. 63-73.
5. J.P. Roth, W.G. Bouricius, and P.R. Schneider, "Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits," *IEEE Trans. Electronic Computers*, Vol. EC-16, No. 5, Oct. 1967, pp. 567-580.

ALGORITHMIC TEST GENERATION

In algorithmic test generation, the test designer devises a set of algorithms to generate the 1's and 0's needed to test the UUT. Algorithmic test techniques are much more economical than manual techniques. They also provide the test designer with a high level of flexibility. Thus, he can improve the fault coverage of the tests by replacing or modifying parts of the algorithms. Of course, this task is much simpler than modifying the 1's and 0's in a manually generated test sequence.

Techniques that use the gate-level description of the UUT, such as path sensitization⁴ and the D-algorithm,⁵ can no longer be used in testing complicated LSI circuits. Thus, the problem of generating meaningful sets of tests directly from the functional description of the UUT has become increasingly important. Relatively little work has been done on functional-level testing of LSI chips that are not memory elements.^{9,12-17} Functional testing of memory chips is relatively simple because of the regularity of their design and also because their components can be easily controlled and observed from the outside. Various test generation algorithms have been developed to detect different types of faults in memories.^{1,18} In the rest of this section we will concentrate on the general problem of generating tests for irregular LSI chips, i.e., for LSI chips which are not strictly memory chips.

It is highly desirable to find an algorithm that can generate tests for any LSI circuit, or at least most LSI circuits. One good example of work in this area is the technique proposed by Thatte and Abraham for generating tests for microprocessors.^{12,13} Another approach, pursued by the authors of this article, is a test generation procedure capable of handling general LSI circuits.^{15,16,17}


THE THATTE-ABRAHAM TECHNIQUE

Microprocessors constitute a high percentage of today's LSI circuits. Thatte and Abraham^{12,13} approached the microprocessor test generation problem at the functional level.

- The test generation procedure they developed was based on:
- A functional description of the microprocessor at the register-transfer level. The model is defined in terms of data flow among storage units during the execution of an instruction. The functional behavior of a microprocessor is thus described by information about its instruction set and the functions performed by each instruction.
- A fault model describing faults in the various functional parts of the UUT (e.g., the data transfer function, the data storage function, the instruction decoding and control function). This fault model describes the faulty behavior of the UUT without knowing its implementation details.

The microprocessor is modeled by a graph. Each register in the microprocessor (including general-purpose registers and accumulator, stack, program counter, address buffer, and processor status word registers) is represented by a node of the graph. Instructions of the microprocessors are classified as being of transfer, data manipulation, or branch type. There exists a directed edge (labeled with an instruction) from one node to another if during an execution of the instruction data flow occurs from the register represented by the first node to that represented by the second. Examples of instruction representation are given in *Figure B.2.3*.

Having described the function or the structure of the UUT, one needs an appropriate fault model in order to derive useful tests. The approach used by Thatte and Abraham is to partition the various functions of a microprocessor into five classes: the register decoding function, the instruction decoding and control function, the data storage function, the data transfer function, and the data manipulation function. Fault models are derived for each of these functions at a higher level and independently of the details of implementation for the microprocessor. The fault model is quite general. Tests are derived allowing any number of faults, but only in one function at a time; this restriction exists solely to cut down the complexity of test generation.



TL/L/9993-5

FIGURE B.2.3. Representations of Microprocessor Instruction— I_1 .
 (a) Transfer Instruction, $R_2 \leftarrow R_1$; (b) Add Instruction, $R_3 \leftarrow R_1 + R_2$;
 (c) I_3 , OR Instruction, $R_2 \leftarrow R_1 \text{ OR } R_2$; (d) I_4 Rotate Left Instruction

The fault model for the register decoding function allows any possible set of registers to be accessed instead of a particular register. (If the set is null then no register is accessed.) This fault model is thus very general and independent of the actual realization of the decoding mechanism.

For the instruction decoding and control function, the faulty behavior of the microprocessor is specified as follows. When instruction I_j is executed any one of the following can happen:

- Instead of instruction I_j , some other instruction I_k is executed. This fault is denoted by $F(I_j/I_k)$.
- In addition to instruction I_j , some other instruction I_k is activated. This fault is denoted by $F(I_j/I_j + I_k)$.
- No instruction is executed. This fault is denoted by $F(I_j/\theta)$.

Under this specification, any number of instructions can be faulty.

In the fault model for the data storage function, any cell in any data storage module is allowed to be stuck at 0 or 1. This can occur in any number of cells.

The fault model for the data transfer function includes the following types of faults:

- A line in a path used in the execution of an instruction is stuck at 0 or 1.
- Two lines of a path used in the instruction are coupled, i.e., they fail to carry different logic values.

Note that the second fault type cannot be modeled by single stuck-at faults. The transfer paths in this fault model are logical paths and thus will account for any failure in the actual physical paths.

Since there is a variety of designs for the ALU and other functional units such as increment or shift logic, no specific fault model is used for the data manipulation function. It is assumed that complete test sets can be derived for the functional units for a given fault model.

By carefully analyzing the logical behavior of the microprocessor according to the fault models presented above, Thatte and Abraham formulated a set of algorithms to generate the necessary test patterns. These algorithms step the microprocessor through a precisely defined set of instructions and addresses. Each algorithm was designed for detecting a particular class of faults, and theorems were proved which showed exactly the kind of faults detected by each algorithm. These algorithms employ the excitation and sensitization concepts previously described.

To gain insight into the problems involved in using the algorithms, Thatte investigated the testing of an eight-bit microprocessor from Hewlett-Packard.¹² He generated the test patterns for the microprocessor by hand, using the algorithms. He found that 96 percent of the single stuck-at faults that could affect the microprocessor were detected by the

test sequence he generated. This figure indicates the validity of the technique.

THE ABADIR-REGHBATI TECHNIQUE

Here we will briefly describe a test generation technique we developed for LSI circuits.^{15,16} We assume that the tests would be generated in a user environment in which the gate- and flip-flop-level details of the chip were not known. We developed a module-level model for LSI circuits. This model bypasses the gate and flip-flop levels and directly describes blocks of logic (modules) according to their functions. Any LSI circuit can be modeled as a network of interconnected modules such as counters, registers, ALUs, ROMs, RAMs, multiplexers and decoders.

Each module in an LSI circuit was modeled as a black box having a number of functions defined by a set of *binary decision diagrams* (see box).¹⁹ This type of diagram, a functional description tool introduced by Akers in 1978, is a concise means for completely defining the logical operation of one or more digital functions in an implementation-free form. The information usually found in an IC catalog is sufficient to derive the set of binary decision diagrams describing the functions performed by the different modules in a device. These diagrams—like truth tables and state tables—are amenable to extensive logical analysis. However, unlike truth tables and state tables, they do not have the unpleasant property of growing exponentially with the number of variables involved. Moreover, the diagrams can be stored and processed easily in a digital computer. An important feature of these diagrams is that they state exactly how the module will behave in every one of its operation modes. Such information can be extracted from the module's diagrams in the form of a set of *experiments*.^{15,20} Each of these experiments describes the behavior of the module in one of its modes of operation. The structure of these experiments makes them suitable for use in automatic test generation.

We also developed a functional-level fault model describing faulty behavior in the different modules of an LSI chip. This model is quite independent of the details of implementation and covers functional faults that alter the behavior of a module during one of its modes of operation. It also covers stuck-at faults affecting any input or output pin or any interconnection line in the chip.

Using the above-mentioned models, we proposed a functional test generation procedure based on path sensitization and D-algorithm.¹⁵ The procedure takes the module-level model of the LSI chip and the functional description of its modules as parameters and generates tests to detect faults in the fault model. The *fault collapsing technique*¹ was used to reduce the length of the test sequence. As in the D-algorithm, the procedure employs three basic operations, name-

ly implication, D-propagation, and line justification. However, these operations are performed on functional modules.

We also presented algorithmic solutions to the problems of performing these operations on functional modules.¹⁶ For each of the three operations, we gave an algorithm which takes the module's set of experiments and current state (i.e., the values assigned to the module inputs, outputs, and internal memory elements) as parameters and generates all the possible states of the module after performing the required operation.

We have also reported our efforts to develop test sequences based on our test generation procedure for typical LSI circuits.¹⁷ More specifically, we considered a one-bit microprocessor slice C that has all the basic features of the four-bit Am2901 microprocessor slice.¹⁰ The circuit C was modeled as a network of eight functional modules: an ALU, a latch register, an addressable register, and five multiplexers. The functions of the individual modules were described in terms of binary decision diagrams or equivalent sets of experiments. Test capable of detecting various faults covered by the fault model were then generated for the circuit C. We showed that if the fault collapsing technique is used, a significant reduction in the length of the final test sequence results.

The test generation effort was quite straightforward, indicating that the technique can be automated without much difficulty. Our study also shows that for a simplified version of the circuit C the length of the test sequence generated by our technique is very close to the length of the test sequence manually generated by Sridhar and Hayes⁹ for the same circuit. We also described techniques for modeling some of the features of the Am2909 four-bit microprogram sequencer¹⁰ that are not covered by the circuit C.

The results of our case study were quite promising and showed that our technique is a viable and effective one for generating tests for LSI circuits.

SIMULATION-AIDED TEST GENERATION

Logic simulation techniques have been used widely in the evaluation and verification of new digital circuits. However, an important application of logic simulation is to interpret the behavior of a circuit under a certain fault or faults. This is known as *fault simulation*. To clarify how this technique can be used to generate tests for LSI systems, we will first describe its use with SSI/MSI-type circuits.

To generate a fault simulator for an SSI/MSI circuit, the following information is needed.¹

- the gate-level description of the circuit, written in a special language;
- the initial conditions of the memory elements; and
- a list of the faults to be simulated, including classical types of faults such as stuck-at faults and adjacent pin shorts.

The above is fed to a simulation package which generates the fault simulator of the circuit under test. The resulting simulator can simulate the behavior of the circuit under normal conditions as well as when any faults exist.

Now, by applying various input patterns (either generated by hand, by an algorithm, or at random) the simulator checks to see if the output response of the correct circuit differs from one of the responses of the faulty circuits. If it does, then this input pattern detects the fault which created the wrong output response; otherwise the input pattern is useless. If an input pattern is found to detect a certain fault, this fault is deleted from the fault list and the process continues until either the input patterns or the faults are finished. At the end, the faults remaining in the fault list are those which cannot be detected by the input patterns. This directly measures the degree of fault coverage of the input patterns used.

Two examples of this type of logic simulator are LAMP—the Logic Analyzer for Maintenance Planning developed at Bell Laboratories,²¹ and the Testaid III fault simulator developed at the Hewlett-Packard Company.¹² Both work primarily at the gate level and simulate stuck-at faults only. One of the main applications of such fault simulators is to determine the degree of fault coverage provided by a test sequence generated by any other test generation technique.

There are two key requirements that affect the success of any fault simulator:

- the existence of a software model for each primitive element of the circuit, and
- the existence of a good fault model for the UUT which can be used to generate a fault list covering most of the actual physical faults.

These two requirements have been met for SSI/MSI circuits, but they pose serious problems for LSI circuits. If it can be done at all, modeling LSI circuits at the gate level requires great effort. One part of the problem is the lack of detailed information about the internal structure of most LSI chips. The other is the time and memory required to simulate an LSI circuit containing thousands of gates. Another severe problem facing almost all LSI test generation techniques is the lack of good fault models at a level higher than the gate level.

The Abadir-Reghbati description model proposed in the previous section permits the test designer to bypass the gate-level description and, using binary decision diagrams, to define blocks of logic according to their functions. Thus, the simulation of complex LSI circuits can take place at a higher level, and this eliminates the large time and memory requirements. Furthermore, the Abadir-Reghbati fault model is quite efficient and is suitable for simulation purposes. In fact, the implication operation¹⁶ employed by the test generation procedure represents the main building block of any fault simulator. It must be noted that fault simulation techniques are very useful in optimizing the length of the test sequence generated by any test generation technique.

BINARY DECISION DIAGRAMS

Binary decision diagrams are a means of defining the logical operation of digital functions.¹⁹ They tell the user how to determine the output value of a digital function by examining the values of the inputs. Each node in these diagrams is associated with a binary variable, and there are two branches coming out from each node. The right branch is the "1" branch, while the left branch is the "0" branch. Depending on the value of the node variable, one of the two branches will be selected when the diagram is processed.

To see how binary decision diagrams can be used, consider the half-adder shown in *Figure B.2.4(a)*. Assume we are interested in defining a procedure to determine the value of C, given the binary values of X and Y. We can do this by looking at the value of X. If X = 0, then C = 0, and we are finished. If X = 1, we look at Y. If Y = 0, then C = 0, else C = 1, and in either case we are finished. *Figure B.2.4(b)* shows a simple diagram of this procedure. By entering the diagram at the node indicated by the arrow labeled with C and then proceeding through the diagram following the appropriate branches until a 0 or 1 value is reached, we can determine the value C. *Figure B.2.4(c)* shows the diagram representing the function S of the half-adder.




FIGURE B.2.4. (a) Half-Adder; (b) Binary Decision Diagram for $C = X \cdot Y$; (c) Binary Decision Diagram for $S = X \oplus Y$

To simplify the diagrams, any diagram node which has two branches as exit branches can be replaced by the variable itself or its complement. These variables are called exit variables. *Figure B.2.5* shows how this convention is used to simplify the diagrams describing the half-adder.




FIGURE B.2.5 Simplified Binary Decision Diagrams for the Half-Adder

In the previous discussion, we have considered only simple diagrams in which the variables within the nodes are primary input variables. However, we can expand the scope of these diagrams by using auxiliary variables as the node variables. These auxiliary variables are defined by their diagrams. Thus, when user encounters such a node variable, say *g*, while tracing a path, he must first process the diagram defining *g* to determine the value of *g*, and then return to the original node and take the appropriate branch. This process is similar to the use of subroutines in high-level programming languages.

For example, consider the full-adder defined by:

$$C_{j+1} = E_j C_j + \bar{E}_j A_j$$

$$S_j = E_j + C_j$$

where $E_j = A_j + B_j$. *Figure B.2.6* shows the diagrams for these three equations. If the user wants to know the value of C_{j+1} when the values of the three primary inputs A_j , B_j , and C are all 1's, he enters the C_{j+1} diagram, where he encounters




FIGURE B.2.6. Binary Decision Diagrams for a Full-Adder

BINARY DECISION DIAGRAMS (Continued)

the node variable E_j by traversing the E_j diagram, he obtains a value of 0. Returning to the original $C_j + \gamma$ diagram with $E_j = 0$ will result in taking the 0 branch and exiting with $C_j + \gamma = A_j = 1$.

Since node variables can refer to other auxiliary functions, we can simply describe complex modules by breaking their functions into small subfunctions. Thus, the system diagram will consist of small diagrams connected in a hierarchical structure. Each of these diagrams describes either a module output or an auxiliary variable.

Akers¹⁹ described two procedures to generate the binary decision diagram of a combinational function f . The first one uses the truth table description of f , while the other uses the boolean expression of f . A similar procedure can be derived to generate the binary decision diagram for any sequential function defined by a state table.

Binary decision diagrams can be easily stored and processed by a computer through the use of binary tree structures. Each node can be completely defined by an ordered triple: the node variable and two pointers to the two nodes to which its 0 and 1 branches are directed. Binary decision diagrams can be used in functional testing.²⁰

REFERENCES

19. S.B. Akers, "Binary Decision Diagram," *IEEE Trans Computers*, Vol. C-27, No. 6, June 1978, pp. 509-516.
20. S.B. Akers, "Functional Testing with Binary Decision Diagram," *Proc. 8th Int'l Symp. Fault-Tolerant Computing*, June 1978, pp. 82-92.

RANDOM TEST GENERATION

This method can be considered the simplest method for testing a device. A random number generator is used to simultaneously apply random input patterns both to the UUT and to a copy of it known to be fault-free. (This copy is called the *golden unit*.) The results obtained from the two units are compared, and if they do not match, a fault in the UUT is detected. This response evaluation technique is known as comparison testing; we will discuss it later. It is important to note that every time the UUT is tested, a new random test sequence is used.

The important question is how effective the random test is, or, in other words, what fault coverage a random test of given length provides. This question can be answered by employing a fault simulator to simulate the effect of random test patterns of various lengths. The results of such experiments on SSI and MSI circuits show that random test generation is most suitable for circuits without deep sequential logic.^{1,22,23} However, by combining random patterns with manually generated ones, test designers can obtain very good results.

The increased sequentiality of LSI circuits reduces the applicability of random testing. Again, combining manually generated test patterns with random ones improves the degree of fault coverage. However, two factors restrict the use of the random test generation technique:

- The dependency on the golden unit, which is assumed to be fault-free, weakens the level of confidence in the results.
- There is no accurate measure of how effective the test is, since all the data gathered about random tests are statistical data. Thus, the amount of fault coverage provided by a particular random test process is unpredictable.

B.3 Response Evaluation Techniques

Different methods have been used to evaluate UUT responses to test patterns. We restrict our discussion to the case where the final goal is only to detect faults or, equivalently, to detect any wrong output response. There are two ways of achieving this goal—using a good response generator or using a compact testing technique.

GOOD RESPONSE GENERATION

This technique implements an ideal strategy: comparing UUT responses with good response patterns to detect any faulty response. Clearly, the key problems are how to obtain a good response and at what stage in the testing process that response will be generated. In current test systems, two approaches to solving these problems are taken—*stored response testing and comparison testing*.

STORED RESPONSE TESTING

In stored response testing, a one-shot operation generates the good response patterns at the end of the test generation stage. These patterns are stored in an auxiliary memory (usually a ROM). A flow diagram of the stored response testing technique is shown in *Figure B.3.1*.

Different methods can be used to obtain good responses of a circuit to a particular test sequence. One way is to do it manually by analyzing the UUT and the test patterns. This method is the most suitable if the test patterns were generated manually in the first place.

The method most widely used to obtain good responses from the UUT is to apply the test patterns either to a known good copy of the UUT—the golden unit—or to a software-simulated version of the UUT. Of course, if fault simulation techniques were used to generate the test patterns, the UUT's good responses can be obtained very easily as a partial product from the simulator.




FIGURE B.3.1. Stored Response Testing

TL/L/9993-11

The use of a known good device depends on the availability of such a device. Hence, different techniques must be used for the user who wants to test his LSI system and for the designer who wants to test his prototype design. However, golden units are usually available once the device goes into production. Moreover, confidence in the correctness of the responses can be increased by using three or five good devices together to generate the good responses.

The major advantage of the stored response technique is that the good responses are generated only once for each test sequence, thus reducing the cost of the response evaluation step. However, the stored response technique suffers from various disadvantages:

- Any change in the test sequence requires the whole process to be repeated.
- A very large memory is usually needed to store all the good responses to a reasonable test sequence, because both the length and the width of the responses are relatively large. As a result, the cost of testing equipment increases.
- The speed with which the test patterns can be applied to the UUT is limited by the access time of the memory used to store the good responses.

COMPARISON TESTING

Another way to evaluate the responses of the UUT during the testing process is to apply the test patterns simultaneously to both the UUT and a golden unit and to compare their responses to detect any faulty response. The flow diagram of the comparison testing technique is shown in *Figure B.3.2*. The use of comparison testing makes possible the testing of the UUT at different speeds under different electrical parameters, given that these parameters are within the operating limits of the golden unit, which is assumed to be ideal.

Note that in comparison testing the golden unit is used to generate the good responses every time the UUT is tested. In stored response testing, on the other hand, the golden unit is used to generate the good responses only once.

The disadvantages of depending on a golden unit are more serious here, however, since every explicit testing process requires one golden unit. This means that every tester must contain a golden copy of each LSI circuit tested by that tester.

One of the major advantages of comparison testing is that nothing has to be changed in the response evaluation stage if the test sequence is altered. This makes comparison testing highly desirable if test patterns are generated randomly.

COMPACT TESTING

The major drawback of good response generation techniques in general, and stored response testing in particular, is the huge amount of response data that must be analyzed and stored. Compact testing methods attempt to solve this by compressing the response data R into a more compact form $f(R)$ from which most of the fault information in R can be derived. Thus, because only the compact form of the good responses has to be stored, the need for large memory or expensive golden units is eliminated. An important property of the compression function f is that it can be implemented with simple circuitry. Thus, compact testing does not require much test equipment and is especially suited for field maintenance work. A general diagram of the compact testing technique is shown in *Figure B.3.3*.

Several choices for the function f exist, such as "the number of 1's in the sequence," "the number of 0 to 1 and 1 to 0 transitions in the sequence" (*transition counting*),²⁴ or "the signature of the sequence" (*signature analysis*).²⁵ For each compression function f , there is a slight probability that a response $R1$ different from the fault-free response $R0$ will be compressed to a form equal to $f(R0)$, i.e., $f(R1) = f(R0)$. Thus, the fault causing the UUT to produce $R1$ instead of $R0$ will not be detected, even though it is covered by the test patterns.

The two compression functions that are the most widely accepted commercially are transition counting and signature analysis.




FIGURE B.3.2. Comparison Testing

TL/L/9993-12




FIGURE B.3.3. Compact Testing

TL/L/9993-13


TRANSITION COUNTING

In transition counting, the number of logical transitions (0 to 1 and vice versa) is computed at each output pin by simply running each output of the UUT into a special counter. Thus, the number of counters needed is equal to the number of output pins observed. For every m -bit output data stream (at one pin), an n -bit counter is required, where $n = \lceil \log_2 m \rceil$. As in stored response testing, the transition counts of the good responses are obtained by applying the test sequence to a golden copy of the UUT and counting the number of transitions at each output pin. This latter information is used as a reference in any explicit testing process.

In the testing of an LSI circuit by means of transition counting, the input patterns can be applied to the UUT at a very high rate, since the response evaluation circuitry is very fast. Also, the size of the memory needed to store the transition counts of the good responses can be very small. For example, a transition counting test using 16 million patterns at a rate of 1 MHz will take 16 seconds, and the compressed stored response will occupy only K 24-bit words, where K is the number of output pins. This can be contrasted with the 16 million K -bit words of storage space needed if regular stored response testing is used.

The test patterns used in a transition counting test system must be designed such that their output responses maximize the fault coverage of the test.²⁴ The example below shows how this can be done.

Consider the one-out-of-four multiplexer shown in *Figure B.3.4*. To check for multiple stuck-at faults in the multiplexer input lines, eight test patterns are required, as shown in *Table B.3.1*. The sequence of applying these eight patterns to the multiplexer is not important if we want to evaluate the output responses one by one. However, this sequence will greatly affect the degree of fault coverage if transition counting is used. To illustrate this fact, consider the eight single stuck-at faults in the four input lines X_1 , X_2 , X_3 and X_4 (i.e., X_1 stuck-at 0, X_1 stuck-at 1, X_2 stuck-at 0, and so on). Each of these faults will be detected by only one pattern among the eight test patterns. For example, the fault " X_1 stuck-at 0" will be detected by applying the first test pattern in *Table B.3.1*, but the other seven test patterns will not detect this fault. Now, suppose we want to use transition counting to evaluate the output responses of the multiplexer. Applying the eight test patterns in the sequence shown in *Table B.3.1* (from top to bottom) will produce the output response 10101010 (from left to right), with a transition count of seven. Any possible combination of the eight faults described above will change the transition count to a number different from seven, and the fault will be detected. (Note that no more than four of the eight faults can occur at



TL/L/9993-14

S_0	S_1	Y
0	0	X_1
0	1	X_2
1	0	X_3
1	1	X_4

FIGURE B.3.4. One-Out-of-Four Multiplexer

any one time.) Thus, the test sequence shown in *Table B.3.1* will detect all single and multiple stuck-at faults in the four input lines of the multiplexers.

Now, if we change the sequence of the test patterns to the one shown in *Table B.3.2*, the fault coverage of the test will decrease considerable. The output responses of the sequence of *Table B.3.2* will be 11001100, with a transition count of three. As a result, six of the eight single stuck-at faults will not be detected, because the transition count of the six faulty responses will remain three. For example, the fault " X_1 stuck-at 1" will change the output response to 11101100, which has a transition count of three. Hence, this fault will not be detected. Moreover, most of the multiple combinations of the eight faults will not change the transition count of the output, and hence they will not be detected either.

It is clear from the above example that the order of applying the test patterns to the UUT greatly affects the fault coverage of the test. When testing combinational circuits, the test designer is completely free to choose the order of test patterns. However, he cannot do the same with test patterns for sequential circuits. More seriously, because he is dealing with LSI circuits that probably have multiple output lines, he will find that a particular test sequence may give good results at some outputs and bad results at others. One way to solve these contradictions is to use simulation techniques to find the optimal test sequence. However, because of the limitations discussed here, transition counting cannot be recognized as a powerful compact LSI testing method.

TABLE B.3.1. The Eight Test Patterns Used for Testing the Multiplexer of Figure B.3.4


S ₀	S ₁	X1	X2	X3	X4	Y
0	0	1	0	0	0	1
0	0	0	1	1	1	0
0	1	0	1	0	0	1
0	1	1	0	1	1	0
1	0	0	0	1	0	1
1	0	1	1	0	1	0
1	1	0	0	0	1	1
1	1	1	1	1	0	0

TABLE B.3.2. A Different Sequence of the Eight Multiplexer Test Patterns

S ₀	S ₁	X1	X2	X3	X4	Y
0	0	1	0	0	0	1
0	1	0	1	0	0	1
0	0	0	1	1	1	0
0	1	1	0	1	1	0
1	0	0	0	1	0	1
1	1	0	0	0	1	1
1	0	1	1	0	1	0
1	1	1	1	1	0	0

SIGNATURE ANALYSIS

In 1977 Hewlett-Packard Corporation introduced a new compact testing technique called signature analysis, intended for testing LSI systems.²⁵⁻²⁸ In this method, each output response is passed through a 16-bit linear feedback shift register whose contents $f(R)$, after the test patterns have been applied, are called the test *signature*. Figure B.3.5 shows an example of a linear feedback shift register used in signature analysis.



TL/L/9993-15

FIGURE B.3.5. The 16-Bit Linear Feedback Shift Register Used in Signature Analysis

The signature provided by linear feedback shift registers can be regarded as a unique fingerprint—hence, test designers have extremely high confidence in these shift registers as tools for catching errors. To better understand this confidence, let us examine the 16-bit linear feedback shift register shown in Figure B.3.5. Let us assume a data stream of length n is fed to the serial data input line (representing the output response to be evaluated). There are 2^n possible combinations of data streams, and each one will be compressed to one of the 2^{16} possible signatures. Linear feedback shift registers have the property of equally distributing the different combinations of data streams over the different signatures.²⁷ This property is illustrated by the following numerical examples.

- Assume $n = 16$. Then each data stream will be mapped to a distinctive signature (one-to-one mapping).
- Assume $n = 17$. Then exactly two data streams will be mapped to the same signature. Thus, for a particular data stream (the UUT good output response), there is only one other data stream (a faulty output response) that will have the same signature; i.e., only one fault response out of $2^{17} - 1$ possible faults will not be detected.
- Assume $n = 18$. Then four different data streams will be mapped to the same signature. Hence, only three faults out of $2^{18} - 1$ possible faults will not be detected.

We can generalize the results obtained above. For any response data stream of length $n > 16$, the probability of missing a faulty response when using a 16-bit signature analyzer is²⁷

$$\frac{2^n - 16 - 1}{2^n - 1} \approx 2^{-16}, \text{ for } n \gg 16.$$

Hence, the possibility of missing an error in the bit stream is very small (on the order of 0.002 percent). Note also that a great percentage of the faults will affect more than one output pin—hence the probability of not detecting these kind of faults is even lower.

Signature analysis provides a much higher level of confidence for detecting faulty output responses than that provided by transition counting. But, like transition counting, it requires only very simple hardware circuitry and a small amount of memory for storing the good signatures. As a result, the signatures of the output responses can be calculated even when the UUT is tested at its maximum speed. Unlike transition counting, the degree of fault coverage provided by signature analysis is not sensitive to the order of the test patterns. Thus, it is clear that signature analysis is the most attractive solution to the response evaluation problem.

The rapid growth of the complexity and performance of digital circuits presents a testing problem of increasing severity. Although many testing methods have worked well for SSI and MSI circuits, most of them are rapidly becoming obsolete. New techniques are required to cope with the vastly more complicated LSI circuits.


In general, testing techniques fall into the concurrent and explicit categories. In this article, we gave special attention to explicit testing techniques, especially those approaching the problem at the functional level. The explicit testing process can be partitioned into three steps: generating the test, applying the test to the UUT, and evaluating the UUT's responses. The various testing techniques are distinguished by the methods they used to perform these three steps. Each of these techniques has certain strengths and weaknesses.

We have tried to emphasize the range of testing techniques available, and to highlight some of the milestones in the evolution of LSI testing. The details of an individual test method can be found in the source we have cited.

References


1. M.A. Breuer and A.D. Friedman, *Diagnosis and Reliable Design of Digital Systems*, Computer Science Press, Washington, D.C., 1976.
2. J.P. Hayes and E.J. McCluskey, "Testing Considerations in Microprocessor-Based Design", *Computer*, Vol. 13, No.3, March 1980, pp. 17-26.
3. J. Wakerly, *Error Detecting Codes, Self-Checking Circuits and Applications*, American Elsevier, New York, 1978.
4. D.B. Armstrong, "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinatorial Nets," *IEEE Trans. Electronic Computers*, Vol. EC-15, No. 2, Feb. 1966, pp. 63-73.
5. J.P. Roth, W.G. Bouricius, and P.R. Schneider, "Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits," *IEEE Trans. Electronica Computers*, Vol. EC-16, No. 5, October 1967, pp. 567-580.
6. S.B. Akers, "Test Generation Techniques," *Computer*, Vol. 13, No. 3, March 1980, pp. 9-15.
7. E.I. Muehldorf and A.D. Savkar, "LSI Logic Testing—An Overview," *IEEE Trans. Computers*, Vol. C-30, No. 1, January 1981, pp. 1-17.
8. O.H. Ibarra and S.K. Sahni, "Polynomially Complete Fault Detection Problems," *IEEE Trans. Computers*, Vol. C-24, No. 3, March 1975, pp. 242-249.
9. T. Sridhar and J.P. Hayes, "Testing Bit-Sliced Microprocessors," *Proc. 9th Int'l Symp. Fault-Tolerant Computing*, 1979, pp. 211-218.
10. *The Am2900 Family Data Book*, Advanced Micro Devices, Inc., 1979.
11. Z. Kohavi, *Switching and Finite Automata Theory*, McGraw-Hill, New York, 1970.
12. S.M. Thatte, "Test Generation for Microprocessors," PhD Thesis, University of Illinois, Urbana, 1979.
13. S.M. Thatte and J.A. Abraham, "Test Generation For Microprocessors," *IEEE Trans. Computers*, Vol. C-29, No. 6, June 1980, pp. 429-441.
14. M.A. Breuer and A.D. Friedman, "Functional Level Primitives in Test Generation," *IEEE Trans. Computers*, Vol. C-29, No. 3, March 1980, pp. 223-235.
15. M.S. Abadir and H.K. Reghbati, "Test Generation for LSI: A New Approach," Tech. Report 81-7, Dept. of Computational Science, University of Saskatchewan, Saskatoon, 1981.
16. M.S. Abadir and H.K. Reghbati, "Test Generation for LSI: Basic Operations," Tech. Report 81-8, Dept. of Computational Science, University of Saskatchewan, Saskatoon, 1981.
17. M.S. Abadir and H.K. Reghbati, "Test Generation for LSI: A Case Study," Tech. Report 81-9, Dept. of Computational Science, University of Saskatchewan, Saskatoon, 1981.
18. M.S. Abadir and H.K. Reghbati, "Functional Testing of Semiconductor Random Access Memories," Tech. Report 81-6, Dept. of Computational Science, University of Saskatchewan, Saskatoon, 1981.
19. S.B. Akers, "Binary Decision Diagram," *IEEE Trans. Computers*, Vol. C-27, No. 6, June 1978, pp. 509-516.
20. S.B. Akers, "Functional Testing with Binary Decision Diagram," *Proc. 8th Int'l Symp. Fault-Tolerant Computing*, June 1978, pp. 82-92.
21. B.A. Zimmer, "Test Techniques for Circuit Boards Containing Large Memories and Microprocessors," *Proc. 1976 Semiconductor Test Symp.*, pp. 16-21.
22. P. Agrawal and V.D. Agrawal, "On Improving the Efficiency of Monte Carlo Test Generation," *Proc. 5th Int'l Symp. Fault-Tolerant Computing*, June 1975, pp. 205-209.
23. D. Bastin, E. Girard, J.C. Rault, and R. Tulloue, "Probabilistic Test Generation Methods," *Proc. 3rd Int'l Symp. Fault-Tolerant Computing*, June 1973, p. 171.
24. J.P. Hayes, "Transition Count Testing of Combinational Logic Circuits," *IEEE Trans. Computers*, Vol. C-25, No. 6, June 1976, pp. 613-620.
25. "Signature Analysis," *Hewlett Packard J.*, Vol. 28, No. 9, May 1977.
26. R. David, "Feedback Shift Register Testing," *Proc. 8th Int'l Symp. Fault-Tolerant Computing*, June 1978.
27. H.J. Nadig, "Testing a Microprocessor Product Using Signature Analysis," *Proc. 1978 Semiconductor Test Symp.*, pp. 159-169.
28. J.B. Peatman, *Digital Hardware Design*, McGraw-Hill, New York, 1980.
29. M. Garey and D. Johnson, *Computers and Intractability: A Guide to the Theory of NP-Completeness*, W.H. Freeman, San Francisco, 1978.
30. E. Horowitz and S. Sahni, *Fundamentals of Computer Algorithms*, Computer Science Press, Washington D.C., 1978.

20 Lead Molded Dual-In-Line Package (N) NS Package Number N20A






N20A (REV G)

24 Lead Skinny Dual-In-Line Package (0.300" Centers Molded) (N) NS Package Number N24C





N24C (REV F)

20 Lead Plastic Chip Carrier (V) NS Package Number V20A



V20A (REV J)

28 Lead Plastic Chip Carrier (V) NS Package Number V28A



V28A (REV G)



Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16-300
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090

ALS/AS LOGIC DATABOOK—1990

Introduction to Advanced Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS—1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

CMOS LOGIC DATABOOK—1988

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC
MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

DATA ACQUISITION LINEAR DEVICES—1989

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital Converters • Digital-to-Analog Converters
Sample and Hold • Temperature Sensors • Voltage Regulators • Surface Mount

DATA COMMUNICATION/LAN/UART DATABOOK—1990

LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTs
Modems • Transmission Line Drivers/Receivers

DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK—1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors
Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series
Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

DRAM MANAGEMENT HANDBOOK—1989

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the
DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A
Microprocessor Applications for the NS32CG821

EMBEDDED SYSTEM PROCESSOR DATABOOK—1989

Embedded System Processor Overview • Central Processing Units • Slave Processors • Peripherals
Development Systems and Software Tools

F100K DATABOOK—1989

Family Overview • F100K Datasheets • 11C Datasheets • 10K and 100K Memory Datasheets
Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations
Power Distribution and Thermal Considerations • Testing Techniques • Quality Assurance and Reliability

FACT™ ADVANCED CMOS LOGIC DATABOOK—1989

Description and Family Characteristics • Ratings, Specifications and Waveforms
Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX

FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK—Rev. 1—1988

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations • 54F/74FXXX

FAST® APPLICATIONS HANDBOOK—1990

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders
Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design
FAST Characteristics and Testing • Packaging Characteristics

GENERAL PURPOSE LINEAR DEVICES DATABOOK—1989

Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators
Instrumentation Amplifiers • Surface Mount

GRAPHICS HANDBOOK—1989

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

INTERFACE DATABOOK—1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers
Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

LINEAR APPLICATIONS HANDBOOK—1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

LS/S/TTL DATABOOK—1989

Contains former Fairchild Products

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • TTL—Low Power

MASS STORAGE HANDBOOK—1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs
Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits
Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

MEMORY DATABOOK—1990

PROMs, EPROMs, EEPROMs • TTL I/O SRAMs • ECL I/O SRAMs

MICROCONTROLLER DATABOOK—1989

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications
MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

MICROPROCESSOR DATABOOK—1989

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals
Development Systems and Software Tools • Application Notes • NSC800 Family

PROGRAMMABLE LOGIC DATABOOK & DESIGN MANUAL—1990

Product Line Overview • Datasheets • Designing with PLDs • PLD Design Methodology • PLD Design Development Tools
Fabrication of Programmable Logic • Application Examples

REAL TIME CLOCK HANDBOOK—1989

Real Time Clocks and Timer Clock Peripherals • Application Notes

RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices
Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization
Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device
European Reliability Programs • Reliability and the Cost of Semiconductor Ownership
Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program
883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products
Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging
Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms
Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

SPECIAL PURPOSE LINEAR DEVICES DATABOOK—1989

Audio Circuits • Radio Circuits • Video Circuits • Motion Control Circuits • Special Function Circuits
Surface Mount

TELECOMMUNICATIONS—1990

Line Card Components • Integrated Services Digital Network Components • Analog Telephone Components
Application Notes

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

ALABAMA

Huntsville
Arrow Electronics
(205) 837-8955
Bell Industries
(205) 837-1074
Hamilton/Avnet
(205) 837-7210
Pioneer Technology
(205) 837-9300
Time Electronics
(205) 721-1133

ARIZONA

Chandler
Hamilton/Avnet
(602) 231-5100
Phoenix
Arrow Electronics
(602) 437-0750
Tempe
Anthem Electronics
(602) 966-6600
Bell Industries
(602) 966-7800
Time Electronics
(602) 967-2000

CALIFORNIA

Agora Hills
Bell Industries
(818) 706-2608
Zeus Components
(818) 889-3838
Anaheim
Time Electronics
(714) 934-0911
Chatsworth
Anthem Electronics
(818) 700-1000
Arrow Electronics
(818) 701-7500
Hamilton Electro Sales
(818) 700-6500
Time Electronics
(818) 998-7200
Costa Mesa
Avnet Electronics
(714) 754-6050
Hamilton Electro Sales
(714) 641-4159
Cypress
Bell Industries
(714) 895-7801
Gardena
Bell Industries
(213) 515-1800
Hamilton/Avnet
(213) 217-6751
Irvine
Anthem Electronics
(714) 768-4444
Ontario
Hamilton/Avnet
(714) 989-4602
Rocklin
Anthem Electronics
(916) 624-9744
Bell Industries
(916) 652-0414
Sacramento
Hamilton/Avnet
(916) 925-2216
San Diego
Anthem Electronics
(619) 453-9005
Arrow Electronics
(619) 565-4800
Hamilton/Avnet
(619) 571-7510
Time Electronics
(619) 586-1331

San Jose

Anthem Electronics
(408) 453-1200
Pioneer Technology
(408) 954-9100
Zeus Components
(408) 629-4789
Sunnyvale
Arrow Electronics
(408) 745-6600
Bell Industries
(408) 734-8570
Hamilton/Avnet
(408) 743-3355
Time Electronics
(408) 734-9888
Thousand Oaks
Bell Industries
(805) 499-6821
Torrance
Time Electronics
(213) 320-0880
Tustin
Arrow Electronics
(714) 838-5422
Yorba Linda
Zeus Components
(714) 921-9000

COLORADO

Englewood
Anthem Electronics
(303) 790-4500
Arrow Electronics
(303) 790-4444
Hamilton/Avnet
(303) 799-7800

CONNECTICUT

Cheshire
Time Electronics
(203) 271-3200
Danbury
Hamilton/Avnet
(203) 797-2800
Norwalk
Pioneer Standard
(203) 853-1515
Wallingford
Arrow Electronics
(203) 265-7741
Waterbury
Anthem Electronics
(203) 575-1575

FLORIDA

Altamonte Springs
Bell Industries
(407) 339-0078
Pioneer Technology
(407) 834-9090
Clearwater
Pioneer Technology
(813) 536-0445
Deerfield Beach
Arrow Electronics
(305) 429-8200
Bell Industries
(305) 421-1997
Pioneer Technology
(305) 428-8877
Fort Lauderdale
Hamilton/Avnet
(305) 971-2900
Time Electronics
(305) 484-7778
Lake Mary
Arrow Electronics
(407) 333-9300
Largo
Bell Industries
(813) 541-4434

Orlando

Time Electronics
(407) 841-6565
Oviedo
Zeus Components
(407) 365-3000
St. Petersburg
Hamilton/Avnet
(813) 576-3930
Winter Park
Hamilton/Avnet
(407) 628-3888

GEORGIA

Duluth
Arrow Electronics
(404) 497-1300
Norcross
Bell Industries
(404) 662-0923
Hamilton/Avnet
(404) 447-7500
Pioneer Technology
(404) 448-1711
Time Electronics
(404) 448-4448

ILLINOIS

Addison
Pioneer Electronics
(708) 437-9880
Bensenville
Hamilton/Avnet
(708) 860-7780
Elk Grove Village
Anthem Electronics
(708) 640-6066
Bell Industries
(708) 640-1910
Itasca
Arrow Electronics
(708) 250-0500
Urbana
Bell Industries
(217) 328-1077
Wood Dale
Time Electronics
(708) 350-0610

INDIANA

Carmel
Hamilton/Avnet
(317) 844-9333
Fort Wayne
Bell Industries
(219) 423-3422
Indianapolis
Advent Electronics Inc.
(317) 872-4910
Arrow Electronics
(317) 243-9353
Bell Industries
(317) 634-8200
Pioneer Standard
(317) 573-0880

IOWA

Cedar Rapids
Advent Electronics
(319) 363-0221
Arrow Electronics
(319) 395-7230
Bell Industries
(319) 395-0730
Hamilton/Avnet
(319) 362-4757

KANSAS

Lenexa
Arrow Electronics
(913) 541-9542
Hamilton/Avnet
(913) 888-8900

MARYLAND

Columbia
Anthem Electronics
(301) 995-6640
Arrow Electronics
(301) 995-0003
Hamilton/Avnet
(301) 995-3500
Time Electronics
(301) 964-3090
Zeus Components
(301) 997-1118
Gaithersburg
Pioneer Technology
(301) 921-0660

MASSACHUSETTS

Andover
Bell Industries
(508) 474-8880
Lexington
Pioneer Standard
(617) 861-9200
Zeus Components
(617) 863-8800
Norwood
Gerber Electronics
(617) 769-6000
Peabody
Hamilton/Avnet
(508) 531-7430
Time Electronics
(508) 532-6200
Wilmington
Anthem Electronics
(508) 657-5170
Arrow Electronics
(508) 658-0900

MICHIGAN

Ann Arbor
Bell Industries
(313) 971-9093
Grand Rapids
Arrow Electronics
(616) 243-0912
Hamilton/Avnet
(616) 243-8805
Pioneer Standard
(616) 698-1800
Livonia
Arrow Electronics
(313) 665-4100
Pioneer Standard
(313) 525-1800
Novi
Hamilton/Avnet
(313) 347-4720
Southfield
R. M. Electronics, Inc.
(313) 262-1582
Wyoming
R. M. Electronics, Inc.
(616) 531-9300

MINNESOTA

Eden Prairie
Anthem Electronics
(612) 944-5454
Pioneer Standard
(612) 944-3355
Edina
Arrow Electronics
(612) 830-1800
Time Electronics
(612) 835-1250
Minnetonka
Hamilton/Avnet
(612) 932-0600

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

MISSOURI

Chesterfield
Hamilton/Avnet
(314) 537-1600

St. Louis
Arrow Electronics
(314) 567-6888
Pioneer Standard
(314) 432-4350
Time Electronics
(314) 391-6444

NEW HAMPSHIRE

Hudson
Bell Industries
(603) 882-1133

Manchester
Arrow Electronics
(603) 668-6968
Hamilton/Avnet
(603) 624-9400

NEW JERSEY

Cherry Hill
Hamilton/Avnet
(609) 424-0100

Fairfield
Anthem Electronics
(201) 227-7960
Hamilton/Avnet
(201) 575-3390

Marlton
Arrow Electronics
(609) 596-8000

Parsippany
Arrow Electronics
(201) 538-0900

Pine Brook
Nu Horizons Electronics
(201) 882-8300
Pioneer Standard
(201) 575-3510
Time Electronics
(201) 882-4611

NEW MEXICO

Albuquerque
Alliance Electronics Inc.
(505) 292-3360
Arrow Electronics
(505) 243-4566
Bell Industries
(505) 292-2700
Hamilton/Avnet
(505) 345-0001

NEW YORK

Amityville
Nu Horizons Electronics
(516) 226-6000

Binghamton
Pioneer
(607) 722-9300

Buffalo
Summit Electronics
(716) 887-2800

Cornwall
Anthem Electronics
(516) 864-6600

Fairport
Pioneer Standard
(716) 381-7070
Time Electronics
(716) 383-8853

Hauppauge
Arrow Electronics
(516) 231-1000
Hamilton/Avnet
(516) 434-7413
Time Electronics
(516) 273-0100

Port Chester
Zeus Components
(914) 837-7400

Rochester

Arrow Electronics
(716) 427-0300
Hamilton/Avnet
(716) 475-9130
Summit Electronics
(716) 334-8110

Ronkonkoma
Zeus Components
(516) 737-4500

Syracuse
Hamilton/Avnet
(315) 437-2641
Time Electronics
(315) 432-0355

Westbury
Hamilton/Avnet Export Div.
(516) 997-6868

Woodbury
Pioneer Electronics
(516) 921-8700

NORTH CAROLINA

Charlotte
Pioneer Technology
(704) 527-8188
Time Electronics
(704) 522-7600

Durham
Pioneer Technology
(919) 544-5400

Raleigh
Arrow Electronics
(919) 876-3132
Hamilton/Avnet
(919) 878-0810

Winston-Salem
Arrow Electronics
(919) 725-8711

OHIO

Centerville
Arrow Electronics
(513) 435-5583
Bell Industries
(513) 435-8680
Bell Industries-Military
(513) 434-8231

Cleveland
Pioneer
(216) 587-3600

Dayton
Hamilton/Avnet
(513) 439-6700
Pioneer Standard
(513) 236-9900
Zeus Components
(914) 937-7400

Dublin
Time Electronics
(614) 761-1100

Solon
Arrow Electronics
(216) 248-3990
Hamilton/Avnet
(216) 831-3500

Westerville
Hamilton/Avnet
(614) 882-7004

OKLAHOMA

Tulsa
Arrow Electronics
(918) 252-7537
Hamilton/Avnet
(918) 252-7297
Pioneer Standard
(918) 492-0546
Radio Inc.
(918) 587-9123

OREGON

Beaverton
Almac-Stroum Electronics
(503) 629-8090
Anthem Electronics
(503) 643-1114
Arrow Electronics
(503) 645-6456
Hamilton/Avnet
(503) 627-0201

Lake Oswego
Bell Industries
(503) 635-6500

Portland
Time Electronics
(503) 684-3780

PENNSYLVANIA

Horsham
Anthem Electronics
(215) 443-5150
Pioneer Technology
(215) 674-4000

King of Prussia
Time Electronics
(215) 337-0900

Monroeville
Arrow Electronics
(412) 856-7000

Pittsburgh
Hamilton/Avnet
(412) 281-4150
Pioneer
(412) 782-2300

TEXAS

Austin
Arrow Electronics
(512) 835-4180
Hamilton/Avnet
(512) 837-8911
Pioneer Standard
(512) 835-4000
Time Electronics
(512) 399-3051

Carrollton
Arrow Electronics
(214) 380-6464
Time Electronics
(214) 241-7441

Dallas
Hamilton/Avnet
(214) 404-9906
Pioneer Standard
(214) 386-7300

Houston
Arrow Electronics
(713) 530-4700
Pioneer Standard
(713) 988-5555

Richardson
Anthem Electronics
(214) 238-7100
Zeus Components
(214) 783-7010

Stafford
Hamilton/Avnet
(713) 240-7733

UTAH

Midvale
Bell Industries
(801) 255-9811

Salt Lake City
Anthem Electronics
(801) 973-8555
Arrow Electronics
(801) 973-6913
Hamilton/Avnet
(801) 972-4300

West Valley
Time Electronics
(801) 973-8181

WASHINGTON

Bellevue
Almac-Stroum Electronics
(206) 643-9992

Bothell
Anthem Electronics
(206) 483-1700

Kent
Arrow Electronics
(206) 675-4420

Redmond
Bell Industries
(206) 865-9963
Hamilton/Avnet
(206) 881-6697
Time Electronics
(206) 882-1600

WISCONSIN

Brookfield
Arrow Electronics
(414) 792-0150

Mequon
Taylor Electric
(414) 241-4321

Waukesha
Bell Industries
(414) 547-8879
Hamilton/Avnet
(414) 784-4516

CANADA

WESTERN PROVINCES

Burnaby
Hamilton/Avnet
(604) 437-6667
Semad Electronics
(604) 420-9889

Calgary
Hamilton/Avnet
(403) 250-9380
Semad Electronics
(403) 252-5664
Zentronics
(403) 272-1021

Edmonton
Zentronics
(403) 468-9306

Richmond
Zentronics
(604) 273-5575

Saskatoon
Zentronics
(306) 955-2207

Winnipeg
Zentronics
(204) 694-1957

EASTERN PROVINCES

Mississauga
Hamilton/Avnet
(416) 677-7432
Time Electronics
(416) 672-5300
Zentronics
(416) 564-9600

Nepesin
Hamilton/Avnet
(613) 226-1700
Zentronics
(613) 226-8840

Ottawa
Semad Electronics
(813) 727-8325

Pointe Claire
Semad Electronics
(514) 694-0860

St. Laurent
Hamilton/Avnet
(514) 335-1000
Zentronics
(514) 737-9700

Willowdale
ElectroSonic Inc.
(416) 494-1666

SALES OFFICES

ALABAMA

Huntsville
(205) 721-9367

ARIZONA

Tempe
(602) 966-4563

CALIFORNIA

Inglewood
(213) 645-4226

Roseville
(916) 786-5577

San Diego
(619) 587-0666

Santa Clara
(408) 562-5900

Tustin
(714) 259-8880

Woodland Hills
(818) 888-2602

COLORADO

Boulder
(303) 440-3400

Colorado Springs
(719) 578-3319

Englewood
(303) 790-8090

CONNECTICUT

Hamden
(203) 288-1560

FLORIDA

Boca Raton
(407) 997-8133

Orlando
(407) 829-1720

St. Petersburg
(813) 577-5017

GEORGIA

Norcross
(404) 441-2740

ILLINOIS

Schaumburg
(708) 397-8777

INDIANA

Carmel
(317) 843-7160

Fort Wayne
(219) 484-0722

IOWA

Cedar Rapids
(319) 395-0090

KANSAS

Overland Park
(913) 451-4402

MARYLAND

Hanover
(301) 796-8900

MASSACHUSETTS

Burlington
(617) 221-4500

MICHIGAN

Grand Rapids
(616) 940-0588

W. Bloomfield
(313) 855-0166

MINNESOTA

Bloomington
(612) 854-8200

MISSOURI

St. Louis
(314) 569-9830

NEW JERSEY

Paramus
(201) 599-0955

NEW MEXICO

Albuquerque
(505) 884-5601

NEW YORK

Fairport
(716) 223-7700

Melville
(516) 351-1000

Wappinger Falls
(914) 298-0680

NORTH CAROLINA

Raleigh
(919) 832-0661

OHIO

Dayton
(513) 435-6886

Independence
(216) 524-5577

ONTARIO

Mississauga
(416) 678-2920

Nepean
(613) 596-0411

OREGON

Portland
(503) 639-5442

PENNSYLVANIA

Horsham
(215) 672-6767

PUERTO RICO

Rio Piedras
(809) 758-9211

QUEBEC

Pointe Claire
(514) 426-2992

TEXAS

Austin
(512) 346-3990

Houston
(713) 771-3547

Richardson
(214) 234-3811

UTAH

Salt Lake City
(801) 322-4747

WASHINGTON

Bellevue
(206) 453-9944

WISCONSIN

Brookfield
(414) 782-1818

National Semiconductor Corporation

2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: (408) 721-5000
TWX: (910) 339-9240

SALES OFFICES (Continued)
**INTERNATIONAL
OFFICES**

Electronica NSC de Mexico SA
Juventino Rosas No. 118-2
Col Guadalupe Inn
Mexico, 01020 D.F. Mexico
Tel: 52-5-524-9402

**National Semicondutores
Do Brasil Ltda.**

Av. Brig. Faria Lima, 1383
6.0 Andor-Conj. 62
01451 Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Fax: (55/11) 211-1181 NSBR BR

National Semiconductor GmbH

Industriestrasse 10
D-8080 Furstenfeldbruck
West Germany
Tel: (0-81-41) 103-0
Telex: 527-649
Fax: (08141) 103554

National Semiconductor (UK) Ltd.

The Maple, Kembrey Park
Swindon, Wiltshire SN2 6UT
United Kingdom
Tel: (07-93) 61-41-41
Telex: 444-674
Fax: (07-93) 69-75-22

National Semiconductor Benelux

Vorstlaan 100
B-1170 Brussels
Belgium
Tel: (02) 6-61-06-80
Telex: 61007
Fax: (02) 6-60-23-95

National Semiconductor (UK) Ltd.

Ringager 4A, 3
DK-2605 Brøndby
Denmark
Tel: (02) 43-32-11
Telex: 15-179
Fax: (02) 43-31-11

National Semiconductor S.A.

Centre d'Affaires-La Boursidiere
Bâtiment Champagne, B.P. 90
Route Nationale 186
F-92357 Le Plessis Robinson
France
Tel: (1) 40-94-88-88
Telex: 631065
Fax: (1) 40-94-88-11

National Semiconductor (UK) Ltd.

Unit 2A
Clonskeagh Square
Clonskeagh Road
Dublin 14
Tel: (01) 69-55-89
Telex: 91047
Fax: (01) 69-55-89

National Semiconductor S.p.A.

Strada 7, Palazzo R/3
I-20089 Rozzano
Milanofiori
Italy
Tel: (02) 8242046/7/8/9
Twx: 352647
Fax: (02) 8254758

National Semiconductor S.p.A.

Via del Cararaggio, 107
00147 Rome
Italy
Tel: (06) 5-13-48-80
Fax: (06) 5-13-79-47

National Semiconductor (UK) Ltd.

Stasjonsvni 18
Postboks 15
N-1361 Billingstadsletta
Norway
Tel: 47-2-849362
Fax: 47-2-848104

National Semiconductor AB

P.O. Box 1009
Grosshandlarvaegen 7
S-121 23 Johanneshov
Sweden
Tel: 46-8-7228050
Fax: 46-8-7229095
Telex: 10731 NSC S

National Semiconductor GmbH

Calle Agustín de Foxa, 27 (9°D)
28036 Madrid
Spain
Tel: (01) 733-2958
Telex: 46133
Fax: (01) 733-8018

**National Semiconductor
Switzerland**

Alte Winterthurerstrasse 53
Postfach 567
CH-8304 Wallisellen-Zurich
Switzerland
Tel: (01) 830-2727
Telex: 828-444
Fax: (01) 830-1900

National Semiconductor

Kaupparkatanonkatu 7 A22
SF-00930 Helsinki
Finland
Tel: (90) 33-80-33
Telex: 126116
Fax: (90) 33-81-30

National Semiconductor

Postbus 90
1380 AB Weesp
The Netherlands
Tel: (0-29-40) 3-04-48
Telex: 10-956
Fax: (0-29-40) 3-04-30

**National Semiconductor Japan
Ltd.**

Sanseido Bldg. 5F
4-15 Nishi Shinjuku
Shinjuku-ku
Tokyo 160 Japan
Tel: 3-299-7001
Fax: 3-299-7000

National Semiconductor

Hong Kong Ltd.
Suite 513, 5th Floor,
Chinachem Golden Plaza,
77 Mody Road, Tsimshatsui East,
Kowloon, Hong Kong
Tel: 3-7231290
Telex: 52996 NSSEA HX
Fax: 3-3112536

National Semiconductor

(Australia) PTY, Ltd.
1st Floor, 441 St. Kilda Rd.
Melbourne, 3004
Victoria, Australia
Tel: (03) 267-5000
Fax: 61-3-2677458

**National Semiconductor (PTE),
Ltd.**

200 Cantonment Road 13-01
Southpoint
Singapore 0208
Tel: 2252226
Telex: RS 33877

**National Semiconductor (Far East)
Ltd.**

Taiwan Branch
P.O. Box 68-332 Taipei
7th Floor, Nan Shan Life Bldg.
302 Min Chuan East Road,
Taipei, Taiwan R.O.C.
Tel: (86) 02-501-7227
Telex: 22837 NSTW
Cable: NSTW TAIPEI

**National Semiconductor (Far East)
Ltd.**

Korea Branch
13th Floor, Dai Han Life Insurance
63 Building,
60, Yoido-dong, Youngdeungpo-ku,
Seoul, Korea 150-763
Tel: (02) 784-8051/3, 785-0696/8
Telex: 24942 NSPKLO
Fax: (02) 784-8054