


HITACHI®

HITACHI®

SRAM  
DATA BOOK

SRAM DATA BOOK



# SRAM DATA BOOK

**HITACHI®**

M21T059

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

INDEX  
**SRAM DATA BOOK**

SECTION

**INTRODUCTION**

**1**

**BiCMOS FAST STATIC RAMs**

- TTL I/O
- ECL I/O

**2**

**CMOS FAST STATIC RAMs**

- 5.0 V Supply
- 3.3 V Supply

**3**

**APPLICATION SPECIFIC STATIC RAMs**

**4**

**MEDIUM SPEED, BYTE WIDE STATIC RAMs**

- 5.0 V Supply
- 3.0 V & 3.3 V Supply

**5**

**PSEUDO STATIC RAMs**

- 5.0 V Supply
- 3.0 V & 3.3 V Supply

**6**

**STATIC RAM MODULES**

- Medium Speed Static RAM Modules

**7**

**HITACHI**

**HITACHI**

# SRAM Data Book

## Table of Contents

SECTION

### 1

## INTRODUCTION

- Quick Reference Guide.....1
- Package Information.....9
- Reliability of Hitachi IC Memories.....33
- Quality Assurance of IC Memories.....56
- Outline of Testing Method.....65
- Packing Specifications.....66
- Application.....71
  - Static RAM.....71
  - Pseudo Static RAM.....73
  - Instructions for Using Memory Devices.....79

### 2

## BiCMOS FAST STATIC RAMs

### • TTL I/O

HM6708SH/HM6709SH Series	65,536-words x 4-bits High Speed Static Random Access Memory.....	3
HM67832SH Series	32,768-word x 8-bit High Speed Static Random Access Memory.....	14
HM674256UH Series	262144-words x 4-bits High Speed Static Random Access Memory.....	25
HM678127UH Series	131072-words x 8 bits High Speed Static Access Memory.....	36
HM674100H Series	1048576-word x 4 bit High Speed Static Random Access Memory.....	47

### • ECL I/O

HM101484HF-4/4.5	4096-word x 4 bit Fully Decoded Random Access Memory.....	56
HM101514 Series	262,144-word x 4-bit Random Access Memory.....	61
HM101510 Series	1,048,576-word x 1-bit Random Access Memory.....	67
HM101513 Series	262,144-word x 4-bit/524,288-word x 2-bit Random Access Memory.....	73
HM101515 Series	262,144-words x 4-bits Fully Decoded Random Access Memory.....	80
HM101524 Series	1048576-word x 4-bit Random Access Memory.....	88

### 3

## CMOS FAST STATIC RAMs

### • 5.0 V Supply

HM6207H Series	262,144-word x 1-bit High Speed CMOS Static RAM.....	2
HM6208H Series	65,536-word x 4-bit High Speed CMOS Static RAM.....	13
HM62832H Series	32768-Word x 8-Bit High Speed CMOS Static RAM.....	23
HM62832UH Series	32768-word x 8-bit High Speed CMOS Static RAM.....	36
HM621100A Series	1048576-word x 1-bit High Speed CMOS Static RAM.....	46
HM624256A Series	262144-word x 4-bit High Speed CMOS Static RAM.....	58
HM628127H/HM629127H Series	131072-word x 8/9-bit High Speed CMOS Static RAM.....	67
HM621664H/HM621864H Series	65536-word x 16/18-bit High Speed CMOS Static RAM.....	78

**HITACHI**

# Table of Contents *(continued)*

SECTION

**3**

## **CMOS FAST STATIC RAMs** *(continued)*

### **• 3.3 V Supply**

HM62W832	32,768-word x 8-bit High Speed Static Access Memory.....	90
HM62W8127H/HM62W9127H Series	131072-word x 8/9-bit High Speed CMOS Static RAM.....	91
HM62W1664H/HM62W1864H Series	65536-word x 16/18-bit High Speed CMOS Static RAM.....	102

**4**

## **APPLICATION SPECIFIC STATIC RAMs**

HM67A4257 Series	262144-word x 4-bit I/O Separate Clocked Random Access Memory.....	3
HM62A9128/8128 Series	131072-word x 9 (8)-bit Synchronous Cache SRAM.....	9
HM67A4101 Series	1048576-words x 4-bits I/O Separate Clocked Random Access Memory.....	19
HM67A8/9512	524,288-word x 8/9-bit High Speed Synchronous Static Access Memory.....	21

**5**

## **MEDIUM SPEED, BYTE WIDE STATIC RAMs**

### **• 5.0 V Supply**

HM6264A Series	8192-word x 8-bit High Speed CMOS Static RAM.....	3
HM62256 Series	32768-word x 8-bit High Speed CMOS Static RAM.....	13
HM62256A Series	32,768-word x 8-bit High Speed CMOS Static RAM.....	27
HM628128 Series	131072-word x 8-bit High Speed CMOS Static RAM.....	39
HM628128A Series	131,072-word x 8-bit High Speed CMOS Static RAM.....	55
HM629128 Series	131,072-word x 9-bit High Speed CMOS Static RAM.....	66
HM628512 Series	524288-word x 8-bit High Speed CMOS Static RAM.....	78

### **• 3.0 V & 3.3 V Supply**

HM62W256 Series	32,768-Word x 80Bit Low Voltage Operation CMOS Static RAM.....	89
HM62W8128 Series	131072-Word x 8-Bit High Speed CMOS Static RAM.....	100
HM62V8128 Series	131072-Word x 8-Bit High Speed CMOS Static RAM.....	111
HM62W9128 Series	131072-Word x 9-Bit High Speed CMOS Static RAM.....	122
HM62V9128 Series	131072-Word x 9-Bit High Speed CMOS Static RAM.....	132

**6**

## **PSEUDO STATIC RAMs**

### **• 5.0 V Supply**

HM65256B Series	32,768-word x 8-bit High Speed Pseudo Static RAM.....	3
HM658128A Series	131072-word x 8-bit High Speed CMOS Pseudo Static RAM.....	15
HM658512 Series	524288-Word x 8-Bit High Speed Pseudo Static RAM.....	28

### **• 3.0 V & 3.3 V Supply**

HM65V8512 Series	524288-Word x 8-Bit High Speed Pseudo Static RAM.....	40
HM65W8512 Series	524,288-word x 8-bit High Speed Pseudo Static RAM.....	51

**7**

## **STATIC RAM MODULES**

### **• Medium Speed Static RAM Modules**

HM66205L Series	524,288-word x 8-bit High Density CMOS Static RAM Module.....	3
-----------------	---	---

<b>• Hitachi Sales Offices</b> .....	14
--------------------------------------	----

**HITACHI**

# SRAM Data Book

## ALPHA-NUMERIC INDEX

Part No.	*Classification	Section	Page No.
HM101484HF-4/4.5	BiCMOS	2	56
HM101510 Series	BiCMOS	2	67
HM101513 Series	BiCMOS	2	73
HM101514 Series	BiCMOS	2	61
HM101515 Series	BiCMOS	2	80
HM101524 Series	BiCMOS	2	88
HM6207H Series	CMOS	3	2
HM6208H Series	CMOS	3	13
HM621100A Series	CMOS	3	46
HM62256 Series	MSBWSR	5	13
HM62256A Series	MSBWSR	5	27
HM624256A Series	CMOS	3	58
HM6264A Series	MSBWSR	5	3
HM628127H/HM629127H Series	CMOS	3	67
HM628128 Series	MSBWSR	5	39
HM628128A Series	MSBWSR	5	55
HM62832H Series	CMOS	3	23
HM62832UH Series	CMOS	3	36
HM628512 Series	MSBWSR	5	78
HM629128 Series	MSBWSR	5	66
HM62A9128/8128 Series	SRAM	4	9
HM62V8128 Series	MSBWSR	5	111
HM62V9128 Series	MSBWSR	5	132
HM62W1664H/HM62W1864H Series	CMOS	3	102
HM62W256 Series	MSBWSR	5	89
HM62W8127H/HM62W9127H Series	CMOS	3	91
HM62W8128 Series	MSBWSR	5	100
HM62W832	CMOS	3	90
HM62W9128 Series	MSBWSR	5	122
HM65256B Series	PRAM	6	3

**\*Legend**

BiCMOS = BiCMOS Fast Static RAMs  
 CMOS = CMOS Fast Static RAMs  
 SRAM = Application Specific Static RAMs

MSBWSR = Medium Speed, Byte Wide Static RAMs  
 PRAM = Pseudo Static RAMs  
 SRM = Static RAM Modules

**HITACHI**



# ALPHA-NUMERIC INDEX (CONT'D.)

Part No.	*Classification	Section	Page No.
HM658128A Series	PRAM	6	15
HM658512 Series	PRAM	6	28
HM65V8512 Series	PRAM	6	40
HM65W8512 Series	PRAM	6	51
HM66205L Series	SRM	7	3
HM6708SH/HM6709SH Series	BiCMOS	2	3
HM674100H Series	BiCMOS	2	47
HM674256UH Series	BiCMOS	2	25
HM678127UH Series	BiCMOS	2	36
HM67832SH Series	BiCMOS	2	14
HM67A4101 Series	SRAM	4	19
HM67A4257 Series	SRAM	4	3
HM67A8/9512	SRAM	4	21
HM621664H/HM621864H Series	CMOS	3	78

**\*Legend**

BiCMOS = BiCMOS Fast Static RAMs  
CMOS = CMOS Fast Static RAMs  
SRAM = Application Specific Static RAMs

MSBWSR = Medium Speed, Byte Wide Static RAMs  
PRAM = Pseudo Static RAMs  
SRM = Static RAM Modules

**HITACHI**

# SECTION 1

## INTRODUCTION

1

- Quick Reference Guide
- Package Information
- Reliability of Hitachi IC Memories
- Quality Assurance of IC Memories
- Outline of Testing Method
- Packing Specifications
- Applications—Static RAM
  - Pseudo Static RAM
- Instructions for Using Memory Devices

**HITACHI**

# Quick Reference Guide

Total bit	Type No.	Organization	Access time (ns) max	Cycle time (ns) min	Package Pin No.	P	FP	T	R	TT	RR	SP	CP	JP	Page
-----------	----------	--------------	----------------------	---------------------	-----------------	---	----	---	---	----	----	----	----	----	------

## BiCMOS Fast Static RAMs

TTL I/O															
Total bit	Type No.	Organization	Access time (ns) max	Cycle time (ns) min	Package Pin No.	P	FP	T	R	TT	RR	SP	CP	JP	Page
256 K-bit	HM6708SH/HM6709SH Series	64Kx4 (w/OE)			28										2-1
	HM6708SH-10		10	10										●	2-3
	HM6708SH-12		12	12										●	2-3
	HM6709SH-10		10	10										●	2-3
	HM6709SH-12		12	12										●	2-3
	HM67832SH Series	32Kx8													2-14
	HM67832SH-10		10	10										●	2-14
	HM67832SH-12		12	12										●	2-14
1 M-bit	HM674256UH Series	256Kx4			32										2-25
	HM674256UH-10		10	10										●	2-25
	HM674256UH-12		12	12										●	2-25
	HM678127UH Series	128Kx8													2-36
	HM678127UH-10		10	10										●	2-36
	HM678127UH-12		12	12										●	2-36
4 M-bit	HM674100H Series	1Mx4													2-47
	HM674100HJP-15		15	15										●	2-47
	HM674100HJP-20		20	20										●	2-47
	HM674100HJP-25		25	25										●	2-47
	HM674100HTT-15		15	15					●						2-47
	HM674100HTT-20		20	20					●						2-47
	HM674100HTT-25		25	25					●						2-47

Total bit	Type No.	Output	Access time (ns) max	Supply voltage (V)	Power dissipation (W)	Package Pin No.	G	F	CG	JP	T	Page
-----------	----------	--------	----------------------	--------------------	-----------------------	-----------------	---	---	----	----	---	------

ECL I/O												
Total bit	Type No.	Output	Access time (ns) max	Supply voltage (V)	Power dissipation (W)	Package Pin No.	G	F	CG	JP	T	Page
16K-bit	HM101484H Series	4Kx4				28						2-56
	HM101484HF-4		4	-5.2	0.7							2-56
	HM101484HF-4.5		4.5		0.7							2-56
1M-bit	HM101514 Series	256Kx4				32						2-61
	HM101514-13		13	-5.2	0.8				●		●	2-61
	HM101514-15*3		15								●	2-61
	HM101510 Series					28						2-67
	HM101510F-15		15		0.7				●			2-67
	HM101513 Series					32						2-73
	HM101513F-15		15	-5.2	0.8				●			2-73
	HM101515 Series											2-80
	HM101515F-15		15						●			2-80
4 M-bit	HM101524 Series	1Mx4				36						2-88
	HM101524JP-15		15								●	2-88
	HM101524JP-18		18								●	2-88
	HM101524TT-15		15		0.7						●	2-88
	HM101524TT-18		18								●	2-88

HITACHI

# Quick Reference Guide

1

Total bit	Type No.	Organization	Access	Cycle	Package											Page	
			time (ns)	time (ns)	Pin No.	P	FP	T	R	TT	RR	SP	CP	JP			
			max	min													
<b>CMOS Fast Static RAMs</b>																	3-1
<b>5.0v Supply</b>																	3-1
256 K-bit	HM6207H Series	256Kx1			24												3-2
	HM6207H-25		25	25		●											3-2
	HM6207H-35		35	35		●											3-2
	HM6207H-45		45	45		●											3-2
	HM6207HL-25		25	25		●											3-3
	HM6207HL-35		35	35		●											3-2
	HM6207HL-45		45	45		●											3-2
	HM6208H Series	64Kx4															3-13
	HM6208H-25		25	25		●											3-13
	HM6208H-35		35	35		●											3-13
	HM6208H-45		45	45		●											3-13
	HM6208HL-25		25	25		●											3-13
	HM6208HL-35		35	35		●											3-13
	HM6208HL-45		45	45		●											3-13
	HM62832H Series	32Kx8			28												3-23
	HM62832H-25		25	25		●											3-23
	HM62832H-35		35	35		●											3-23
	HM62832H-45		45	45		●											3-23
	HM62832HL-25		25	25		●											3-23
	HM62832HL-35		35	35		●											3-23
	HM62832HL-45		45	45		●											3-23
	HM62832UH Series																2-36
	HM62832UH-15		15	15		●											3-36
	HM62832UH-20		20	20		●											3-36
	HM62832UHL-15		15	15		●											3-36
	HM62832UHL-20		20	20		●											3-36
1 M-bit	HM621100A Series	1Mx1			28												3-46
	HM621100A-20		20	20		●											3-46
	HM621100A-25		25	25		●											3-46
	HM621100A-35		35	35		●											3-46
	HM621100AL-20		20	20		●											3-46
	HM621100AL-25		25	25		●											3-46
	HM621100AL-35		35	35		●											3-46
	HM624256A Series	256Kx4			28												3-58
	HM624256A-20		20	20		●											3-58
	HM624256A-25		25	25		●											3-58
	HM624256A-35		35	35		●											3-58
	HM624256AL-20		20	20		●											3-58
	HM624256AL-25		25	25		●											3-58
	HM624256AL-35		35	35		●											3-58
	HM628127H Series	128Kx8			32												3-67
	HM628127H-15		15	15												●	3-67
	HM628127H-17		17	17												●	3-67
	HM628127H-20		20	20												●	3-67
	HM628127H-25		25	25												●	3-67
	HM628127HL-15		15	15												●	3-67
	HM628127HL-17		17	17												●	3-67
	HM628127HL-20		20	20												●	3-67
	HM628127HL-25		25	25												●	3-67
	HM629127H Series	128Kx9			36												3-67
	HM629127H-15		15	15												●	3-67
	HM629127H-17		17	17												●	3-67
	HM629127H-20		20	20												●	3-67
	HM629127H-25		25	25												●	3-67
	HM629127HL-15		15	15												●	3-67
	HM629127HL-17		17	17												●	3-67
	HM629127HL-20		20	20												●	3-67
	HM629127HL-25		25	25												●	3-67

**HITACHI**

# Quick Reference Guide

Total bit	Type No.	Organization	Access	Cycle	Package											Page		
			time (ns)	time (ns)	Pin No.	P	FP	T	R	TT	RR	SP	CP	JP				
			max	min														
<b>CMOS Fast Static RAMs (Cont'd.)</b>																		
1 M-bit	HM621664H Series	64Kx16			44												3-78	
	HM621664H-17		17	17									●			●	3-78	
	HM621664H-20		20	20									●			●	3-78	
	HM621664H-25		25	25									●			●	3-78	
	HM621664HL-17		17	17									●			●	3-78	
	HM621664HL-20		20	20									●			●	3-78	
	HM621664HL-25		25	25									●			●	3-78	
	HM621864H Series	64Kx18																3-78
	HM621864H-17		17	17										●			●	3-78
	HM621864H-20		20	20										●			●	3-78
	HM621864H-25		25	25										●			●	3-78
	HM621864HL-17		17	17										●			●	3-78
	HM621864HL-20		20	20										●			●	3-78
	HM621864HL-25		25	25										●			●	3-78
<b>3.3v Supply</b>																	3-90	
256 K-bit	HM62W832	32Kx8			28												3-90	
	HM62W832-20		20	20												●	3-90	
	HM62W832-25		25	25												●	3-90	
1 M-bit	HM62W8127H Series	128Kx8			32												3-91	
	HM62W8127H-25		25	25												●	3-91	
	HM62W8127H-30		30	30												●	3-91	
	HM62W8127H-35		35	35												●	3-91	
	HM62W8127H-45		45	45												●	3-91	
	HM62W8127HL-25		25	25												●	3-91	
	HM62W8127HL-30		30	30												●	3-91	
	HM62W8127HL-35		35	35												●	3-91	
	HM62W8127HL-45		45	45												●	3-91	
	HM62W9127H Series	128Kx9				36												3-91
	HM62W9127H-25		25	25												●	3-91	
	HM62W9127H-30		30	30												●	3-91	
	HM62W9127H-35		35	35												●	3-91	
	HM62W9127H-45		45	45												●	3-91	
	HM62W9127HL-25		25	25												●	3-91	
	HM62W9127HL-30		30	30												●	3-91	
	HM62W9127HL-35		35	35												●	3-91	
	HM62W9127HL-45		45	45												●	3-91	
	HM62W1664H Series	64Kx16				44												3-102
	HM62W1664H-25		25	25										●			●	3-102
	HM62W1664H-30		30	30										●			●	3-102
	HM62W1664H-35		35	35										●			●	3-102
	HM62W1664H-45		45	45										●			●	3-102
	HM62W1664HL-25		25	25										●			●	3-102
	HM62W1664HL-30		30	30										●			●	3-102
	HM62W1664HL-35		35	35										●			●	3-102
	HM62W1664HL-45		45	45										●			●	3-102
	HM62W1864H Series	64Kx18																3-102
	HM62W1864H-25		25	25										●			●	3-102
	HM62W1864H-30		30	30										●			●	3-102
HM62W1864H-35		35	35										●			●	3-102	
HM62W1864H-45		45	45										●			●	3-102	
HM62W1864HL-25		25	25										●			●	3-102	
HM62W1864HL-30		30	30										●			●	3-102	
HM62W1864HL-35		35	35										●			●	3-102	
HM62W1864HL-45		45	45										●			●	3-102	

# Quick Reference Guide

Total bit	Type No.	Organization	Access time (ns)		Package Pin No.	P	FP	T	R	TT	RR	SP	CP	JP	Page
			max	min											
<b>Application Specific Static RAMs</b>															
1 M-bit	HM67A4257 Series	256Kx4			36										4-1
	HM67A4257JP-10		10	10										●	4-3
	HM67A4257JP-12		12	12										●	4-3
	HM62A9128/8128 Series	128Kx8/9			32										4-9
	HM62A9128-17		8	17										●	4-9
	HM62A9128-20		10	20										●	4-9
	HM62A8128-17		8	17										●	4-9
	HM62A8128-20		10	20										●	4-9
4 M-bit	HM67A4101 Series	1Mx4			36										4-19
	HM67A4101-15		15	15						●				●	4-19
	HM67A4101-18		18	18						●				●	4-19
	HM67A8/9512 Series	512Kx8/9													4-21
	HM67A8512-10		10	10										●	4-21
	HM67A8512-12		12	12										●	4-21
	HM67A8512-15		15	15										●	4-21
	HM67A9512-10		10	10										●	4-21
	HM67A9512-12		12	12										●	4-21
	HM67A9512-15		15	15										●	4-21
<b>Medium Speed, Byte Wide Static RAMs</b>															
<b>5.0v Supply</b>															
64 K-bit	HM6264A Series	8Kx8			28										5-1
	HM6264A-10		100	100		●	●							●	5-3
	HM6264A-12		120	120		●	●							●	5-3
	HM6264A-15		150	150		●	●							●	5-3
	HM6264AL-10		100	100		●	●							●	5-3
	HM6264AL-12		120	120		●	●							●	5-3
	HM6264AL-15		150	150		●	●							●	5-3
	HM6264AL-10L		100	100		●	●							●	5-3
	HM6264AL-12L		120	120		●	●							●	5-3
	HM6264AL-15L		150	150		●	●							●	5-3
256 K-bit	HM62256 Series	32Kx8			28										5-13
	HM62256-8		85	85		●	●								5-13
	HM62256-10		100	100		●	●								5-13
	HM62256-12		120	120		●	●								5-13
	HM62256-15		150	150		●	●								5-13
	HM62256L-8		85	85		●	●								5-13
	HM62256L-10		100	100		●	●								5-13
	HM62256L-12		120	120		●	●								5-13
	HM62256L-15		150	150		●	●								5-13
	HM62256L-10SL		100	100		●	●								5-13
	HM62256L-12SL		120	120		●	●								5-13
	HM62256L-15SL		150	150		●	●								5-13
	HM62256A Series				28, 32										5-27
	HM62256A-8		85	85		●	●							●	5-27
	HM62256A-10		100	100		●	●							●	5-27
	HM62256A-12		120	120		●	●							●	5-27
	HM62256A-15		150	150		●	●							●	5-27
	HM62256AL-8		85	85		●	●	●	●					●	5-27
	HM62256AL-10		100	100		●	●	●	●					●	5-27
	HM62256AL-12		120	120		●	●	●	●					●	5-27
	HM62256AL-15		150	150		●	●	●	●					●	5-27
	HM62256AL-8SL		85	85		●	●	●	●					●	5-27
	HM62256AL-10SL		100	100		●	●	●	●					●	5-27
	HM62256AL-12SL		120	120		●	●	●	●					●	5-27
	HM62256AL-15SL		150	150		●	●	●	●					●	5-27



# Quick Reference Guide

Total bit	Type No.	Organization	Access time (ns)		Cycle time (ns)		Package											Page
			max	min	min	max	Pin No.	P	FP	T	R	TT	RR	SP	CP	JP		
<b>Medium Speed, Byte Wide Static RAMs (Cont'd.)</b>																		
1 M-bit	HM628128 Series	128Kx8					32										5-39	
	HM628128-7		70	70				●	●	●	●						5-39	
	HM628128-8		85	85				●	●	●	●						5-39	
	HM628128-10		100	100				●	●	●	●						5-39	
	HM628128-12		120	120				●	●	●	●						5-39	
	HM628128L-7		70	70				●	●	●	●						5-39	
	HM628128L-8		85	85				●	●	●	●						5-39	
	HM628128L-10		100	100				●	●	●	●						5-39	
	HM628128L-12		120	120				●	●	●	●						5-39	
	HM628128L-7SL		70	70				●	●	●	●						5-39	
	HM628128L-8SL		85	85				●	●	●	●						5-39	
	HM628128L-10SL		100	100				●	●	●	●						5-39	
	HM628128L-12SL		120	120				●	●	●	●						5-39	
	HM628128L-7L		70	70							●	●					5-39	
	HM628128L-8L		85	85							●	●					5-39	
	HM628128L-10L		100	100							●	●					5-39	
	HM628128L-12L		120	120							●	●					5-39	
	HM628128A Series						32										5-55	
	HM628128AL-5		55	55				●								●	5-55	
	HM628128AL-7		70	70				●								●	5-55	
	HM628128AL-8		85	85				●								●	5-55	
	HM628128AL-10		100	100				●								●	5-55	
	HM628128AL-5L		55	55				●			●	●				●	5-55	
	HM628128AL-7L		70	70				●			●	●				●	5-55	
	HM628128AL-8L		85	85				●			●	●				●	5-55	
	HM628128AL-10L		100	100				●			●	●				●	5-55	
	HM628128AL-5SL		55	55				●	●	●	●						5-55	
	HM628128AL-7SL		70	70				●	●	●	●						5-55	
	HM628128AL-8SL		85	85				●	●	●	●						5-55	
	HM628128AL-10SL		100	100				●	●	●	●						5-55	
	HM629128 Series	128Kx9					32										5-66	
	HM629128-7		70	70				●	●	●							5-66	
	HM629128-8		85	85				●	●	●							5-66	
	HM629128-10		100	100				●	●	●							5-66	
	HM629128-7L		70	70				●	●	●							5-66	
	HM629128-8L		85	85				●	●	●							5-66	
	HM629128-10L		100	100				●	●	●							5-66	
	HM629128-7SL		70	70				●	●	●							5-66	
	HM629128-8SL		85	85				●	●	●							5-66	
	HM629128-10SL		100	100				●	●	●							5-66	
4 M-bit	HM628512 Series	512Kx8					32										5-78	
	HM628512-5		55	55				●	●								5-78	
	HM628512-7		70	70				●	●								5-78	
	HM628512-8		85	85				●	●								5-78	
	HM628512-10		100	100				●	●								5-78	
	HM628512L-5		55	55				●	●			●	●				5-78	
	HM628512L-7		70	70				●	●			●	●				5-78	
	HM628512L-8		85	85				●	●			●	●				5-78	
	HM628512L-10		100	100				●	●			●	●				5-78	
	HM628512L-5SL		55	55				●	●			●	●				5-78	
	HM628512L-7SL		70	70				●	●			●	●				5-78	
	HM628512L-8SL		85	85				●	●			●	●				5-78	
	HM628512L-10SL		100	100				●	●			●	●				5-78	

HITACHI

# Quick Reference Guide

Total bit	Type No.	Organization	Access time (ns)		Cycle time (ns)		Package											Page
			max	min	Pin No.	P	FP	T	R	TT	RR	SP	CP	JP				
<b>Medium Speed, Byte Wide Static RAMs (Cont'd.)</b>																		
<b>3.0v &amp; 3.3v Supply</b>																		
256 K-bit	HM62W256 Series	32Kx8			28											5-89		
	HM62W256L-7		70	70			●	●								5-89		
	HM62W256L-8		85	85			●	●								5-89		
	HM62W256L-7SL		70	70			●	●								5-89		
	HM62W256L-8SL		85	85			●	●								5-89		
	HM62W8128 Series	128Kx8			32											5-100		
	HM62W8128L-10		100	100			●	●	●							5-100		
	HM62W8128L-12		120	120			●	●	●							5-100		
	HM62W8128L-10L		100	100			●	●	●							5-100		
	HM62W8128L-12L		120	120			●	●	●							5-100		
	HM62W8128L-10SL		100	100			●	●	●							5-100		
	HM62W8128L-12SL		120	120			●	●	●							5-100		
1 M-bit	HM62V8128 Series															5-111		
	HM62V8128L-12		120	120			●	●	●							5-111		
	HM62V8128L-15		150	150			●	●	●							5-111		
	HM62V8128L-12L		120	120			●	●	●	●						5-111		
	HM62V8128L-15L		150	150			●	●	●	●						5-111		
	HM62V8128L-12SL		120	120			●	●	●	●						5-111		
	HM62V8128L-15SL		150	150			●	●	●	●						5-111		
	HM62W9128 Series	128Kx9														5-122		
	HM62W9128L-10		100	100				●	●							5-122		
	HM62W9128L-12		120	120				●	●							5-122		
	HM62W9128L-10L		100	100				●	●							5-122		
	HM62W9128L-12L		120	120				●	●							5-122		
	HM62W9128L-10SL		100	100				●	●							5-122		
	HM62W9128L-12SL		120	120				●	●							5-122		
	HM62V9128 Series															5-132		
	HM62V9128L-15		150	150				●	●							5-132		
	HM62V9128L-15L		150	150				●	●							5-132		
	HM62V9128L-15SL		150	150				●	●							5-132		
<b>Pseudo Static RAMs</b>																		
<b>5.0v Supply</b>																		
256 K-bit	HM65256B Series	32Kx8			28											6-1		
	HM65256B-10		100	160			●	●								6-3		
	HM65256B-12		120	190			●	●								6-3		
	HM65256B-15		150	235			●	●								6-3		
	HM65256B-20		200	310			●	●								6-3		
	HM65256BL-10		100	160			●	●								6-3		
	HM65256BL-12		120	190			●	●								6-3		
	HM65256BL-15		150	235			●	●								6-3		
	HM65256BL-20		200	310			●	●								6-3		
1 M-bit	HM658128A Series	128Kx8			32											6-15		
	HM658128AD-8		80	130			●	●	●	●						6-15		
	HM658128AD-10		100	160			●	●	●	●						6-15		
	HM658128AD-12		120	190			●	●	●	●						6-15		
	HM658128AL-8		80	130			●	●	●	●						6-15		
	HM658128AL-10		100	160			●	●	●	●						6-15		
	HM658128AL-12		120	190			●	●	●	●						6-15		
	HM658128AL-8L		80	130			●	●	●	●						6-15		
	HM658128AL-10L		100	160			●	●	●	●						6-15		
	HM658128AL-12L		120	190			●	●	●	●						6-15		





# Quick Reference Guide


Total bit	Type No.	Organization	Access time (ns)		Cycle time (ns)	Package											Page
			max	min		Pin No.	P	FP	T	R	TT	RR	SP	CP	JP		
<b>Pseudo Static RAMs (Cont'd.)</b>																	
<b>5.0v Supply (Cont'd.)</b>																	
4 M-bit	HM658512 Series	512Kx8				32										6-28	
	HM658512L-8		80	130			●	●			●	●				6-28	
	HM658512L-85		85	115			●	●			●	●				6-28	
	HM658512L-10		100	160			●	●			●	●				6-28	
	HM658512L-12		120	190			●	●			●	●				6-28	
	HM658512L-8V		80	130			●	●			●	●				6-28	
	HM658512L-85V		85	115				●			●	●				6-28	
	HM658512L-10V		100	160			●	●			●	●				6-28	
	HM658512L-12V		120	190			●	●			●	●				6-28	
	HM658512D-8		80	130			●	●			●	●				6-28	
	HM658512D-10		100	160			●	●			●	●				6-28	
	HM658512D-12		120	190			●	●			●	●				6-28	
<b>3.0v &amp; 3.3v Supply</b>																	
4 M-bit	HM65V8512 Series															6-40	
	HM65V8512-12		120	190			●		●	●						6-40	
	HM65V8512-15		150	230			●		●	●						6-40	
	HM65V8512L-12		120	190			●		●	●						6-40	
	HM65V8512L-15		150	230			●		●	●						6-40	
	HM65V8512L-12V		120	190			●		●	●						6-40	
	HM65V8512L-12V		150	130			●		●	●						6-40	
	HM65W8512 Series															6-51	
	HM65W8512D-12		120	120			●		●	●						6-51	
	HM65W8512D-15		150	150			●		●	●						6-51	
	HM65W8512L-12		120	120			●		●	●						6-51	
	HM65W8512L-15		150	150			●		●	●						6-51	
	HM65W8512L-12V		120	120			●		●	●						6-51	
	HM65W8512L-15V		150	150			●		●	●						6-51	
<b>Static RAM Modules</b>																	
<b>Medium Speed Static RAM Modules</b>																	
4 M-bit	HM66205L Series	512Kx8				32										7-1	
	HM66205L-85		85	85			●									7-3	
	HM66205L-10		100	100			●									7-3	
	HM66205L-12		120	120			●									7-3	

# Package Information

## Chip Carrier


Unit: mm

- CG-28B



## Flat Package (J-bend Leads)

- CP-24D



**HITACHI**


1

# Package Information


## Flat Package (J-bend Leads)

Unit: mm

### • CP-28D





### • CP-28DN



**HITACHI**

Flat Package (J-bend Leads)

Unit: mm




# Package Information


## Flat Package (J-bend Leads)

Unit: mm

- CP-36D





- CP-44D



**HITACHI**

Flat Package (J-bend Leads)

Unit: mm



HITACHI

---

## Package Information

---

### Applicable ICs

---

CG-28B HM100500CG Series

---

CP-24D HM6289JP Series, HM6289LJP Series, HM6789HAJP Series, HM6288JP Series, HM6288LJP Series, HM6287HJP Series, HM6287HLJP Series, HM6208HJP Series, HM6208HLJP Series, HM6708SHJP Series, HM6708AJP Series, HM6207HJP Series, HM6207HLJP Series, HM6707AJP Series, HM101490JP Series, HM6787HAJP Series

---

CP-28D HM624256AJP Series, HM624256ALJP Series, HM621100AJP Series, HM621100ALJP Series

---

CP-28DN HM62832HJP Series, HM62832HLJP Series, HM62832UHJP Series, HM62832UHLJP Series, HM67832SHJP Series, HM6709AJP Series, HM6209SHJP Series, HM100494JP Series, HM101494JP Series, HM6709SHJP Series, HM10494JP Series, HM101514JP Series

---

CP-32D HM624257AJP Series, HM624257ALJP Series, HM100504JP Series, HM101504JP Series, HM62A9128JP Series, HM62A8128JP Series

---

CP-32DB HM628127HJP Series, HM628127HLJP Series, HM62W8127HJP Series, HM62W8127HLJP Series, HM678127UHJ Series, HM674256UHJ Series, HM671400LJP Series, HM674100LJP Series, HM671400JP Series, HM674100JP Series

---

CP-36D HM629127HJP Series, HM629127HLJP Series, HM62W9127HJP Series, HM62W9127HLJP Series, HM67A4101JP Series

---

CP-44D HM621664HJP Series, HM621664HLJP Series, HM621864HJP Series, HM621864HLJP Series, HM62W1664HJP Series, HM62W1664HLJP Series, HM62W1864HJP Series, HM62W1864HLJP Series

---

CP-52 HM62B168CP Series, HM62B188CP Series, HM62A2016CP Series

---

CP-68 HM62A2017CP Series


---

**HITACHI**

CERDIP


Unit: mm

• DG-22N



1

• DG-24V



HITACHI




# Package Information

## CERDIP


Unit: mm

### • DG-28N



## Dual-in-line Plastic

### • DP-20N







**HITACHI**





Dual-in-line Plastic

Unit: mm

• DP-22N



• DP-22NB






HITACHI

# Package Information




## Dual-in-line Plastic

Unit: mm

- DP-24NC



- DP-28




**HITACHI**

Dual-in-line Plastic


Unit: mm

• DP-28C



1

• DP-28N







HITACHI

# Package Information





## Dual-in-line Plastic

Unit: mm

• DP-28NA



• DP-32





**HITACHI**

Dual-in-line Plastic



Unit: mm

• DP-40



1

• DP-42



---

## Package Information

---

### Applicable ICs

---


DG-22N	HM10490 Series, HM101490 Series
DG-24V	HM10500 Series, HM100500 Series, HM101500 Series
DG-28N	HM10494 Series, HM101494 Series
<hr/>	
DP-20N	HM6268P Series, HM6268LP Series, HM6267P Series, HM6267LP Series
DP-22N	HM6287P Series, HM6287LP Series
DP-22NB	HM6288P Series, HM6288LP Series, HM6287HP Series, HM6287HLP Series, HM6787HAP Series, HM6788HAP Series
DP-24NC	HM6716P Series, HM6719P Series, HM6789HAP Series, HM6208HP Series, HM6208HLP Series, HM6708AP Series, HM6207HP Series, HM6207HLP Series, HM6707AP Series
DP-28	HM6264AP Series, HM6264ALP Series, HM6264ALP-L Series, HM62256P Series, HM62256LP Series, HM62256LP-SL Series, HM62256AP Series, HM62256ALP Series, HM62256ALP-SL Series, HM65256BP Series, HM65256BLP Series
DP-28C	HM624256P Series, HM624256LP Series, HM624256AP Series, HM624256ALP Series, HM621100AP Series, HM621100ALP Series
DP-28N	HM6264ASP Series, HM6264ALSP Series, HM6264ALSP-L Series, HM65256BSP Series, HM65256BLSP Series
DP-28NA	HM62256ASP Series, HM62256ALSP Series, HM62256ALSP-SL Series, HM62832HP Series, HM62832HLP Series, HM62832UHP Series, HM62832UHLP Series
DP-32	HM628128P Series, HM628128LP Series, HM628128LP-SL Series, HM628512P Series, HM628512LP Series, HM628512LP-SL Series, HM658128ADP Series, HM658128ALP Series, HM658128ALP-L Series, HM658512DP Series, HM658512LP Series, HM658512LP-V Series, HM628128ALP Series, HM628128ALP-L Series, HM628128ALP-SL Series, HM629128LP Series, HM629128LP-L Series, HM629128LP-SL Series, HM62V8128LP Series, HM62V8128LP-L Series, HM62V8128LP-SL Series
DP-40	HN62412P, HN62422P, HN62444P, HN62444BP, HN62442BP, HN62414P, HN62434P, HN62444BNP
DP-42	HN62428P, HN62418P, HN624116P, HN62W428P, HN62W4116P, HN62438P, HN62438NP, HN624316P, HN624316NP

---


Flat Package

Unit: mm

- FG-24D



- FG-28D



HITACHI




# Package Information


## Flat Package

Unit: mm

### • FG-28DA



### • FG-28DB




**HITACHI**


## Flat Package

Unit: mm

• FG-32D



• FP-28D




**HITACHI**

# Package Information


## Flat Package

Unit: mm

### • FP-28DA



### • FP-32D



**HITACHI**

**Applicable ICs**

---

FG-24D      HM100500F Series, HM101500F Series

---

FG-28D      HM101494F Series, HM101484F Series

---

FG-28DA     HM100504F Series, HM101504F Series

---

FG-28DB     HM101510F Series

---

FG-32D      HM101514F Series, HM101513F Series, HM101515F Series

---

FP-28D      HM6264AFP Series, HM6264ALFP Series, HM6264ALFP-L Series

---

FP-28DA     HM6264AFP Series, HM 6264ALFP Series, HM6264ALFP-L Series, HM62256FP Series, HM62256LFP Series, HM62256LFP-SL Series, HM62256AFP Series, HM62256ALFP Series, HM62256ALFP-SL Series, HM65256BFP Series, HM65256BLFP Series

---

FP-32D      HM628128FP Series, HM628128LFP Series, HM628128LFP-SL Series, HM628512FP Series, HM628512LFP Series, HM628512LFP-SL Series, HM658128ADFP Series, HM658128ALFP Series, HM658128ALFP-L Series, HM658512DFP Series, HM658512LFP Series, HM658512LFP-V Series, HM628128ALFP Series, HM628128ALFP-L Series, HM628128ALFP-SL Series, HM62V8128LFP Series, HM62V8128LFP-L Series, HM62V8128LFP-SL Series, HM629128LFP Series, HM629128LFP-L Series, HM629128LFP-SL Series, HM65V8512DFP Series, HM65V8512LFP Series, HM65V8512LFP-V Series, HM62V9128LFP Series, HM62V9128LFP-L Series, HM62V9128LFP-SL Series, HM65W8512DFP Series, HM65W8512LFP Series, HM65W8512LFP-V Series

---




# Package Information


## Flat Package

Unit: mm

### • TFP-32D



### • TFP-32DA





**HITACHI**

Flat Package


Unit: mm

• TFP-32DR



1

• TFP-32DAR




HITACHI

# Package Information


## Thin Small-Outline Package

Unit: mm

• TTP-32D



• TTP-32DA




**HITACHI**

Thin Small-Outline Package


Unit: mm

• TTP-32DR



1

• TTP-36DA




HITACHI



# Package Information

## Thin Small-Outline Package

Unit: mm



### Applicable ICs

TFP-32D	HM628128T Series, HM628128LT Series, HM628128LT-L Series, HM658128ADT Series, HM658128ALT Series, HM658128ALT-L Series, HN28F4001T Series, HM628128ALT Series, HM628128ALT-L Series, HM629128LT Series, HM629128LT-L Series, HM629128LT-SL Series, HM62V8128LT Series, HM62V8128LT-L Series, HM62V9128LT Series, HM62V9128LT-L Series, HM62V9128LT-SL Series
TFP-32DA	HM62256ALT Series, HM62256ALT-SL Series
TFP-32DR	HM628128R Series, HM628128LR Series, HM628128LR-L Series, HM658128ADR Series, HM658128ALR Series, HM658128ALR-L Series, HN28F4001R Series, HM628128ALR Series, HM628128ALR-L Series, HM62V8128LR Series, HM62V8128LR-L Series
TFP-32DAR	HM62256ALR Series, HM62256ALR-SL Series
TTP-32D	HM658512DTT Series, HM658512LTT Series, HM658512LTT-V Series, HM628512LTT Series, HM628512LTT-SL Series, HN27V101ATT Series, HM65V8512DDT Series, HM65V8512LTT Series, HM65V8512LTT-V Series, HM65W8512DDT Series, HM65W8512LTT Series, HM65W8512LTT-V Series
TTP-32DA	HM671400TT Series, HM671400LTT Series, HM674100TT Series, HM674100LTT Series
TTP-32DR	HM658512DRR Series, HM658512LRR Series, HM658512LRR-V Series, HM65V8512DRR Series, HM65V8512LRR Series, HM65V8512LRR-V Series, HM65W8512DRR Series, HM65W8512LRR Series, HM65W8512LRR-V Series
TTP-36DA	HM101524TT Series, HM67A4101TT Series
TTP-44DE	HM621664HTT Series, HM621664HLTT Series, HM621864HTT Series, HM621864HLTT Series, HM62W1664HTT Series, HM62W1664HLTT Series, HM62W1864HTT Series, HM62W1864HLTT Series

**HITACHI**

# Reliability of Hitachi IC Memories

## 1. Structure

IC memory devices are classified as NMOS type, CMOS type, and Bi-CMOS type. There are advantages to its circuit design, layout pattern, degree of integration, and manufacturing process.

All Hitachi memories are produced using standardized design, manufacturing, and inspection techniques. Reliability, a key factor in Hitachi IC design and usage, is enhanced by Test Element Group (TEG) evaluation. This approach ensures the best possible application of our experience and knowledge at every step of IC development.




IC memories consist of memory cells which are circuit patterns arranged within a device at very high density. Examples of memory cell circuitry of MOS memories are shown in Table 1.

The dies of IC memories are encapsulated in various packages. The most common packages are plastic and cerdip. Plastic packages are widely used in many different types of equipment. Cerdip packaging is especially suitable in equipment requiring high reliability. Surface mount packages, such as the plastic leaded chip carrier (PLCC) and small outline package (SOP) have been developed for high density applications.

Hitachi has developed new techniques of IC packaging, thus achieving high levels of reliability. Hitachi plastic IC packages have been improved to match the performance of other hermetically sealed packages.

Table 2 illustrates the appearance and relative sizes of various Hitachi IC packages.


**Table 1 Basic Memory Cell Circuit of IC Memories**

Classifica- tion	Dynamic RAM	Static RAM	EPROM
Example of basic cell circuit			



# Reliability of Hitachi IC Memories



















Table 2 IC Memory Package Outline



**HITACHI**

**Table 2 IC Memory Package Outline (cont)**

1

<p>■ Zigzag-in-line Plastic</p>			
● 20 pin	● 24 pin	● 24 pin	
			
● 28 pin	● 40 pin		
			
<p>■ SOP</p>			
● 28/32 pin	● 48 pin	● 20 pin	● 32 pin
			
● 20 pin	● 24 pin	● 28 pin	● 32 pin
			
● 44 pin	● 52 pin	● 68 pin	
			
<p>■ SOJ</p>			
● 20/26/28/32 pin	● 40 pin		
			

**HITACHI**

# Reliability of Hitachi IC Memories

## 2. Reliability

Hitachi IC memory reliability test results are listed below.

### 2.1 Reliability Test Data of Hi-BiCMOS Memory

Hi-BiCMOS memory is a recently developed design, based on the latest fine process technologies. Hi-BiCMOS memory offers a combination of the best features of other, earlier devices—the low power consumption and high integrity of CMOS devices, plus the high speed and high drive capability of bipolar (ECL) circuits. Hi-BiCMOS memory also supports the input and

output levels of both ECL and TTL devices, which allows interfacing with other devices.

The reliability test data for HM101510F-15 (1M × 1 bit) and HM6708AJP-20 (64k × 4 bits) is listed in Tables 3 and 4.

In normal use, Hi-BiCMOS memory reliability is affected by some limitations based on the circuit composition. Besides the normal constraints of CMOS and bipolar device design, Hi-BiCMOS memory should not be used in applications involving deformed or slow signal waveforms that may cause latch-up or other malfunctions. For further information, refer to the detailed specifications on the data sheet for each Hi-BiCMOS device.

**Table 3 Results of Hi-BiCMOS Memory Reliability Tests (1)**

Test Item	HM101510F-15 (FPG)					HM6709SHJP-10 (SOJ)					Remarks	
	Test Condition	Samples	Total Test Time	Failures	Failure Rate	Test Item	Test Condition	Samples	Total Test Time	Failures		Failure Rate
High-temperature pulse operation	Ta = 125°C V <sub>EE</sub> = -5.2V	328	C.H. 3.28×10 <sup>5</sup>	0	1/h 3.3×10 <sup>-6</sup>	High-temperature pulse operation	Ta = 125°C/7V V <sub>CC</sub> = 125°C/7V	280	C.H. 2.8×10 <sup>5</sup>	0	1/h 3.3×10 <sup>-6</sup>	oxide film failure × 1
	Ta = 100°C V <sub>EE</sub> = -7.0V	32	C.H. 3.2×10 <sup>4</sup>	0	1/h 2.9×10 <sup>-5</sup>		Moisture endurance	85°C 85% RH 5.5V	210	2.1×10 <sup>5</sup>	0	
High-temperature storage	Ta = 200°C	235	2.35×10 <sup>5</sup>	0	3.9×10 <sup>-6</sup>	Pressure cooker	121°C 100% RH	80	0.16×10 <sup>5</sup>	0	5.8×10 <sup>-5</sup>	

**Table 4 Results of Hi-BiCMOS Memory Reliability Tests (2)**

Test Item	Test Condition	HM101510F-15 (FPG)		HM6709SHJP-10 (SOJ)	
		Samples	Failures	Samples	Failures
Temperature cycling	-55° to +150°C, 100 cycles	180	0	180	0
Soldering heat	260°C, 10 seconds	22	0	22	0
Thermal shock	0° to +100°C, 10 cycles	50	0	50	0
Mechanical shock	1500 G, 0.5 ms, three times each for X, Y, and Z axes	22	0	—	—
Variable frequency vibration	100 to 200 Hz, 20 G, three times each for X, Y, and Z axes	22	0	—	—
Constant acceleration	20000 G, 1 minute, each for X, Y, and Z axes	22	0	—	—

**HITACHI**

# Reliability of Hitachi IC Memories

## 2.2 Reliability Test Data of MOS Memory

### 2.2.1 MOS DRAM and SRAM Tests

Tables 5, 6, and 7 show the reliability test data on 1-Mbit DRAMs (HM511000, HM514256), 4-Mbit DRAMs (HM514100/HM514400), 16-Mbit DRAMs (HM5116100/HM5116400), 256-kbit

SRAM (HM62256), and 1-Mbit SRAM (HM628128FP). The life test is performed at high temperature and high voltage to evaluate product reliability using many samples. For all failures identified in the manufacturing process, the data is analyzed in great detail to improve the quality and reliability of both the process and the finished product.

**Table 5 Reliability Data on 1M MOS DRAM**

Test Item	Test Condition	HM511000P/HM514256P Series (DIP)			HM511000JP/HM514256JP Series (SOJ)			Remarks		
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	Sam- ples	Total Test Time		Fail- ures	Failure Rate <sup>Note</sup> (1/h)
High-temperature operation	125°C/5.5 V	300	6.00×10 <sup>5</sup>	0	1.53×10 <sup>-6</sup>	200	4.00×10 <sup>5</sup>	0	2.30×10 <sup>-6</sup>	* Oxide film failure ×1
	125°C/7 V	1252	4.50×10 <sup>5</sup>	1*	4.49×10 <sup>-6</sup>	3186	9.34×10 <sup>5</sup>	0	9.85×10 <sup>-7</sup>	
	150°C/7 V	200	4.00×10 <sup>5</sup>	0	2.30×10 <sup>-6</sup>	200	4.00×10 <sup>5</sup>	0	2.30×10 <sup>-6</sup>	
Moisture endurance	85°C 85% RH 5.5 V	420	8.40×10 <sup>5</sup>	0	1.10×10 <sup>-6</sup>	682	1.36×10 <sup>6</sup>	0	6.74×10 <sup>-7</sup>	
Pressure cooker	121°C/100% RH	150	4.50×10 <sup>4</sup>	0	2.04×10 <sup>-5</sup>	200	6.00×10 <sup>4</sup>	0	1.53×10 <sup>-5</sup>	

Note: Confidence level 60%

Test Item	Test Condition	HM511000ZP/HM514256ZP Series (ZIP)			HM511000ATS/HM514256ATS Series (TSOP)			Remarks		
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	Sam- ples	Total Test Time		Fail- ures	Failure Rate <sup>Note</sup> (1/h)
High-temperature operation	125°C/5.5 V	300	6.0×10 <sup>5</sup>	0	1.53×10 <sup>-6</sup>	—	—	—	—	
	125°C/7 V	4368	6.0×10 <sup>5</sup>	0	1.53×10 <sup>-6</sup>	1100	1.5×10 <sup>5</sup>	0	6.22×10 <sup>-6</sup>	
	150°C/7 V	180	3.6×10 <sup>5</sup>	0	2.56×10 <sup>-6</sup>	—	—	—	—	
Moisture endurance	85°C 85% RH 5.5 V	426	8.5×10 <sup>5</sup>	0	1.08×10 <sup>-6</sup>	200	2.0×10 <sup>5</sup>	0	4.60×10 <sup>-6</sup>	
Pressure cooker	121°C/100% RH	125	3.7×10 <sup>4</sup>	0	2.70×10 <sup>-5</sup>	100	3.0×10 <sup>4</sup>	0	3.07×10 <sup>-5</sup>	

Note: Confidence level 60%

**HITACHI**

# Reliability of Hitachi IC Memories

**Table 6 Reliability Data on 4M and 16M DRAM**

Test Item	Test Condition	HM514100AS/HM514400AS Series (SOJ)				HM514100AZ/HM514400AZ Series (ZIP)				Remarks
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	
High-tem- perature operation	125°C/5.5 V	823	8.2×10 <sup>5</sup>	0	1.12×10 <sup>-6</sup>	—	—	—	—	* Oxide film failure x1
	125°C/7 V	2514	8.3×10 <sup>5</sup>	1*	2.43×10 <sup>-6</sup>	1100	1.5×10 <sup>5</sup>	0	6.22×10 <sup>-6</sup>	
	150°C/7 V	151	1.5×10 <sup>5</sup>	0	6.09×10 <sup>-6</sup>	—	—	—	—	
Moisture endurance	85°C 85% RH 5.5 V	317	3.2×10 <sup>5</sup>	0	2.90×10 <sup>-6</sup>	300	3×10 <sup>5</sup>	0	3.07×10 <sup>-6</sup>	
Pressure cooker	121°C/100% RH	100	3×10 <sup>4</sup>	0	3.07×10 <sup>-5</sup>	100	3×10 <sup>4</sup>	0	3.07×10 <sup>-5</sup>	

Note: Confidence level 60%

Test Item	Test Condition	HM514100AT/HM514400AT Series (TSOP)			
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)
High-tem- perature operation	125°C/5.5 V	—	—	—	—
	125°C/7 V	1100	1.5×10 <sup>5</sup>	0	6.22×10 <sup>-6</sup>
	150°C/7 V	—	—	—	—
Moisture endurance	85°C 85% RH 5.5 V	300	3.0×10 <sup>5</sup>	0	3.07×10 <sup>-6</sup>
Pressure cooker	121°C/100% RH	100	3.0×10 <sup>4</sup>	0	3.07×10 <sup>-5</sup>

Note: Confidence level 60%

Test Item	Test Condition	HM5116100J/HM5116400J Series (SOJ)			HM5116100TT/HM5116400TT Series (TSOP)			Remarks		
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	Sam- ples	Total Test Time		Fail- ures	Failure Rate <sup>Note</sup> (1/h)
High-tem- perature operation	125°C/7.0 V	12436	5.97×10 <sup>5</sup>	0	1.68×10 <sup>-6</sup>	22	4.40×10 <sup>4</sup>	0	2.27×10 <sup>-5</sup>	* Oxide film failure x1
	125°C/7.5 V	5235	2.51×10 <sup>5</sup>	1*	3.98×10 <sup>-6</sup>	—	—	—	—	
	125°C/7 V	500	1.00×10 <sup>6</sup>	0	1.00×10 <sup>-6</sup>	—	—	—	—	
Moisture endurance	85°C 85% RH 5.5 V	306	6.12×10 <sup>5</sup>	0	1.63×10 <sup>-6</sup>	129	2.58×10 <sup>6</sup>	0	3.88×10 <sup>-6</sup>	
Pressure cooker	121°C/100% RH	130	3.90×10 <sup>4</sup>	0	2.56×10 <sup>-5</sup>	38	1.14×10 <sup>4</sup>	0	8.77×10 <sup>-5</sup>	

Note: Confidence level 60%

**HITACHI**

# Reliability of Hitachi IC Memories

**Table 6 Reliability Data on 4M and 16M DRAM (cont)**

Test Item	Test Condition	HM5116100Z/HM5116400Z Series (ZIP)			
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)
High-tem- perature operation	125°C/7.0 V	—	—	—	—
	125°C/7.5 V	—	—	—	—
	125°C/7 V	129	2.58×10 <sup>5</sup>	0	3.88×10 <sup>-6</sup>
Moisture endurance	85°C 85% RH 5.5 V	129	2.58×10 <sup>5</sup>	0	3.88×10 <sup>-6</sup>
Pressure cooker	121°C/100% RH	38	1.14×10 <sup>4</sup>	0	8.77×10 <sup>-5</sup>

Note: Confidence level 60%

**Table 7 Reliability Data on 256k and 1M MOS SRAM**

Test Item	Test Condition	HM62256FP (SOP)				HM628128FP (SOP)				Remarks
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	
High-tem- perature operation	125°C/5.5 V	3088	3.11×10 <sup>6</sup>	0	2.96×10 <sup>-7</sup>	1946	1.08×10 <sup>6</sup>	0	8.52×10 <sup>-7</sup>	*1
	125°C/7 V	455	4.55×10 <sup>5</sup>	0	2.02×10 <sup>-6</sup>	1096	6.78×10 <sup>5</sup>	1*	2.98×10 <sup>-6</sup>	Foreign ×2
	150°C/7 V	103	1.00×10 <sup>5</sup>	1*	2.02×10 <sup>-5</sup>	125	2.05×10 <sup>5</sup>	0	4.49×10 <sup>-6</sup>	
Moisture endurance	85°C/85% RH 7 V	680	6.80×10 <sup>5</sup>	0	1.35×10 <sup>-6</sup>	287	4.14×10 <sup>5</sup>	0	2.22×10 <sup>-6</sup>	*2 Leak ×1
Pressure cooker	121°C/100% RH	320	6.40×10 <sup>4</sup>	1*	3.16×10 <sup>-5</sup>	150	3.90×10 <sup>4</sup>	0	2.36×10 <sup>-5</sup>	

Note: Confidence level 60%





# Reliability of Hitachi IC Memories

## 2.2.2 Reliability Test Data on EPROM

There are two types of EPROM: the conventional EPROM with a transparent window over the active device area; and the one-time-programmable ROM (OTPROM) packaged in plastic. Table 8 shows the reliability test data on the 1-Mbit EPROM (HN27C101A, HN27C301A) and 4-Mbit EPROM (HN27C4096).

The high temperature failures shown in Table 8 are due to data dissipation in the memory cells. By absorbing thermal energy, the electrons in the floating gates are activated and dissipated. In actual usage, however, this is not a significant problem since this phenomenon is highly

dependent on temperature (about 1.0 eV of activated energy) that should not appear during normal operation.

The moisture resistance of the OTPROM is satisfactory.

Table 9 shows an example of PROM derating. The primary derating parameter is generally temperature since other operating parameters are specified. The maintaining of low junction temperature during device mounting is especially important for a stable application operation (relative to access time, refresh time, and other characteristics).

**Table 8 Reliability Data on 1-Mbit and 4-Mbit MOS EPROMs**

Test Item	Test Condition	HN27C101A/HN27C301A (Cerdip/Plastic)			HN27C4096 (Cerdip)			Remarks		
		Sam- ples	Total Test Time	Fail- ures	Failure Rate <sup>Note</sup> (1/h)	Sam- ples	Total Test Time		Fail- ures	Failure Rate <sup>Note</sup> (1/h)
High-tem- perature operation	125°C/5.5 V	240	4.52×10 <sup>5</sup>	0	2.03×10 <sup>-6</sup>	220	4.18×10 <sup>5</sup>	0	2.20×10 <sup>-6</sup>	*
	125°C/7 V	570	9.55×10 <sup>5</sup>	0	0.96×10 <sup>-6</sup>	445	8.45×10 <sup>5</sup>	0	1.09×10 <sup>-6</sup>	
High-tem- perature bake	175°C	290	5.51×10 <sup>5</sup>	0	1.67×10 <sup>-6</sup>	180	3.60×10 <sup>5</sup>	0	2.56×10 <sup>-6</sup>	
	200°C	260	4.02×10 <sup>5</sup>	0*	2.29×10 <sup>-6</sup>	130	2.60×10 <sup>5</sup>	1*	7.77×10 <sup>-6</sup>	
	250°C	200	2.09×10 <sup>5</sup>	2*	1.48×10 <sup>-5</sup>	110	1.10×10 <sup>5</sup>	40*	3.64×10 <sup>-4</sup>	
Moisture endurance	85°C/85% RH 5.5 V	300	5.42×10 <sup>5</sup>	0	1.70×10 <sup>-6</sup>	—	—	—	—	Data of 1M OTPROM
Pressure cooker	121°C/100% RH	50	0.10×10 <sup>5</sup>	0	9.20×10 <sup>-5</sup>	—	—	—	—	

Note: Confidence level 60%

# Reliability of Hitachi IC Memories

## 2.2.3 Reliability Test Data on MASK ROM

Table 10 shows the reliability test data for the 16-Mbit and 8-Mbit MASK ROMs. The MASK


ROM is patterned in the manufacturing process, so data dissipation is not generated during high temperature operations, unlike EPROM and EEPROM devices.

**Table 9 Example of HN27C101/HN27C301 Derating**

Factor	Temperature
Failure criteria	Electrical characteristics, function test
Failure mechanism	Increase of leakage current, and others

**Results:**

The result of high temperature baking of the PROM is shown in the figure at right.



Note: As shown in the figure, decreasing junction temperature will improve reliability. The junction temperature can be calculated by the formula:  $T_j = T_a + \theta_{ja} \cdot P_d$  where  $\theta_{ja}$  is about 100°C/W with no air flow and about 60° to 70°C/W with 2.5 m/s air flow.

**Table 10 Reliability Data on 16-Mbit and 8-Mbit MASK ROMs**

Test Item	Test Condition	HN624016P (Plastic)				HN62408P (Plastic)				Remarks
		Samples	Total Test Time	Failures	Failure Rate <sup>Note</sup> (1/h)	Samples	Total Test Time	Failures	Failure Rate <sup>Note</sup> (1/h)	
High-temperature operation	125°C/5.5 V	140	1.4×10 <sup>5</sup>	0	6.6×10 <sup>-6</sup>	200	4.0×10 <sup>5</sup>	0	2.3×10 <sup>-6</sup>	
	125°C/7 V	100	1.0×10 <sup>5</sup>	0	9.2×10 <sup>-6</sup>	130	1.3×10 <sup>5</sup>	0	7.1×10 <sup>-6</sup>	
Moisture endurance	85°C/85% RH 5.5 V	100	1.0×10 <sup>5</sup>	0	9.2×10 <sup>-6</sup>	150	1.5×10 <sup>5</sup>	0	6.1×10 <sup>-6</sup>	
Pressure cooker	121°C/100% RH	60	3.0×10 <sup>4</sup>	0	3.1×10 <sup>-5</sup>	90	4.5×10 <sup>4</sup>	0	2.0×10 <sup>-5</sup>	

Note: Confidence level 60%

# Reliability of Hitachi IC Memories

## 2.2.4 Reliability Test Data on MOS Memory (environmental testing)

Tables 11 and 12 list MOS memory environmental test data, showing excellent results without any failures, even in severe environments.

In MOS transistor operations,  $V_{TH}$  is a basic process parameter. While in use, MOS memory exhibits almost no change in  $V_{TH}$ , largely due to designed-in surface stabilization technology and extremely clean production processes.

Figure 3 shows examples of time dependent degradation for minimum  $V_{CC}$  and access time  $t_{RAC}$  for 4-Mbit DRAM under high temperature operation test conditions.

## 2.3 Change of Electrical Characteristics on IC Memories

The degradation of  $I_{CBO}$  and  $h_{FE}$  are the main factors of performance degradation for inner cell transistors in bipolar memory. The actual element design, however, specifies the operation in a range at which no degradation occurs. In this normal situation, no changes in the operating characteristics, including access time, will arise. Time dependencies in the access time for the HM100500 and HM6708P are shown in Figures 1 and 2.


**Table 11 Reliability Data on MOS Memory (1)**

Test Item	Test Condition	HM511000P (DIP)		HM511000JP (SOJ)		HM511000ZP (ZIP)		HM511000ATS (TSOP)		HM62256FP (SOP)		HM628128FP (SOP)		EPROM (Cerdip)	
		Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures
Temperature cycling	-55° to 150°C 10 cycles	3755	0	2786	0	1500	0	900	0	3328	0	1215	0	2850	0
Temperature cycling	-55° to 150°C 500 cycles	150	0	200	0	175	0	250	0	482	0	210	0	520	0
Thermal shock	-65° to 150°C 15 cycles	77	0	100	0	50	0	22	0	76	0	77	0	100	0
Soldering heat	260°C, 10 sec	22	0	22	0	22	0	22	0	22	0	35	0	22	0
Mechanical shock	1500 G, 0.5 ms	—	—	—	—	—	—	—	—	—	—	—	—	38	0
Variable frequency vibration	100 to 2000 Hz 20 G	—	—	—	—	—	—	—	—	—	—	—	—	38	0
Constant acceleration	6000 G	—	—	—	—	—	—	—	—	—	—	—	—	38	0

# Reliability of Hitachi IC Memories


**Table 12 Reliability Data on MOS Memory (2)**

Test Item	Test Condition	HM514400AS (SOJ)		HM514400AZ (ZIP)		HM514400AT (TSOP)		HM5116400J (SOJ)		HM5116400TT (TSOP)		HN624016P (DIP)		HN62408P (DIP)	
		Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures
Tempera- ture cycling	-55° to 150°C 10 cycles	949	0	1000	0	900	0	1438	0	350	0	330	0	370	0
Tempera- ture cycling	-55° to 150°C 500 cycles	200	0	200	0	100	0	141	0	129	0	70	0	12	0
Thermal shock	-65° to 150°C 15 cycles	22	0	22	0	22	0	32	0	22	0	22	0	22	0
Soldering heat	260°C, 10 sec	22	0	600	0	22	0	22	0	22	0	22	0	22	0




**Figure 1 Time Dependent Degradation in Access Time for Hi-BiCMOS Memory**

# Reliability of Hitachi IC Memories



**Figure 2** Time Dependent Degradation in Minimum  $V_{CC}$  and  $t_{AA}$  for Hi-BiCMOS Memory



**Figure 3 Time Dependent Degradation in Minimum  $V_{CC}$  and  $t_{RAC}$  for MOS Memory**

# Reliability of Hitachi IC Memories

## 2.4 Failure Mode Rate

Figures 4 and 5 show examples of failure modes identified in user applications. Since IC memories require the finest pattern process technology, the percentage of failures due to factors such as pinholes, photoresist defects, and foreign materials tends to increase along with product complexity. Hitachi has continued to improve its fabrication

process technology, and performs 100% high temperature "burn-in" screening as a standard part of manufacturing.

Hitachi collects and analyzes customer usage data as part of a program designed to achieve higher product reliability. This analysis is a very useful feature of the program.




Figure 4 Failure Mode Rates for Hi-BiCMOS Memory




Figure 5 Failure Mode Rates for MOS Memory

### 3. Reliability of Semiconductor Devices

#### 3.1 Reliability Characteristics for Semiconductor Devices

Hitachi semiconductor devices are designed, manufactured, and inspected to achieve a high level of reliability. System reliability is improved by combining highly reliable components with the proper environmental conditions. This section describes the reliability characteristics, failure types, and their mechanisms in terms of devices. First, the semiconductor device characteristics are examined in light of their reliability.

1. Semiconductor devices are essentially structure sensitive as seen in surface phenomena. Fabricating devices requires precise control of a large number of process steps.
2. Device reliability is partly governed by electrode materials and package materials, as well as by the coordination of these materials with the device materials.
3. Devices employ thin-film and fine-processing techniques for metallization and bonding. Fine materials and thin-film surfaces sometimes exhibit different physical characteristics from the bulk quantities of identical materials.
4. Semiconductor device technology advances very quickly, and therefore many new devices have been developed using new processes over a short period of time. Hence, conventional device reliability data cannot always be used for comparisons.
5. Semiconductor devices are characterized by volume production. Therefore, manufacturing variation is an important consideration.
6. Initial and accidental failures are only considered to be semiconductor device failures based on the fact that semiconductor devices are essentially semipermanently operable. However, failures caused by worn or aged materials and migration should also be reviewed when electrode and package materials are not suited for particular environmental conditions.
7. Component reliability may depend on the device mounting, conditions used, and environment. Device reliability is affected by such factors as voltage, electric field strength, current density, temperature, humidity, gas, dust, mechanical stress, vibration, mechanical shock, and radiation magnetic field strength. Device reliability is generally represented by a failure rate. "Failure" implies that a device has lost its function, and includes intermittent degradation or complete destruction.

Generally, the failure rate of electrical components and equipment is represented by the "bathtub" curve as shown in Figure 6. For semiconductor devices, the configuration parameter of the Weibull distribution is smaller than 1, which indicates an initial failure type. Such devices ensure a long lifetime unless extreme environmental stress is applied. Therefore, initial and accidental failures can become a problem for semiconductor devices. Semiconductor device reliability can be represented physically as well as statistically. Both failure aspects have been thoroughly analyzed to establish a high level of reliability.



# Reliability of Hitachi IC Memories

## 3.2 Failure Types and Their Mechanisms

### 3.2.1 Failure Physics

Failure physics is, in a broad sense, a basic technology of "physics + engineering." It is used to examine the physical mechanism of failures, in terms of atoms and molecules, to improve device reliability. This physical approach was introduced to the reliability field to answer the demand for minimized developmental cost and time. These conditions were derived from the development of solid-state physics (semiconductor physics) since the 1940's and from other associated device development. Failure physics has been employed to do the following:

1. Detect failed devices as soon as possible.
2. Establish models and equations used for failure prediction.
3. Evaluate the reliability in short time periods by accelerated life testing.

The purpose of the failure physics approach is to contribute to reliability related fields such as product design, prediction, test, storage, and usage, by including physics as a basic technology to conventional experimental and statistical approaches.

### 3.2.2 Failure Types and Their Mechanisms

The physical aspects of device failures are covered in this section. Semiconductor device failures are basically categorized as open, short circuit, deterioration, and miscellaneous failures. These failures and their causes are summarized in Table

13. Typical failure mechanisms are as follows:

#### 1. Surface deterioration

The pn junction has a charge density of  $10^{14}$  to  $10^{20}$   $\text{cm}^{-3}$ . If charges exceeding the above density are accumulated on the pn junction surface, the electrical characteristics of the junction will tend to vary. Although the surface of such devices as planar transistors is generally covered with a  $\text{SiO}_2$  film and is in an inactive state, the possibility of deterioration caused by the surface channels still exists. Surface deterioration depends heavily on the applied temperature and voltage and is often handled by the reaction model.

An example of a recent failure is the surface deterioration caused by hot carriers. Hot carriers are generated when such devices as MOS dynamic RAMs are operated at a voltage near the minimum breakdown voltage  $BV_{DS}$ , thus raising the internal voltage and establishing a strong electric field near the drain of the MOS device. This may be a result from reduced device geometry (from  $2 \mu\text{m}$  to  $0.8 \mu\text{m}$ ) as technological advances have occurred in production methods. Generated hot carriers may affect the surface boundary characteristics on a section of the gate oxide film, resulting in the degradation of the threshold voltage ( $V_{TH}$ ) and counter conductance (gm). Hitachi devices have consistently employed improved designs and process techniques to prevent these problems. However, as processes become even finer, surface deterioration may become a serious problem.




Figure 6 Typical Failure Rate Curve

HITACHI

## 2. Electrode-related failures

The concern for electrode-related failures has increased as multilayer metallization has become more complex. Noticeable failures include electromigration and Al metallization corrosion in plastic sealed packages.

### a. Electromigration

This phenomenon takes place when metal atoms are moved by a large current of about  $10^6$  A/cm<sup>2</sup> that is supplied to the metal. When ionized atoms collide with the current of electrons, an "electron wind" is produced. This wind moves the metal atoms in the opposite direction from the current flow, which generates voids at a negative electrode, and hillock and whiskers at the opposite side. The generated voids increase wiring resistance and cause excessive currents to flow in some areas, leading to disconnection. The generated whiskers may cause short circuits in multimetal lines.

### b. Multimetal line related failures

Major failures associated with multimetal lines include increased leakage currents, short circuits caused by a failed dielectric interlayer, and increased contact metal resistance and disconnection between metal wirings.

### c. Al line corrosion and disconnection

When plastic encapsulated devices are subjected to high temperatures, high humidity, or a bias-applied condition, the Al electrodes in the devices can cause corrosion or disconnection (Figure 7). Under high temperature and high humidity, corrosion is randomly generated over the element surface.

However, after an extended period of time, such corrosion does not significantly increase. This type of failure is possibly due to initial failures associated with manufacturing variances. It is also known that such failures can be generated when the adhesion surface between an element





Figure 7 Categorized Al Corrosions



**Figure 8 Plastic Package Cross Section and Al Corrosion Mechanism**

and resin is separated or when foreign materials are attached to the element with human saliva. Under a bias-applied, high temperature, high humidity condition, on the other hand, pit corrosion is generated in higher potential areas while in lower potential areas, intergranular corrosion occurs. Once this failure occurs in part of a device, the device can become worn out in a relatively short time. This failure proves to depend on the hygroscopic volume resistivity of sealed resin. The Al line corrosion mechanism described above is summarized in Figure 8.

### 3. Bonding related failures

#### a. Degradation caused by intermetallic formation

Bonding strength degradation and contact resistance increase are caused by compounds formed in the connections between Au wire and Al film or between Au film and Al wire. These are the most serious problems in terms of reliability. The compounds are formed rapidly during bonding and are increased through thermal treatment. Consequently, Hitachi products are subjected to a lower-temperature, shorter-period bonding whenever possible.

b. Wire creep

Wire creep is wire neck destruction in an Au ball along an intergranular system occurring when a plastic sealed device is subjected to a long-term thermal cycling test. This failure results from increased crystal grains due to heat application when forming a ball at the top of an Au wire, or from an impurity introduced to the intergranular system. Bonding under usual conditions with no abnormal loop configuration failures does not cause this failure, unless a severe long-term thermal cycling test is applied. Accordingly, wire creep is not a problem in actual usage.

c. Chip crack

With the increase in chip size associated with the increased number of incorporated functions, more problems have been occurring during assembly, such as chip cracks during bonding. Bonding methods include Au-silicon eutectic, soldering and Ag-paste. Soldering and Ag-paste exhibit few chip crack problems. For Au-silicon eutectic, in contrast, large stress is applied to a pellet due to its strength and high temperature resistance for attachment, which may result in critical chip defects.

Today, the chip destruction limit can be determined by finite-element method and by distortion measurement using a fine accuracy gauge. Ideally, Au-silicon eutectic should be evenly applied over the entire surface. Therefore, specifications for Au-silicon eutectic have been established based on stress analysis and thermal cycling test results.

d. Reduced maximum power dissipation

For power devices, heat fatigue due to thermal expansion coefficient mismatches among different materials deteriorates thermal resistance. This results in decreased maximum power dissipation.

4. Sealing related failures

Hermetic sealing packages, including metal, glass, ceramic, and all other types, have the possibility of the following failures.




Figure 9 An Example of Moisture Resistance by High Temperature, High Humidity, and High Bias




Figure 10 Relationship Between Temperature and Time to 1% Failure (RH = 85%)

# Reliability of Hitachi IC Memories

- Al line corrosion on the chip surface due to slight moisture and reactions between different ionized materials.
- Intermittent moving foreign metals causing short circuiting.
- Al line corrosion due to extraneous H<sub>2</sub>O caused by hermetic failure.

Moving foreign matter, even if it is a non-active solid, can be charged up within a cavity during movement, thereby inducing parasitic effects and metal shorts. The foreign matter detection method is specified by the MIL-STD-883C, PIND (particle impact noise detection) test. The PIND test consists of filtering a particle impact waveform (ultrasonic waveform), detecting it with a microphone, and then amplifying it.

## 5. Disturbance

### a. Electrostatic discharge destruction

Destruction caused by electrostatic discharge is a problem common to semiconductor devices. A recent report introduced three modes of this failure: the human body model, a charged device model, and a field induced model.

The human body is easily charged. A person just walking across a carpet can be charged up to 15,000 V. This voltage is high enough to destroy a device. An equivalent circuit of the human body model is shown in Figure 11. The human body's capacitance C<sub>b</sub> and resistance R<sub>b</sub> are 100 to 200 pF and 1000 to 2000 Ω, respectively. Assuming a body is charged with 2000 V,

the dissipated energy is obtained as follows: With a time constant of 10<sup>-7</sup>s, the dissipated energy is 2 kW, which is enough to destroy a small area of a chip.

In the charged device model, charges are accumulated in a device, not a human body, and discharged through contact resistance during a short time. The equivalent circuit of this model is shown in Figure 12. Device size and device position relative to ground are important parameters in this model since the model depends on device capacity.

In the field induced model a device is left under a strong electric field or is affected by nearby high voltage. Since the capacitors or leads of a device act like antennas, the following cases will possibly cause its destruction.

- A device is incorporated into a high electric field such as a CRT.
- A device is left under a high-frequency electric field.
- A device is moved within a container charged at high voltage, such as a tube.

### b. Latch-up

Latch-up is a problem unique to CMOS devices. This problem is a thyristor phenomenon caused by a parasitic PNP or NPN transistor formed in the CMOS configuration. Latch up occurs when an accidental surge voltage exceeding a maximum rating, a power supply ripple, an unregulated power supply, or noise is




Figure 11 Equivalent Circuit of the Human Body Model

HITACHI

applied, or when a device is operated from two sources having different setup voltages. These cases can cause input or output current to flow in the opposite direction from the usual flow, which triggers parasitic thyristors. This results in an excessive current flowing between a power supply and ground. This phenomenon continues until the power is removed or the current flow is reduced to a certain level. Once latch-up occurs in an operating device, the device will be destroyed.

Much effort should be made in designing circuits to prevent latch-up. Input or output currents that trigger latch-up start to flow under the following conditions.

$$\begin{aligned} V_{in} > V_{CC} \text{ or } V_{in} < \text{GND} \text{ for input level} \\ V_{out} > V_{CC} \text{ or } V_{out} < \text{GND} \text{ for output level} \end{aligned}$$

Circuits should be designed so that no forward current flows through the input protection diodes or output parasitic diodes.

c. Soft errors

When  $\alpha$ -particles are generated from uranium or thorium on or near the silicon

surface of an LSI chip and bombard the Si substrate, electron-hole pairs are formed. They act as noise to memory cell nodes and data lines, which results in data errors. This type of error occurs temporarily and is called a soft error. This phenomenon is shown in Figure 13. Only electrons from among the electron-hole pairs are collected into a memory cell. As a result, the cell changes from a state of 1 to 0, which is a soft error.

Hitachi devices have been subjected to simulation and irradiation tests to prevent soft errors. In some cases, an organic material, PIQ, is applied to the surface of the device.

6. Fine Geometry Related Problems

LSI circuit geometry has been reduced down to  $0.8 \mu\text{m}$ , and further reductions are expected.

However, while transmission line dimensions have undergone this substantial reduction in size, power supplies have not been correspondingly adjusted for 5 V use. Problems associated with finer geometries are shown in Table 14.




Figure 12 Equivalent Circuit of a Charged Model

# Reliability of Hitachi IC Memories




Figure 13 Soft Errors Caused by  $\alpha$ -Particles in Dynamic Memory

Table 13 Failure Causes and Mechanisms

Failure Related Causes	Failure Mechanisms	Failure Modes	
Passivation	Surface oxide film, insulating film between metallizations	Pin hole, crack, uneven thickness, contamination, surface inversion, hot carrier injected	Degradation of breakdown voltage, short, leak current increased, $h_{FE}$ degraded, threshold voltage variation, noise
Metallization	Interconnection, contact, through hole	Flaw, void, mechanical damage, break due to uneven surface, non-ohmic contact, insufficient adhesion strength, improper thickness, electromigration, corrosion	Open, short, resistance increased
Connection	Wire bonding, ball bonding	Bonding runout, compounds between metals, bonding position mismatch, bonding damaged	Open, short resistance increased
Wire lead	Internal connection	Disconnection, sagging, short	Open, short
Diffusion, junction	Junction diffusion, isolation	Crystal defect, crystallized impurity, photo resist mismatching	Degradation of breakdown voltage, short

HITACHI

# Reliability of Hitachi IC Memories

**Table 13 Failure Causes and Mechanisms (cont)**

Failure Related Causes	Failure Mechanisms	Failure Modes	
Die bonding	Connection between die and package	Peeling chip, crack	Open, short, unstable operation, thermal resistance increased
Package sealing	Package, hermetic seal, lead plating, hermetic package and plastic package, filler gas	Integrity, moisture ingress, impurity gas, high temperature, surface contamination, lead rust, lead bend, break	Short, leakage current increased, open, corrosion soldering failure
Foreign matter	Foreign matter in package	Dirt, conducting foreign matter, organic carbide	Short, leakage current increased
Input/output pin	Electrostatics, excessive voltage, surge	Human body charged device	Short, open, fusing
Disturbance	$\alpha$ particle	Electron hole generated	Soft error
	High electric field	Surface inversion	Leakage current increased

**Table 14 Finer Geometry Related Problems**

Item	Problems	Countermeasure
5 V single supply voltage	<ul style="list-style-type: none"> <li>• Breakdown voltage of gate oxide films</li> <li>• SiO<sub>2</sub> defects</li> </ul>	Oxide film formation process improved <ul style="list-style-type: none"> <li>• Cleaning</li> <li>• Gettering</li> <li>• Screening</li> </ul>
Horizontal dimension reduction	<ul style="list-style-type: none"> <li>• Soft errors by <math>\alpha</math> particles</li> <li>• Al reliability</li> <li>• CMOS latch up</li> <li>• Mask alignment margin</li> <li>• Hot carriers</li> </ul>	Surface passivation film improved <ul style="list-style-type: none"> <li>• Metallization improved</li> <li>• Design/layout improved</li> <li>• Process improved</li> </ul>
Vertical and horizontal dimension reduction	<ul style="list-style-type: none"> <li>• Higher breakdown voltage not permitted</li> <li>• Electrostatic discharge resistance reduced</li> </ul>	Use of low voltage examined <ul style="list-style-type: none"> <li>• Configuration improved</li> <li>• Protection circuits enhanced</li> </ul>





# Quality Assurance of IC Memories

## 1. Views on Quality and Reliability

Hitachi products should always meet individual users' purposes and required quality levels, maintaining satisfactory performance for general applications. Hitachi works continuously to assure high reliability standards for our IC memories in actual usage. To meet user needs and to cover expanding applications, Hitachi has defined these goals:

1. Establish reliability by design during new product development.
2. Establish quality at all steps in the manufacturing process.
3. Strengthen the inspection process at all points.
4. Improve product quality based on user data.

Furthermore, to reach the highest quality and performance levels, development and production teams cooperate very closely with Hitachi research laboratories. All these methods together make it possible for Hitachi to meet and exceed user requirements.

## 2. Reliability Design of Semiconductor Devices

### 2.1 Reliability Targets

The establishment of reliability targets is important in manufacturing and marketing, as well as in determining function and price. Practically, the reliability targets cannot be determined from failure rates produced by any single common test condition; they are based on many factors such as equipment characteristics, target system purposes, derating applied during design, operating conditions, and maintenance requirements.

### 2.2 Reliability Design Factors

Timely analysis and execution are essential to achieve performance based on reliability targets. The primary design items of interest are design standardization, device process and structural design, design review, and reliability testing.

### 1. Design standardization

Design standardization requires the establishment of design rules and the specification of parts, materials, and processes. When design rules are being established for the circuit, cell, and layout designs, critical quality and reliability features should also be examined. By doing this effectively, the use of standardized processes or materials, even in newly developed products, should generate much higher reliability (with the possible exception of special requirements or functions).

### 2. Device process and structural design

It is important during device design to consider the total balance of process design, structural design, and circuit and layout design. Especially in the case of applying new processes or new materials, at Hitachi we study the technology in depth prior to any detailed device development.

### 3. Reliability testing by test site

The test site is also called the test pattern. It is a useful method for evaluating the reliability of complex ICs and complicated functions.

#### a. The purposes for the test site are:

- To make clear definitions about fundamental failure modes
- To analyze relationships between failure modes and manufacturing processes and/or conditions
- To analyze failure mechanisms
- To establish QC points in manufacturing

#### b. The effects of the test site are:

- Evaluation of common fundamental failure modes and failure mechanisms
- Determination of predominant failure modes, and comparisons with field experiences
- Analysis of relationships between failure causes and manufacturing factors
- Simplification of testing

### 2.3 Design Review

Design review is a method to systematically confirm whether or not a design satisfies the performance required by users, whether it meets all specifications, and whether the technical items accumulated in test data and application data are effectively utilized.

In addition, from the standpoint of comparisons to competitive products, a major focus of the design review is to insure the quality and reliability of the product. At Hitachi, the design review is performed as a part of new product development, and when changing existing products.

The following items are considered in design review.

1. Describing the product based on specified design documents.
2. Planning and executing each product function and program (such as calculations) by considering the product and its documentation from the standpoint of each participant. Experiments and further investigations are indicated if any results are not exactly as expected.
3. Determining the contents and methods of reliability testing based on design documents and drawings.
4. Checking manufacturing process ability to achieve design goals.
5. Arranging preparations for production.
6. Planning and executing each product function and program of all design changes proposed by individual specialists. Generating tests, experiments, and calculations as needed to confirm the results of each design change.
7. Referring to past performance and failure experiences with similar devices. Confirming the prevention of any repetition of such experience, and planning and executing a test program to prove this level of performance.

At Hitachi, design reviews including these steps of analysis and decision are made using individual check lists according to each objective.

# Quality Assurance of IC Memories

## 3. Quality Assurance System of Semiconductor Devices

### 3.1 Activity of Quality Assurance

At Hitachi, these are the general purposes of quality assurance:

1. Problems are resolved within each step, so that by the final stage of production even very small potential failure factors will be removed.
2. Information developed at every step is used in other steps, as indicated, to improve quality in the entire production sequence, and therefore achieve satisfactory levels of reliability and performance.

### 3.2 Qualification

For maximum product quality and reliability, qualification tests are done at each stage of trial production and mass production, based on design

reliability as described in Section 2 "Reliability Design of Semiconductor Devices."

These are the purposes of qualification at Hitachi.

1. Qualify the product objectively from a customer standpoint (as by a third party).
2. Consider the failure experiences and data provided by customers.
3. Qualify every change in design and process.
4. Qualify, with special emphasis, all final choices of parts, materials, and processes.
5. Establish control points within the production procedure by considering the process ability and factors of manufacturing variance.

Figure 1 shows the general outline of design qualification at Hitachi.




Figure 1 Flowchart of Device Design Qualification

HITACHI

## 3.3 Quality and Reliability Control in Mass Production

In mass production, quality is the functional

responsibility of each department, primarily as defined by the manufacturing department and the quality assurance department. The total function flow is shown in Figure 2.




Figure 2 Flowchart of Quality Control in the Manufacturing Process

# Quality Assurance of IC Memories

## 3.3.1 Quality Control on Parts and Materials

With the tendency toward higher performance and higher reliability of devices, the quality control of parts and materials becomes more important. Items such as crystals, lead frames, fine wire for wire bonding, and packages and materials required in manufacturing processes like mask patterns and chemicals are all subject to inspection and control. Besides the qualification of parts and materials as stated in Section 3.2, the quality control of parts and materials begins at incoming inspection,

which is performed based on purchase specifications, drawings and (mainly) sampling tests based on MIL-STD-105D. Other activities related to quality assurance are as follows.

1. Technology meetings with vendors.
2. Approval and guidance of vendors.
3. Analysis and test of physical chemistry.

The typical check points of parts and materials are shown in Table 1.

**Table 1 Quality Control Check Points of Parts and Materials (example)**

Material parts	Important control items	Check points
Water	Appearance Dimension Sheet resistance Defect density Crystal axis	Damage and contamination on surface Flatness Resistance Defect numbers
Mask	Appearance Dimension Resistoration Gradation	Defect numbers, scratches Dimension level  Uniformity of gradation
Fine wire for wire bonding	Appearance Dimension Purity Elongation ratio	Contamination, scratches, bend, twist  Purity level Mechanical strength
Frame	Appearance Dimension Processing accuracy Plating Mounting characteristics	Contamination, scratches Dimension level  Bondability, solderability Heat resistance
Ceramic package	Appearance Dimension Leakage resistance Plating Mounting characteristics Electrical characteristics Mechanical strength	Contamination, scratches Dimension level Airtightness Bondability, solderability Heat resistance  Mechanical strength
Plastic	Composition Electrical characteristics Thermal characteristics Molding performance Mounting characteristics	Characteristics of plastic material   Molding performance Mounting characteristics

### 3.3.2 Process Quality Control

Control of process quality is extremely significant in the overall process of device quality assurance. Quality control functions at every stage of production are described below. Figure 3 lists specific process quality control factors.

1. Quality control of products in every stage of production

Potential device failure factors should be removed as soon as possible in the manufacturing process. To do this, check points are set up within each process to prevent products exhibiting failure factors to move onto any following process. Especially for devices designed for high reliability, manufacturing lines are rigidly monitored to control process quality. Additionally, we perform very stringent checks on some processes and/or lots, and even 100% inspections in certain critical processes to remove potentially failing items related to unavoidable manufacturing variances. Screening based on high temperature aging or temperature cycling are also part of quality assurance procedures. Controlling quality during processing includes these items:

- a. Control of conditions of equipment and workers
- b. Sampling test of uncompleted products
- c. Proposal and implementation of improvements in working conditions
- d. Continuous worker education
- e. Maintenance and improvement of yields
- f. Identification of quality problems, and implementation of countermeasures to eliminate them
- g. Communication of quality-related information

2. Quality control of manufacturing facilities and measuring equipment

Manufacturing facilities have been developed

to answer the need for higher device performance and automated production. It is also important to define and accurately measure quality and reliability.

At Hitachi, automated manufacturing is used to reduce manufacturing variances. The operation of high performance equipment requires automated control to function properly.

Maintenance inspections are carried out daily to ensure proper quality control, and in some instances at other more frequent intervals according to specifications, at every check point.

The adjustment and maintenance of measuring equipment is done according to specifications and past experience, and is vigorously monitored to maintain and improve the quality of our products.

3. Quality control of the manufacturing environment and submaterial

Final quality and reliability of devices are especially affected by manufacturing processes. We therefore thoroughly control factors of the manufacturing environment, such as gases or pure water.

Dust control is critical to achieve higher integration and higher device reliability. To maintain and improve the cleanliness of the manufacturing site, we take great care to keep buildings, facilities, air-conditioning systems, materials, clothes, and all possible elements associated with production as clean and dust-free as we can. We extend this effort to periodically check the ambient air in the manufacturing facility for floating dust, and we check for any minute amounts which might have accumulated on the floor, other surfaces, or on any equipment.

# Quality Assurance of IC Memories




Figure 3 Example of Process Quality Control Factors

HITACHI

## 3.3.3 Final Tests and Reliability Assurance Tests

### 1. Final tests

Lot inspection is done by the quality assurance department for products already passed in 100% testing during the manufacturing process. Although 100% performance is expected, sample lot inspection is also carried out to prevent any possible accidental mixture of failed products with regular, satisfactory devices.

The extra lot inspection not only confirms that all products meet all user requirements, but considers any other potential factors. Our lot inspection is based on MIL-STD-105D.

### 2. Reliability assurance tests

To assure reliability, appropriate tests are performed periodically on each manufacturing lot if the user requires such a high level of examination.




Figure 4 Process Flowchart for Customer-Reported Failure



**HITACHI**

# Outline of Testing Method

## 1. Inspection Method

In memory IC inspection, the quality cannot be judged solely by a DC test on the external pins. The number of elements such as transistors which can be judged in a DC test is a very small part of all elements. The proposed address patterns listed below inspect whether internal circuits are functioning correctly.

1. All low, all high
2. Checker flag
3. Stripe pattern
4. Marching pattern
5. Galloping
6. Walking
7. Ping-pong

These are only a few representative samples of the testing options. There are also patterns to check the mutual interference of bits and the maximum power dissipation. Among the listing, 1 through 4 are called N patterns, which can check one sequence of N-bit IC memory with several consecutive cycles of N patterns. 5 through 7 are called N<sup>2</sup> patterns, which need several cycles of N<sup>2</sup> patterns to check one sequence of N-bit IC memory. Serious problems arise using N<sup>2</sup> patterns in large-capacity memory. For example, the inspection of 1-Mbit memory with the galloping pattern takes considerable time—about 120 hours. 1, 2, and 3 are rather simple and effective

methods, but these patterns will not find all the failures in decoder circuits. Marching is the most simple and powerful pattern to check the functions of IC memories.

## 2. Marching Pattern

The marching pattern, as its name indicates, is a pattern in which 1s sequentially replace 0s throughout the device. The 1s “march” into all bits of 0. For example, a simple addressing of 16-bit memory is described below.

1. Clear all bits (see Figure 1 a).
2. Read 0 from the 0th address and check that read data is 0. Hereafter, to read means “checking and judging data.”
3. Write 1 on the 0th address (see Figure 1 b).
4. Read 0 from the 1st address.
5. Write 1 on the 1st address.  
:
6. Read 0 from the nth address.
7. Write 1 on the nth address (see Figure 1 c).
8. Repeat 6 and 7 to the last address. Finally all data will be 1.
9. After all data has become 1, repeat from 2 through 8 replacing 0 with 1.

In this method, 5N address patterns are necessary for the N-bit memory.




Figure 1 Addressing Method of 16-Bit Memory in the Marching Pattern

# Packing Specifications


## 1. Forms of Package Packing

The forms of IC delivery include, as shown below, leaving the IC unsealed in a packing box and using an inside box in which there is a magazine, a tray, or tape, with the IC being housed inside. In the unsealed mode, the order of operations should be


(1) corrugated cardboard packing box → (2) inside box → (3) magazine (or tray or tape).

The magazine, tray, or tape is designed so that the package is not subjected to damage during transport. When the seal is opened, the package should be handled with great care so that it is not damaged.


### 1. Cardboard packing box



### 2. Inside box



### 3. Magazine, tray or tape




**HITACHI**

## 2. Moistureproof Packing

When a surface mount product is subjected to solder reflow mounting after the package has absorbed moisture, cracking of the package occurs

during mounting. For this reason, moistureproof packing is carried out for plastic surface mount packages which carry large chips for the purpose of preventing moisture absorption during transport and storage. The specifications are shown below.




1

# Packing Specifications

## 3. Taping for IC

Emboss tape: Tape width 16 to 24 mm

Unit: mm




Package	Package Code	W	P	Ao	Bo	Ko	F	D <sub>1</sub>	Maximum Storage No.
SOP	FP-24D	24	16	12.5	16.3	3.2	11.5	2	1000 IC/reel
	FP-28DA	24	16	12.4	18.5	3.1	11.5	2	1000 IC/reel
TSOP II	TTP-20DA	16	12	6.9	10.6	2 max	7.5	1.6 min	2000 IC/reel
SOJ	CP-20D	24	12	8.8	17.8	3.7	11.5	2.05	1000 IC/reel
	CP-20DA	24	12	10.35	17.7	4.3	11.5	2	1000 IC/reel
	CP-24D	24	12	8.9	16.3	4.15	11.5	2	1000 IC/reel
	CP-28DN	24	12	9.0	18.6	4.2	11.5	2	1000 IC/reel
	CP-28D, 28DA	24	16	11.6	18.65	4.2	11.5	2.05	1000 IC/reel

**HITACHI**

## 4. Taping for IC Memorys

Emboss tape: Tape width 32 to 44 mm

Unit: mm



Package	Package Code	W	P	A <sub>0</sub>	B <sub>0</sub>	K <sub>0</sub>	F	S	D <sub>1</sub>	Maximum Storage No.
SOP	FP-32D	32	16	14.65	21.15	3.55	14.2	28.4	2.05	1000 IC/reel
	FP-40D	44	24	14.7	26.3	3.1	20.2	40.4	2.0	750 IC/reel
	FP-44D	44	24	16.6	28.8	3.5	20.2	40.4	2.0	750 IC/reel
SOJ	CP-32D	32	16	11.45	21.5	4.05	14.2	28.4	2.05	1000 IC/reel
	CP-40D	44	16	11.7	26.75	4.2	20.2	40.4	2.05	750 IC/reel
PLCC	CP-44	32	24	17.85	17.85	4.95	14.2	28.4	2.05	500 IC/reel
	CP-52	32	24	20.55	20.5	5.35	14.2	28.4	2.05	500 IC/reel
	CP-68	44	32	26.0	25.9	4.9	20.2	40.4	2.05	250 IC/reel
	CP-84	44	36	30.9	30.8	4.9	20.2	40.4	2.05	250 IC/reel
TSOP (I)	TFP-20DA TFP-20DAR TFP-32D TFP-32DR	32	12	(8.5)	(20.4)	1.75	14.2	28.4	2.05	1000 IC/reel

# Packing Specifications

## 4. Taping for IC Memorys (cont)

Package	Package Code	W	P	Ao	Bo	Ko	F	S	D <sub>1</sub>	Maximum Storage No.
TSOP (II)	TTP-24D	32	16	12.05	18.95	1.65	14.2	28.4	2.05	1000 IC/reel
	TTP-24DR									
	TTP-28D									
	TTP-28DR									
	TTP-40DA									
	TTP-40DAR									
	TTP-44D									
	TTP-44DA									
	TTP-44DB									
	TTP-44DBR									
	TTP-32D	32	16	12.2	21.75	1.85	14.2	28.4	2.05	1000 IC/reel
	TTP-32DR									
	TTP-32DA									
	TTP-32DB									
TTP-48D	32	24	(15.95)* <sup>1</sup>	(20.30)* <sup>1</sup>	1.65	14.2	28.4	2.05	1000 IC/reel	

Note: 1. Subject to change without notice.

# Application

## 1. Static RAM

### 1.1 Static RAM Memory Cell

A memory cell used in Hitachi static RAM consists of 4 NMOS transistors and 2 load resistors as shown in Figure 1-1. The data in the cell can be retained as long as power is supplied, and read out without being destroyed.

### 1.2 Data Retention Mode and Battery Backup System

The data in RAM is destroyed at power off. However, CMOS static RAM has a data retention mode. In this mode, power consumption at standby is extremely low and supply voltage can be reduced to 2 V. This enables a battery backup system to retain the data during power failure.

**Data Retention Mode:** The important point in designing a battery backup system is the timing relationship between the memory power supply and the chip select signal during a change from the ordinal power source and battery power. If proper timing for the change is missed, memory data might be destroyed.

Figure 1-2 shows the timing for switching the power supply. The definitions for the technical terms related to the data retention mode are as follows.

**Data retention mode:** The period during which the supply voltage is lower than the specified operation voltage. During this period, memory must be kept in non-select condition (e.g.  $\overline{CS} = V_{DR} - 0.2 \text{ V}$ ).

$t_{CDR}$  (time from chip select to data retention): The minimum time needed to change from operating mode to data retention mode. Normally 0 ns.

$t_R$  (operation recovery time): The minimum time needed to change from data retention mode to operating mode.

$V_{DR}$  (data retention voltage): The voltage applied in data retention mode. Normally the minimum supply voltage needed to retain memory data is 2 V.




Figure 1-1 Static RAM Memory Cell




Figure 1-2 Timing for Battery Backup Application

HITACHI



## Application

$I_{CCDR}$  (data retention current): The current consumption in the data retention mode depends on the memory power supply voltage and ambient temperature. It is specified as supply voltage,  $V_{DR} = 3.0$  V.

**Battery Backup System:** The sequence of activities required to switch to battery backup is as follows.

1. External circuit detects a failure in the system power supply.
2. External circuit switches the RAM to standby mode.
3. External circuit separates the RAM from the system power supply.
4. External circuit switches to the backup power supply.

The control circuit detects the power failure and disconnects the power source after switching memory to the standby mode. On recovery, it confirms the power supply availability and, after some delay, returns memory to the operating mode. Memory control signals depend on the types of memory used in the system.

1. Using memory with only one  $\overline{CS}$ :  
The NAND signal between the control signal and chip select signal should be connected to

$\overline{CS}$ . Since the level of  $\overline{CS}$  in the data retention mode must be higher than  $V_{DR} - 0.2$  V, the power supply for this NAND gate must either be shared with the memory power supply or be pulled up to the memory power supply.

2. Using memory with two  $\overline{CS}$ :  
Basically, the signals are the same as above. In general use, two pins should be used for the control signal and the chip select signal, respectively. When the  $\overline{CS}$  intercepts the current path of other pins in the input buffers, it is used as control signal input for the data retention mode.
3. Using memory with  $\overline{CS}$  and CS:  
Since CS selects the chips at high level, it is preferable to use CS rather than  $\overline{CS}$  as a control signal input for the data retention mode. As soon as power down is detected, the signals should be brought low. Therefore, a pull-up to the memory power supply level is not needed, thus simplifying the circuit organization.

Figure 1-4 shows an example of a battery backup system circuit. Hitachi recommends using CMOS logic for gate G1 in a control circuit and memory  $V_{CC}$ . The low  $V_{CE}$  transistor  $Q_1$  is required to switch the regulating circuit from system power supply to backup power supply.




Figure 1-3 Example of Battery Backup System

HITACHI




Figure 1-4 Example of a Battery Backup System Circuit

## 2. Pseudo-Static RAM

### 2.1 Pseudo-Static RAM Features

PSRAM is a new type of IC memory designed to meet the demands for lower power consumption and lower cost.

RAMs (random access memory) are roughly classified into DRAMs (dynamic RAM) and SRAMs (static RAM). These memories vary in characteristics such as density, cost, and control method because of differences of their memory cell structures. By understanding the advantages and disadvantages of each device, a system designer can choose the best product for his application.

The advantages of DRAM are high density and low cost. These features are a result of the simple and small structure of its memory cell, which consists of one transistor and one capacitor. However, DRAM requires refresh (periodic charging) along with external control signals for refresh. In addition, the address multiplex method of decreasing the number of pins to obtain high density requires external circuits, such as an address multiplexer for generating addresses in a time-shared manner. Thus, a system timing design using DRAMs becomes complicated.

SRAM, on the other hand, does not require refresh and uses a non-address multiplex approach. Thus, SRAM can be interfaced to the MPU easily while keeping its external circuitry simple. However, SRAM requires a larger cell area and has lower density than DRAM because its memory cell is organized with 4 transistors and 2 resistors based on flip-flop circuits.

PSRAM has been developed as a new type of RAM providing the low cost per bit of DRAM and easy usage of SRAM. PSRAM offers the simple look of SRAM by providing part of the external circuits necessary with DRAM.


Table 2-1 lists the features of PSRAM, DRAM, and SRAM. PSRAM requires refresh like DRAM. One of three PSRAM refresh modes can be selected to match its system: address refresh, automatic refresh, and self refresh.

Figure 2-1 shows a comparison between systems using PSRAM and DRAM. By using PSRAM, many of the external circuits necessary for interfacing the MPU with DRAM can be eliminated.

# Application

**Table 2-1 Comparison of SRAM, PSRAM, and DRAM Features**

	SRAM	PSRAM	DRAM
Memory cell	4 transistors and 2 resistors	1 transistor and 1 capacitor	1 transistor and 1 capacitor
Density (same manufacturing process)	1 Mbits	4 Mbits	4 Mbits
Address	Non-address multiplex	Non-address multiplex	Address multiplex
Refresh	Not necessary	Necessary	Necessary
External circuit	Simple	Complexed	



**Figure 2-1 System Organization of DRAM and PSRAM**

## 2.2 Pseudo-Static RAM Data Retention

PSRAM is useful in relatively small systems. Small systems require low current consumption since they often retain data with batteries. PSRAM with self-refresh retains data by internal refresh operation. Table 2-2 shows data retention characteristics.

Power supply voltage of data retention of PSRAM are different from that of SRAM. This is due to the use of different memory cell types. PSRAM uses an one-transistor type memory cell as used in DRAM. Refresh is internally done in order to retain data. This refresh operation is almost same operation as normal read/write, and it determines the low limit of the supply voltage. Though power supply voltage of standard PSRAM is 4.5 V – 5.5 V, some special parts retain data to 3.0 V. Please check the low limit of power supply in each data sheet.

## 2.3 Operation of 4M PSRAM HM658512

The operation of HM658512 is explained here for understanding of PSRAM function.

### 2.3.1 Read/Write Cycle

Figure 2-2 and figure 2-3 show the timing chart for the read and write cycle of the HM658512. The HM658512 can execute 2 types of accesses in the read cycle, a  $\overline{CE}$  access (figure 2-2a) and an

$\overline{OE}$  access (figure 2-2b). It writes data at the rising edge of  $\overline{WE}$  (figure 2-3a) or at the rising edge of  $\overline{CE}$  (figure 2-3b).

### 2.3.2 Refresh Cycle

**Address refresh:** This mode refreshes data by inputting row addresses 0-2047 through pins A0-A10 in sequence every 32 ms. Figure 2-4 shows the timing chart of distributed refresh.

**Automatic refresh:** This mode refreshes data with an internal refresh address which is generated by setting  $\overline{OE}/\overline{RFSH}$  low with  $\overline{CE}$  high. It is not required to input a refresh address from address pins since it is generated internally. Figure 2-5 shows the timing chart for distributed automatic refresh.

**Self refresh:** This mode refreshes data automatically at fixed periods with the internal refresh timer. The self refresh mode is enabled by keeping  $\overline{OE}/\overline{RFSH}$  low for more than 8  $\mu$ s with  $\overline{CE}$  high. This mode reduces the number of external circuits necessary for refresh since both refresh addresses and refresh request signals are generated internally. Figure 2-6 shows the timing chart for self refresh. The width of the  $\overline{OE}/\overline{RFSH}$  pulse while  $\overline{CE}$  is high determines whether automatic refresh or self refresh is performed. When the pulse width exceeds 8  $\mu$ s, the PSRAM enters self refresh mode. Self refresh mode is useful when retaining RAM data with batteries.

**Table 2-2 Data Retention of SRAM, PSRAM, and DRAM**

	SRAM	PSRAM	DRAM
Density (same manufacturing process)	1 Mbits	4 Mbits	4 Mbits
Data retention voltage	2 V to 5.5 V	4.5 V to 5.5 V <sup>1</sup>	4.5 V to 5.5 V
Current consumption (when saving data)	1 $\mu$ A (typ)	70 $\mu$ A (typ) <sup>2</sup>	150 $\mu$ A (typ) <sup>2</sup>
Refresh	Not necessary	Necessary (internal control)	Necessary (external control)

Notes: 1. Some of PSRAMs retain data at 3.0 V.

2. Including refresh current. The typical values of HM658512 and HM514400A.

# Application




Figure 2-2 Read Cycle




Figure 2-3 Write Cycle




Figure 2-4 Address Refresh

**HITACHI**




Figure 2-5 Automatic Refresh




Figure 2-6 Self Refresh

2.3.3 Switching from Self Refresh Mode to Read/Write Mode

- After a self refresh is completed, the specification for  $t_{RFS}$  must be followed.  $t_{RFS}$  is defined as the time from a  $\overline{OE/RFSH}$  rising edge to the  $\overline{CE}$  falling edge in the next cycle (see figure 2-7).
- When using address refresh cycles in read/write cycles, an address refresh must be started within  $15\mu s$  of completion of a self refresh, and the specified number of refresh cycles in the data sheet must be executed in succession.




Figure 2-7  $t_{RFS}$  (Refresh Reset Time)

HITACHI

---

## Application

---

- When using distributed automatic refresh cycles in read/write cycles, the first cycle of a distributed refresh must be executed within 15  $\mu$ s of completion of a refresh.
- When using burst automatic refresh cycles in read/write cycles, the first cycle of automatic refresh must be started within 15  $\mu$ s of completion of self refresh, and the specified number of refresh cycles in the data sheet must be executed in succession.

### 2.3.4 Initialization

Hitachi's PSRAM can start operation by executing eight or more initialization cycles (dummy cycles) at least 100  $\mu$ s after the power voltage reaches 4.5 V – 5.5 V after power-on. An automatic refresh cycle can be used for initialization, where one automatic refresh cycle is equivalent to one initialization cycle.

### 2.3.5 Miscellaneous Notes

- If a short  $\overline{\text{CE}}$  pulse of a width less than  $t_{\text{CE min}}$  is applied to RAM, an incomplete read occurs and stored data may be destroyed. Make sure

that  $\overline{\text{CE}}$  low pulses of less than  $t_{\text{CE min}}$  are inhibited. Note that a 10-ns  $\overline{\text{CE}}$  low pulse may sometimes occur owing to the gate delay on the board if the  $\overline{\text{CE}}$  signal is generated by the decoding of higher address signals on the board. Avoid these short pulses. One way to this  $\overline{\text{CE}}$  short pulse is by gating the decoded addresses with an address strobe input.

- $\overline{\text{OE}}/\overline{\text{RFSH}}$  works as refresh control in standby mode. A short  $\overline{\text{OE}}/\overline{\text{RFSH}}$  low pulse in standby mode may cause an incomplete refresh that will destroy data. Make sure that  $\overline{\text{OE}}/\overline{\text{RFSH}}$  low pulse of less than  $t_{\text{FAP min}}$  are also inhibited. The definitions of  $t_{\text{CE}}$  and  $t_{\text{FAP}}$  are shown in the pages of HM658512.
- PSRAM is more sensitive to noise than normal SRAM since it executes dynamic operation internally like DRAM. It is recommended to insert one bypass condenser per RAM.
- The  $\overline{\text{OE}}/\overline{\text{RFSH}}$  pin has two functions,  $\overline{\text{OE}}$  for output enable and  $\overline{\text{RFSH}}$  for refresh control. The specifications for parameters such as  $t_{\text{OHC}}$  and  $t_{\text{OCD}}$  must be followed to distinguish  $\overline{\text{OE}}$  and  $\overline{\text{RFSH}}$ .

### 3. Instructions for Using Memory Devices

#### 3.1 Prevention of Electrostatic Discharge

As semiconductor memory designs are based on a very fine pattern, they can be subject to malfunction or defects caused by static electricity. Though the built-in protection circuits assure unaffected reliability in normal use, devices should be handled with these precautions:

1. In transporting and storing memory devices, place them in a conductive magazine or wrapper, or put all pins of each device into a conductive mat, so that they are kept at the same potential. Manufacturers should give sufficient consideration on proper packing when shipping their products.
2. When the devices are to be touched during mounting or inspection, the handler must be grounded. Do not forget to connect a resistor (1 M $\Omega$  approximately is desirable) in series for protect 10 n against electrical shock.
3. Keep the relative ambient humidity at about 50% during processing.
4. For working clothes, cotton is preferable to synthetic fabrics.
5. Use a soldering iron operating at low voltage (12 V or 24 V, if possible) with its tip grounded.




Figure 3-1 CMOS Inverter

6. When transporting a board with memory devices mounted on it, enclose it with conductive materials.
7. Use conductive materials of high resistance (about  $10^9$  ohms) to protect the devices from electrostatic discharge. Otherwise, if accidentally put in contact with conductive materials such as a metal sheet, the devices may deteriorate or even breakdown, owing to the sudden release of charge stored on the surface.
8. Never set a system in which memory devices are used near anything that generates high voltage (e.g., a CRT anode electrode, etc.).

#### 3.2 Using CMOS Memories

As shown in Figure 3-1, the input of a CMOS memory is connected to the gate of an inverter consisting of PMOS and NMOS transistors. Figure 3-2 shows the relationship between the input voltage and current within the inverter. The top and bottom transistors turn on and create a current flow when the input voltage reaches an intermediate level. Therefore it is necessary to keep the input voltage below 0.2 V or above  $V_{CC} - 0.2$  V in order to minimize power consumption. The data sheet specifies the standby current for two cases of input level (with minimum  $V_{IH}$  and maximum  $V_{IL}$ , and with 0.2 V or  $V_{CC} - 0.2$  V), and the difference in values as being remarkably great. Some memory devices are designed to cut off such current flow in the standby mode by the control of input signals, but this depends on the




Figure 3-2 Relationship Between Input Voltage and Current in a CMOS Inverter



# Application

specific device type. This should be confirmed in data sheets for each device type.

Another problem peculiar to CMOS devices is latch up. Figure 3-3 shows the cross section of a CMOS inverter and the structure of a parasitic bipolar transistor. The equivalent circuit of the parasitic thyristor is shown in Figure 3-4. When positive DC current or pulse noise is applied (Figure 3-4a),  $TR_3$  is turned on owing to the bias voltage generated between the base and emitter. Also, trigger current flows to ground through  $R_p$ ,

the base resistance of  $TR_2$ . As a result,  $TR_2$  becomes conductive and the current flows from power supply ( $V_{CC}$ ) through the base resistance of  $TR_1$  ( $R_N$ ), which also puts  $TR_1$  into conduction. Then as the base of  $TR_2$  is rebiased by the collector current from  $TR_1$ , the closed loop consisting of  $TR_1$  and  $TR_2$  reacts. Thus, current flows constantly between the power supply ( $V_{CC}$ ) and ground even without the trigger current caused by outside noise.

Latch up can also be caused by a negative pulse (Figure 3-4 b). Most semiconductor memory




Figure 3-3 Cross Section Structure of CMOS Inverter




Figure 3-4 Equivalent Circuit of Parasitic Thyristor

HITACHI

manufacturers are trying to improve latch up immunity in their products. Hitachi provides a broad enough guard band by applying a diffusion layer around the inputs and outputs, taking care not to connect the input to the p<sup>+</sup> diffusion layer. The input voltage for the 64-kbit static RAM HM62256, for example, is specified as follows:

- $V_{IH}$  max 6.0 V (not dependent on  $V_{CC}$ )
- $V_{IL}$  min 3.0 V (pulse width = 50 ns)
- 0.5 V (DC level)

Thus almost no consideration for latch up is required in system designs using these devices.

### 3.3 Noise Prevention

Noise in semiconductor memories is roughly classified as input signal noise and power supply noise.

**Input Signal Noise:** Input signal noise is caused by overshoot and undershoot. If either of them exceeds the recommended DC operating conditions, normal operation is hindered, and a voltage over the absolute maximum rating will

break the device. When operating high speed systems, special care is required to prevent input signal noise.

The noise can be prevented by inserting a serial resistance of less than 50 ohms into each input or a terminating resistance into the input line. Actually, however, input signal noise can be simply reduced by a stable power supply line, because the noise is often caused by an unstable reference voltage (ground level).

**Power Supply Noise:** Power supply noise can be classed as low-frequency and high-frequency as shown in Figure 3-5. To assure a stable memory operation, combined low- and high-frequency noise should be held below 10 percent of the standard level of the peak-to-peak power supply voltage.

Devices like dynamic RAMs, which operate from clock signals, or high speed CMOS static RAMs, through which current flows during the transition of signals, consume high peak current. When a power supply does not have enough capacity for the peak current, the voltage drops. And if the




Figure 3-5 Power Supply Noise




Figure 3-6 Examples of a Power Supply Board Pattern

## Application

recovery rate of the power supply synchronizes with its time constant, it may start oscillating. To reduce the influence of the peak current, a bypass capacitor of 0.1–0.01  $\mu\text{F}$  should be inserted near the device. The following points must be considered in designing the layout of a board:

1. For bypass capacitors, use titanium, ceramic, or tantalum capacitors which have better high-frequency characteristics.
2. Bypass capacitors must be applied to the power supply pins of memory devices as near as possible, and inductance in the path from the  $V_{CC}$  pin to  $V_{SS}$  pin through the bypass capacitor must be kept as low as possible.
3. The line connected to the power supply on the board should be as wide as possible.
4. It is preferable for the power supply line to be at right angles to devices selected at the same time, otherwise too much peak current will flow through one power supply line at a time.

### 3.4 Address Input Waveform of Hi-BiCMOS Memory

Data stored in memory might be destroyed in a case where the address input of a HM6716, HM6719, HM6787, HM6788, or HM6789 series device floats and sticks near threshold voltage\* (e.g., CPU sets the address bus to off state in Figure 3-7). Consequently, the following three methods are recommended to prevent malfunctions of a Hi-BiCMOS memory device.

- A: Insert the latch as shown in Figure 3-7 to keep the address input from floating.
- B: Set  $\overline{\text{CS}}$  high while the address input floats.
- C: Insert a pull-up resistor (R) to hold the time constant of the rising edge waveform on the address input pin ( $t_r = R \times C$ ) below 150 ns.

Stable operation can be assured if the above three methods (A, B, C) have been adopted. Should any further problems arise, please contact one of our sales offices.




Figure 3-7




Figure 3-8

HITACHI

# SECTION 2

## BiCMOS FAST STATIC RAMs

- TTL I/O
- ECL I/O

**HITACHI**

# HM6708SH/HM6709SH Series

TTL I/O

65,536-words × 4-bits High Speed Static Random Access Memory

## Features

- 65,536 words × 4 bits organization
- Fully compatible with TTL input and output
- 0.8 μm Hi-BiCMOS process
- +5 V single power supply
- Completely static memory: No clock or timing strobe required
- Low power dissipation (DC) operating: 400 mW typ
- Super fast access time: 10/12 ns max


## Ordering Information

Type No.	Access time	Package
HM6708SHJP-10	10 ns	300-mil 24-pin plastic SOJ (CP-24D)
HM6708SHJP-12	12 ns	
HM6709SHJP-10	10 ns	300-mil 28-pin plastic SOJ (CP-28DN)
HM6709SHJP-12	12 ns	

## Pin Description

Pin name	Function
A0–A15	Address input
I/O1–I/O4	Data input/output
WE	Write enable
CS	Chip select
OE (for HM6709SH only)	Output enable
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Power supply
NC	No connection


## Pin Arrangement



2

# HM6708SH/HM6709SH Series

## Block Diagram



## Function Table (HM6708SH)

Input		Mode	I/O pin	V <sub>CC</sub> current	Reference cycle
CS	WE				
H	X	Not selected	High Z	I <sub>SB</sub> , I <sub>SB1</sub>	—
L	H	Read	Data out	I <sub>CC</sub> , I <sub>CC1</sub>	Read cycle (2), (3)
L	L	Write	Data in	I <sub>CC</sub> , I <sub>CC1</sub>	Write cycle (1), (2)

HITACHI

Function Table (HM6709SH)

Input

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O pin	V <sub>CC</sub> current	Reference cycle
H	X	X	Not selected	High Z	I <sub>SB</sub> , I <sub>SB1</sub>	—
L	H	H	Output disable	High Z	I <sub>CC</sub> , I <sub>CC1</sub>	—
L	H	L	Read	Data out	I <sub>CC</sub> , I <sub>CC1</sub>	Read cycle (1), (2), (3)
L	L	H	Write	Data in	I <sub>CC</sub> , I <sub>CC1</sub>	Write cycle (1), (2), (3), (4)
L	L	L	Write	Data in	I <sub>CC</sub> , I <sub>CC1</sub>	Write cycle (5), (6)

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage with respect to V <sub>SS</sub> pin	V <sub>CC</sub>	-0.5 to +7.0	V
Terminal voltage with respect to V <sub>SS</sub> pin	V <sub>T</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature range	T <sub>opr</sub>	0 to +70	°C
Storage temperature range (with bias)	T <sub>stg</sub> (Bias)	-10 to +85	°C
Storage temperature range	T <sub>stg</sub>	-55 to +125	°C

For the AC and DC specifications shown in these tables, the devices were tested with a minimum transverse air flow exceeding 500 linear feet per minute.

Recommended DC Operating Conditions (0°C ≤ Ta ≤ 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0.0	0.0	0.0	V
Input high voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
Input low voltage	V <sub>IL</sub>	-3.0 <sup>1</sup>	—	0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5 V





## HM6708SH/HM6709SH Series

DC Characteristics ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_a = 0 \text{ to } +70^\circ\text{C}$ )

### HM6708SH/HM6709SH

-10

-12

Parameter	Symbol	-10			-12			Unit	Test conditions
		Min	Typ*1	Max	Min	Typ*1	Max		
Input leakage current	$ I_{LI} $	—	—	2	—	—	2	$\mu\text{A}$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} = 0 \text{ V}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	10	—	—	10	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $\overline{WE} = V_{IL}$ , $V_{I/O} = 0 \text{ V}$ to $V_{CC}$
Operating power supply current	$I_{CC}$	—	60	100	—	60	100	$\text{mA}$	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0 \text{ mA}$
Average operating current	$I_{CC1}$	—	130	180	—	120	175	$\text{mA}$	Min. cycle, $I_{I/O} = 0 \text{ mA}$
Standby power supply current	$I_{SB}$	—	—	40	—	—	40	$\text{mA}$	$\overline{CS} = V_{IH}$ , $V_{IN} = V_{IH}$ or $V_{IL}$
	$I_{SB1}$	—	—	30	—	—	30	$\text{mA}$	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{CC} - 0.2 \text{ V}$
Output low voltage	$V_{OL}$	—	—	0.4	—	—	0.4	$\text{V}$	$I_{OL} = 8 \text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	—	2.4	—	—	$\text{V}$	$I_{OH} = -4 \text{ mA}$

Note: 1. Typical limits are:  $V_{CC} = 5.0 \text{ V}$ ,  $T_a = 25^\circ\text{C}$ , and specified loading.

### Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ )

Parameter	Symbol	Max	Unit	Test condition
Input capacitance	$C_{in}^{*1}$	6	$\text{pF}$	$V_{in} = 0 \text{ V}$
Output capacitance	$C_{I/O}^{*1}$	10	$\text{pF}$	$V_{I/O} = 0 \text{ V}$


Note: 1. This parameter is sampled and is not 100% tested.

**HITACHI**

AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  unless otherwise noted)

Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output load: See figure
- Input rise and fall times: 4 ns
- Output reference levels: 1.5 V



2

Read Cycle

Parameter	Symbol	HM6708SH/HM6709SH				Unit
		-10		-12		
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	10	—	12	—	ns
Address access time	$t_{AA}$	—	10	—	12	ns
Chip select access time	$t_{ACS}$	—	10	—	12	ns
Chip selection to output in low Z	$t_{LZ}^{*1, *2}$	3	—	3	—	ns
Output enable to output valid	$t_{OE}^{*3}$	—	5	—	6	ns

# HM6708SH/HM6709SH Series

## Read Cycle (cont)

Parameter	Symbol	HM6708SH/HM6709SH				Unit
		-10		-12		
		Min	Max	Min	Max	
Output enable to output in low Z	$t_{OLZ}^{*1, *2, *3}$	0	—	0	—	ns
Chip deselection to output in high Z	$t_{HZ}^{*1, *2}$	0	5	0	5	ns
Output hold from address change	$t_{OH}$	3	—	3	—	ns

- Notes:
1. This parameter is sampled and is not 100% tested.
  2. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).
  3. These parameters are for HM6709SH.

## Write Cycle


Parameter	Symbol	HM6708SH/HM6709SH				Unit
		-10		-12		
		Min	Max	Min	Max	
Write cycle time	$t_{WC}^{*1}$	10	—	12	—	ns
Chip selection to end of write	$t_{CW}$	8	—	9	—	ns
Address valid to end of write	$t_{AW}$	10	—	11	—	ns
Address setup time	$t_{AS}$	0	—	0	—	ns
Write pulse width	$t_{WP}$	8	—	9	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	ns
Data valid to end of write	$t_{DW}$	6	—	6	—	ns
Data hold time	$t_{DH}$	0	—	0	—	ns
Write enable to output in high Z	$t_{WZ}^{*2, *3}$	0	5	0	6	ns
Output disable to output in high Z	$t_{OHZ}^{*2, *3, *4}$	0	6	0	6	ns
Output active from end of write	$t_{OW}^{*2, *3}$	3	—	3	—	ns

- Notes:
1. All write cycle timings are referenced from the last valid address to the first transitioning address.
  2. This parameter is sampled and is not 100% tested.
  3. Transition is measured  $\pm 200$  mV from steady state voltage with loading specified in Load (B).
  4. These parameters are for HM6709SH.


**HITACHI**

Timing Waveforms

Read Cycle 1




Read Cycle 2



2


# HM6708SH/HM6709SH Series

## Read Cycle 3



- Notes:
1.  $\overline{WE} = V_{IH}$
  2.  $\overline{OE} = V_{IL}$
  3. Address valid prior to or coincident with  $\overline{CS}$  transition low.


## Write Cycle 1 ( $\overline{OE} = H$ , $\overline{WE}$ controlled)




- Note:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).

**HITACHI**

Write Cycle 2 ( $\overline{OE} = H$ ,  $\overline{CS}$  controlled)




Write Cycle 3 ( $\overline{OE} = \text{clocked}$ ,  $\overline{WE}$  controlled)




# HM6708SH/HM6709SH Series

## Write Cycle 4 ( $\overline{OE}$ = clocked, $\overline{CS}$ controlled)




## Write Cycle 5 ( $\overline{OE}$ = L, $\overline{WE}$ controlled)



**HITACHI**

Write Cycle 6 ( $\overline{OE} = L$ ,  $\overline{CS}$  controlled)



2



# HM67832SH Series

32,768-word × 8-bit High Speed Static Random Access Memory

## Features

- 32,768 words × 8 bits organization
- Directly TTL compatible input and output
- 0.8 μm Hi-BiCMOS process
- +5 V single power supply
- Completely static memory: No clock or timing strobe required
- Low power dissipation (DC)  
operating: 400 mW typ
- Super fast access time: 10/12 ns (max)

## Ordering Information


Type No.	Access time	Package
HM67832SHJP-10*	10 ns	300 mil 28 pin plastic SOJ (CP-28DN)
HM67832SHJP-12*	12 ns	

\*Organization: 32k × 8

## Pin Description


Pin name	Function
A0–A14	Address input
I/O1–I/O8	Data input/output
WE	Write enable
$\overline{CS}$	Chip select
$\overline{OE}$	Output enable
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Power supply

## Pin Arrangement



HITACHI

Block Diagram



2

Function Table

Input

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Output	Mode	$V_{\text{CC}}$ current	Reference cycle
H	X	X	High Z	Not selected	$I_{\text{SB}}, I_{\text{SB1}}$	—
L	H	H	High Z	Output disable	$I_{\text{CC1}}$	—
L	H	L	Data out	Read	$I_{\text{CC1}}$	Read cycle 1, 2, 3
L	L	H	Data in	Write	$I_{\text{CC1}}$	Write cycle 1, 2, 3, 4
L	L	L	Data in	Write	$I_{\text{CC1}}$	Write cycle 5, 6

## HM67832SH Series

### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage with respect to $V_{SS}$	$V_{CC}$	-0.5 to +7.0	V
Voltage on any pin with respect to $V_{SS}$	$V_T$	-0.5 to $V_{CC} + 0.5$	V
Power dissipation	$P_T$	1.0	W
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range (with bias)	$T_{stg}(bias)$	-10 to +85	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C

For the DC and AC specifications shown in these tables, this device was tested under a minimum transverse air flow exceeding 500 linear feet per minute.

### Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0.0	0.0	0.0	V
Input high voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.5$	V
Input low voltage	$V_{IL}$	-3.0 <sup>1</sup>	—	0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5 V

**HITACHI**

### DC Characteristics ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ , $T_a = 0 \text{ to } +70^\circ\text{C}$ )

Parameter	Symbol	HM67832SH						Unit	Test conditions
		-10			-12				
		Min	Typ	Max	Min	Typ	Max		
Input leakage current	$ I_{LI} $	—	—	2	—	—	2	$\mu\text{A}$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} = 0 \text{ V}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	10	—	—	10	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $WE = V_{IL}$ , $V_{IO} = 0 \text{ V}$ to $V_{CC}$
Average operating current	$I_{CC1}$	—	150	200	—	140	195	$\text{mA}$	Min. cycle, $I_{IO} = 0 \text{ mA}$
Standby power supply current	$I_{SB}$	—	—	40	—	—	40	$\text{mA}$	$\overline{CS} = V_{IH}$ , $V_{IN} = V_{IH}$ or $V_{IL}$
	$I_{SB1}$	—	—	30	—	—	30	$\text{mA}$	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{CC} - 0.2 \text{ V}$
Output low voltage	$V_{OL}$	—	—	0.4	—	—	0.4	$\text{V}$	$I_{OL} = 8 \text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	—	2.4	—	—	$\text{V}$	$I_{OH} = -4 \text{ mA}$

Note: 1. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_a = 25^\circ\text{C}$ , and specified loading.

### Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ )

Parameter	Symbol	Max	Unit	Test condition
Input capacitance	$C_{in}^*$	6	$\text{pF}$	$V_{in} = 0 \text{ V}$
Input/output capacitance	$C_{IO}^*$	10	$\text{pF}$	$V_{IO} = 0 \text{ V}$


Note: 1. This parameter is sampled and has not been 100% tested.

# HM67832SH Series

AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_a = 0\text{ to }+70^\circ\text{C}$ , unless otherwise noted)

## Test conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output load: See figure
- Input rise and fall time: 4 ns
- Output reference level: 1.5 V



## Read Cycle

Parameter	Symbol	HM67832SH				Unit
		-10		-12		
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	10	—	12	—	ns
Address access time	$t_{AA}$	—	10	—	12	ns
Chip select access time	$t_{ACS}$	—	10	—	12	ns
Chip selection to output low Z	$t_{LZ}^{*1, *2}$	3	—	3	—	ns
Output enable to output valid	$t_{OE}$	—	5	—	6	ns
Output enable to output low Z	$t_{OLZ}^{*1, *2}$	0	—	0	—	ns
Chip deselection to output high Z	$t_{HZ}^{*1, *2}$	0	5	0	5	ns
Output hold from address change	$t_{OH}$	3	—	3	—	ns

- Notes: 1. This parameter is sampled and has not been 100% tested.  
 2. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with loading specified in Load (B).

**HITACHI**

Write Cycle

Parameter	Symbol	HM67832SH				Unit
		-10		-12		
		Min	Max	Min	Max	
Write cycle time	$t_{WC}^{*1}$	10	–	12	–	ns
Chip selection to end of write	$t_{CW}$	8	–	9	–	ns
Address valid to end of write	$t_{AW}$	10	–	11	–	ns
Address setup time	$t_{AS}$	0	–	0	–	ns
Write pulse width	$t_{WP}$	8	–	9	–	ns
Write recovery time	$t_{WR}$	0	–	0	–	ns
Data valid to end of write	$t_{DW}$	6	–	6	–	ns
Data hold time	$t_{DH}$	0	–	0	–	ns
Write enable to output high Z	$t_{WZ}^{*2, *3}$	0	5	0	6	ns
Output disable to output high Z	$t_{OHZ}^{*2, *3}$	0	6	0	6	ns
Output active from end of write	$t_{OW}^{*2, *3}$	3	–	3	–	ns


- Notes: 1. All write cycle timings are referenced from the last valid address to the first changing address.  
 2. This parameter is sampled and has not been 100% tested.  
 3. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).




# HM67832SH Series

## Timing Waveforms

### Read Cycle 1




### Read Cycle 2




HITACHI

Read Cycle 3



2


Write Cycle 1 ( $\overline{OE} = H, \overline{WE}$  Controlled)






# HM67832SH Series

## Write Cycle 2 ( $\overline{OE} = H$ , $\overline{CS}$ Controlled)




## Write Cycle 3 ( $\overline{OE} =$ clocked, $\overline{WE}$ controlled)




**HITACHI**

Write Cycle 4 ( $\overline{OE}$  = clocked,  $\overline{CS}$  controlled)




2

Write Cycle 5 ( $OE = L$ ,  $\overline{WE}$  controlled)



# HM67832SH Series

## Write Cycle 6 ( $\overline{OE} = L$ , $\overline{CS}$ controlled)



**HITACHI**

# HM674256UH Series Under development

262144-words × 4-bits High Speed Static Random Access Memory

## Features

- 262144-words × 4-bits organization
- Directly TTL compatible input and output
- Choice of 5.0 V or 3.3 V power supplies for output buffers
- Completely static memory
- No clock or timing strobe required
- Super fast access time: 10/12 ns (max)
- Revolutionary pin arrangement


## Ordering Information

Type No.	Access time	Package
HM674256UHJ-10	10 ns	400 mil 32pin Plastic SOJ
HM674256UHJ-12	12 ns	(CP-32DB)

## Pin Description

Pin name	Function
A0 – A17	Address input
I/O0 – I/O3	Data input/output
WE	Write enable
$\overline{CS}$	Chip select
$\overline{OE}$	Output enable
V <sub>CC</sub>	+5 V power supply
V <sub>CCO</sub>	Output buffer power supply
V <sub>SSO</sub>	Output buffer ground
V <sub>SS</sub>	Ground
NC	No connection

## Pin Arrangement




2

Note: This document contains information on a product under development.  
Hitachi reserves the right to change or discontinue the product without notice.

**HITACHI**

# HM674256UH Series

## Block Diagram



## Function Table

### Input

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Output	Mode	$V_{CC}$ current	Reference cycle
H	X	X	High-Z	Not selected	$I_{SB}, I_{SB1}$	—
L	H	H	High-Z	Output disable	$I_{CC}, I_{CC1}$	—
L	H	L	Data out	Read	$I_{CC}, I_{CC1}$	Read cycle 1, 2, 3
L	L	H	Data in	Write	$I_{CC}, I_{CC1}$	Write cycle 1, 2, 3, 4
L	L	L	Data in	Write	$I_{CC}, I_{CC1}$	Write cycle 5, 6

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage*1	$V_{CC}$	-0.5 to +7.0	V
Voltage on any pin relative to $V_{SS}$ *1	$V_T$	-0.5 to $V_{CC} + 0.5$	V
Power dissipation	$P_T$	1.0	W
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range (with bias)	$T_{stg}(bias)$	-10 to +85	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C

Note: 1. With respect to  $V_{SS} = V_{SSO}$

For the DC and AC specifications shown in these tables, this device was tested under a minimum transverse air flow exceeding 500 linear feet per minute.

**Recommended DC Operating Conditions ( $0^{\circ}C \leq T_a \leq 70^{\circ}C$ )**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
5 V TTL compatible	$V_{CCO}$	4.5	5.0	5.5	V
3.3 V TTL compatible		3.0	3.3	3.6	V
	$V_{SS}, V_{SSO}$	0.0	0.0	0.0	V
Input high voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.5$	V
Input low voltage	$V_{IL}$	-0.5	—	0.8	V



## HM674256UH Series

**DC Characteristics** ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{CCO} = 5.0 \text{ V} \pm 10\%$  or  $3.3 \text{ V} \pm 0.3 \text{ V}$ ,  
 $V_{SS} = V_{SSO} = 0 \text{ V}$ ,  $T_a = 0 \text{ to } +70^\circ\text{C}$ )

		HM674256UH					
		-10		-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	2	—	2	$\mu\text{A}$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} = 0 \text{ V to } V_{CC}$
Output leakage current	$ I_{LO} $	—	10	—	10	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $\overline{WE} = V_{IL}$ , $V_{I/O} = 0 \text{ V to } V_{CCO}$
Operating power supply current	$I_{CC}$	—	120	—	120	$\text{mA}$	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0 \text{ mA}$
Average operating current	$I_{CC1}$	—	170	—	160	$\text{mA}$	Min. cycle, $I_{I/O} = 0 \text{ mA}$
Standby power supply current	$I_{SB}$	—	40	—	40	$\text{mA}$	$\overline{CS} = V_{IH}$
	$I_{SB1}$	—	30	—	30	$\text{mA}$	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{CC} - 0.2 \text{ V}$
Output low voltage	$V_{OL}$	—	0.4	—	0.4	$\text{V}$	$I_{OL} = 8 \text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	2.4	—	$\text{V}$	$I_{OH} = -4 \text{ mA}$

### Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ )

Parameter	Symbol	Max	Unit	Test condition
Input capacitance	$C_{IN}^{*1}$	6	$\text{pF}$	$V_{IN} = 0 \text{ V}$
Input/output capacitance	$C_{I/O}^{*1}$	10	$\text{pF}$	$V_{I/O} = 0 \text{ V}$


Note: 1. This parameter is sampled and has not been 100% tested.

**HITACHI**

**AC Characteristics** ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{CCO} = 5.0\text{ V} \pm 10\%$  or  $3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = V_{SSO} = 0\text{ V}$ ,  $T_a = 0\text{ to }+70^\circ\text{C}$ , unless otherwise noted)

**Test conditions**

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output load: See figure
- Input rise and fall time: 4 ns
- Output reference level: 1.5 V



**Read Cycle**

Parameter	Symbol	HM674256UH				Unit
		-10		-12		
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	10	—	12	—	ns
Address access time	$t_{AA}$	—	10	—	12	ns
Chip select access time	$t_{ACS}$	—	10	—	12	ns
Chip selection to output in low-Z	$t_{LZ}^{*1, *2}$	3	—	4	—	ns
Output enable to output valid	$t_{OE}$	—	5	—	6	ns
Output enable to output in low-Z	$t_{OLZ}^{*1, *2}$	0	—	0	—	ns
Chip deselection to output in high-Z	$t_{HZ}^{*1, *2}$	0	5	0	6	ns
Output hold from address change	$t_{OH}$	3	—	4	—	ns

Notes: 1. This parameter is sampled and has not been 100% tested.  
 2. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Load (B).



## HM674256UH Series

### Write Cycle


Parameter	Symbol	HM674256UH				Unit
		-10		-12		
		Min	Max	Min	Max	
Write cycle time	$t_{WC}^{*1}$	10	–	12	–	ns
Chip selection to end of write	$t_{CW}$	8	–	10	–	ns
Address valid to end of write	$t_{AW}$	8	–	10	–	ns
Address setup time	$t_{AS}$	0	–	0	–	ns
Write pulse width	$t_{WP}$	8	–	10	–	ns
Write recovery time	$t_{WR}$	0	–	0	–	ns
Data valid to end of write	$t_{DW}$	5	–	6	–	ns
Data hold time	$t_{DH}$	0	–	0	–	ns
Write enable to output in high-Z	$t_{WZ}^{*2, *3}$	0	5	0	6	ns
Output disable to output in high-Z	$t_{OHZ}^{*2, *3}$	0	5	0	6	ns
Output active from end of write	$t_{OW}^{*2, *3}$	0	–	0	–	ns

- Notes: 1. All write cycle timings are referred from the last valid address to the first transitioning address.  
2. This parameter is sampled and has not been 100% tested.  
3. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).


**HITACHI**

Timing Waveforms

Read Cycle 1




Read Cycle 2




2

# HM674256UH Series

## Read Cycle 3




## Write Cycle 1 ( $\overline{OE} = H, \overline{WE}$ Controlled)




HITACHI

Write Cycle 2 ( $\overline{OE} = H, \overline{CS}$  Controlled)



2


Write Cycle 3 ( $\overline{OE} = \text{clocked}, \overline{WE}$  controlled)




HITACHI

# HM674256UH Series

## Write Cycle 4 ( $\overline{OE}$ = clocked, $\overline{CS}$ controlled)




## Write Cycle 5 ( $\overline{OE}$ = L, $\overline{WE}$ controlled)



HITACHI

Write Cycle 6 ( $\overline{OE} = L$ ,  $\overline{CS}$  controlled)



2

## 131072-words × 8-bits High Speed Static Access Memory


### Features

- 131072-words × 8-bits organization
- Directly TTL compatible input and output
- Choice of 5.0 V or 3.3 V power supplies for output buffers
- Completely static memory
- No clock or timing strobe required
- Super fast access time: 10/12 ns (max)
- Revolutionary pin arrangement

### Ordering Information

Type No.	Access time	Package
HM678127UHJ-10	10 ns	400 mil 32 pin Plastic SOJ
HM678127UHJ-12	12 ns	(CP-32DB)

### Pin Arrangement




### Pin Description

Pin name	Function
A0 – A16	Address input
I/O0 – I/O7	Data input/output
WE	Write enable
CS	Chip select
OE	Output enable
V <sub>CC</sub>	+5 V power supply
V <sub>CCO</sub>	Output buffer power supply
V <sub>SSO</sub>	Output buffer ground
V <sub>SS</sub>	Ground
NC	No connection

Note: This document contains information on a product under development.  
Hitachi reserves the right to change or discontinue the product without notice.

**Block Diagram**



2

**Function Table**

**Input**

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Output	Mode	$V_{CC}$ current	Reference cycle
H	X	X	High-Z	Not selected	$I_{SB}, I_{SB1}$	—
L	H	H	High-Z	Output disable	$I_{CC}, I_{CC1}$	—
L	H	L	Data out	Read	$I_{CC}, I_{CC1}$	Read cycle 1, 2, 3
L	L	H	Data in	Write	$I_{CC}, I_{CC1}$	Write cycle 1, 2, 3, 4
L	L	L	Data in	Write	$I_{CC}, I_{CC1}$	Write cycle 5, 6



## HM678127UH Series

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage*1	$V_{CC}$	-0.5 to +7.0	V
Voltage on any pin relative to $V_{SS}$ *1	$V_T$	-0.5 to $V_{CC} + 0.5$	V
Power dissipation	$P_T$	1.0	W
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range (with bias)	$T_{stg}(bias)$	-10 to +85	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C

Note: 1. With respect to  $V_{SS} = V_{SSO}$

For the DC and AC specifications shown in these tables, this device was tested under a minimum transverse air flow exceeding 500 linear feet per minute.

### Recommended DC Operating Conditions ( $0^{\circ}\text{C} \leq T_a \leq +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
5 V TTL compatible	$V_{CCO}$	4.5	5.0	5.5	V
3.3 V TTL compatible		3.0	3.3	3.6	V
	$V_{SS}, V_{SSO}$	0.0	0.0	0.0	V
Input high voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.5$	V
Input low voltage	$V_{IL}$	-0.5	—	0.8	V

**HITACHI**

**DC Characteristics** ( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{CCO} = 5.0\text{ V} \pm 10\%$  or  $3.3\text{ V} \pm 0.3\text{ V}$ ,  
 $V_{SS} = V_{SSO} = 0\text{ V}$ ,  $T_a = 0\text{ to }+70^\circ\text{C}$ )

		HM678127UH					
		-10		-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	2	—	2	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IN} = 0\text{ V to }V_{CC}$
Output leakage current	$ I_{LO} $	—	10	—	10	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $\overline{WE} = V_{IL}$ , $V_{I/O} = 0\text{ V to }V_{CCO}$
Operating power supply current	$I_{CC}$	—	120	—	120	$\text{mA}$	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{ mA}$
Average operating current	$I_{CC1}$	—	200	—	190	$\text{mA}$	Min. cycle, $I_{I/O} = 0\text{ mA}$
Standby power supply current	$I_{SB}$	—	40	—	40	$\text{mA}$	$\overline{CS} = V_{IH}$
	$I_{SB1}$	—	30	—	30	$\text{mA}$	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \leq 0.2\text{ V}$ or $V_{IN} \geq V_{CC} - 0.2\text{ V}$
Output low voltage	$V_{OL}$	—	0.4	—	0.4	$\text{V}$	$I_{OL} = 8\text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	2.4	—	$\text{V}$	$I_{OH} = -4\text{ mA}$

**2**

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Max	Unit	Test condition
Input capacitance	$C_{IN}^{*1}$	6	$\text{pF}$	$V_{IN} = 0\text{ V}$
Input/output capacitance	$C_{I/O}^{*1}$	10	$\text{pF}$	$V_{I/O} = 0\text{ V}$


Note: 1. This parameter is sampled and has not been 100% tested.

# HM678127UH Series

**AC Characteristics** ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{CC0} = 5.0\text{ V} \pm 10\%$  or  $3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = V_{SS0} = 0\text{ V}$ ,  $T_a = 0\text{ to }+70^\circ\text{C}$ , unless otherwise noted)

## Test conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output load: See figure
- Input rise and fall time: 4 ns
- Output reference level: 1.5 V



## Read Cycle

Parameter	Symbol	HM678127UH				Unit
		-10		-12		
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	10	—	12	—	ns
Address access time	$t_{AA}$	—	10	—	12	ns
Chip select access time	$t_{ACS}$	—	10	—	12	ns
Chip selection to output in low-Z	$t_{LZ}^{*1, *2}$	3	—	4	—	ns
Output enable to output valid	$t_{OE}$	—	5	—	6	ns
Output enable to output in low-Z	$t_{OLZ}^{*1, *2}$	0	—	0	—	ns
Chip deselection to output in high-Z	$t_{HZ}^{*1, *2}$	0	5	0	6	ns
Output hold from address change	$t_{OH}$	3	—	4	—	ns

- Notes: 1. This parameter is sampled and has not been 100% tested.  
 2. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Load (B).

**HITACHI**

Write Cycle

Parameter	Symbol	HM678127UH				Unit
		-10		-12		
		Min	Max	Min	Max	
Write cycle time	$t_{WC}^{*1}$	10	–	12	–	ns
Chip selection to end of write	$t_{CW}$	8	–	10	–	ns
Address valid to end of write	$t_{AW}$	8	–	10	–	ns
Address setup time	$t_{AS}$	0	–	0	–	ns
Write pulse width	$t_{WP}$	8	–	10	–	ns
Write recovery time	$t_{WR}$	0	–	0	–	ns
Data valid to end of write	$t_{DW}$	5	–	6	–	ns
Data hold time	$t_{DH}$	0	–	0	–	ns
Write enable to output in high-Z	$t_{WZ}^{*2, *3}$	0	5	0	6	ns
Output disable to output in high-Z	$t_{OHZ}^{*2, *3}$	0	5	0	6	ns
Output active from end of write	$t_{OW}^{*2, *3}$	0	–	0	–	ns


- Notes:
1. All write cycle timings are referred from the last valid address to the first transitioning address.
  2. This parameter is sampled and has not been 100% tested.
  3. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).

2


# HM678127UH Series

## Timing Waveforms

### Read Cycle 1




### Read Cycle 2




HITACHI

Read Cycle 3




2

Write Cycle 1 ( $\overline{OE} = H, \overline{WE}$  Controlled)




# HM678127UH Series

## Write Cycle 2 ( $\overline{OE} = H, \overline{CS}$ Controlled)




## Write Cycle 3 ( $\overline{OE} =$ clocked, $\overline{WE}$ controlled)




**HITACHI**

Write Cycle 4 ( $\overline{OE}$  = clocked,  $\overline{CS}$  controlled)



2

Write Cycle 5 ( $\overline{OE}$  = L,  $\overline{WE}$  controlled)




HITACHI



# HM678127UH Series

Write Cycle 6 ( $\overline{OE} = L$ ,  $\overline{CS}$  controlled)



**HITACHI**

## 1048576-word × 4 bit High Speed Static Random Access Memory


### Features

- 1048576-word × 4-bit organization
- Directly TTL compatible input and output
- +5V Single Supply
- Completely static memory
- No clock or timing strobe required
- Super fast access time: 15/20/25ns (max)
- Revolutionary Pin Arrangement

### Ordering Information

Type No.	Organi- zation	Access time	Package
HM674100HJP-15		15ns	400mil 32 pin
HM674100HJP-20	1M×4	20ns	Plastic SOJ
HM674100HJP-25		25ns	(CP-32DB)
HM674100HTT-15		15ns	400mil 32 pin
HM674100HTT-20	1M×4	20ns	Plastic TSOPII
HM674100HTT-25		25ns	(TTP-32DA)

### Pin Arrangement




### Pin Description

Pin Name	Function
A0-A19	Address Input
I/O <sub>0</sub> -I/O <sub>3</sub>	Input/Output
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
VCC	+5V Power Supply
VCCO	Output Buffer Power Supply
VSSO	Output Buffer Ground
VSS	Ground
NC	Not Connect

Note: Product Preview: This document contains information on a product under development. Hitachi reserves the right to change or discontinue the product without notice.

# HM674100H Series

## Block Diagram



## Function Table

Input			Mode	I/O Pin	V <sub>CC</sub> Current	Ref. Cycle
$\overline{CS}$	$\overline{WE}$	$\overline{OE}$				
H	X	X	Not Selected	High Z	$I_{SB}, I_{SB1}$	-
L	H	H	Output Disabled	High Z	$I_{CC}, I_{CC1}$	-
L	H	L	Read	Data Out	$I_{CC}, I_{CC1}$	Read Cycle (1), (2), (3)
L	L	H	Write	Data In	$I_{CC}, I_{CC1}$	Write Cycle (1), (2), (3), (4)
L	L	L	Write	Data Out	$I_{CC}, I_{CC1}$	Write Cycle (5), (6)

**HITACHI**

## Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply Voltage <sup>1)</sup>	V <sub>CC</sub>	-0.5 to +7.0	V
Voltage on any pin relative to V <sub>SS</sub> <sup>1)</sup>	V <sub>T</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg</sub> (Bias)	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

Notes 1) With respect to V<sub>SS</sub> = V<sub>SS0</sub>

Under the dc and ac specifications shown in the Tables, this device is tested under the minimum transverse air flow exceeding 500 linear feet per minute.

## Recommended DC Operating Conditions (0°C ≤ Ta ≤ 70°C)

Item	Symbol	min	typ	max	Unit
Supply	V <sub>CC</sub> , V <sub>CC0</sub>	4.5	5.0	5.5	V
Voltage	V <sub>SS</sub> , V <sub>SS0</sub>	0.0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	TBD	-	0.8	V

## DC and Operating Characteristics

(V<sub>CC</sub> = V<sub>CC0</sub> = 5.0 V ± 10%, V<sub>SS</sub> = V<sub>SS0</sub> = 0 V, Ta = 0 to +70°C)

Item	Symbol	Test Conditions	-15		-20		-25		Unit
			min	max	min	max	min	max	
Input Leakage Current	I <sub>Ll</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-	2	-	2	-	2	μA
Output Leakage Current	I <sub>Ll</sub>	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $\overline{WE} = V_{IL}$ V <sub>I/O</sub> = 0 V to V <sub>CC</sub>	-	10	-	10	-	10	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA	-	120	-	120	-	120	mA
Average Operating Current	I <sub>CC1</sub>	min cycle, I <sub>I/O</sub> = 0 mA	-	220	-	200	-	160	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS} = V_{IH}$ , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	100	-	80	-	60	mA
	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC} - 0.2$ V V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V	-	20	-	20	-	20	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	-	0.4	-	0.4	-	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	2.4	-	2.4	-	2.4	-	V

HITACHI

## HM674100H Series

### AC Characteristics

( $V_{CC} = V_{CCO} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = V_{SSO} = 0\text{ V}$ ,  
 $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise noted.)

#### • Read Cycle

Item	Symbol	-15		-20		-25		Unit
		min	max	min	max	min	max	
Read Cycle Time	$t_{RC}$	15	-	20	-	25	-	ns
Address Access Time	$t_{AA}$	-	15	-	20	-	25	ns
Chip Select Access Time	$t_{ACS}$	-	15	-	20	-	25	ns
Chip Selection to Output in Low Z	$t_{LZ}^{1), 2)}$	5	-	5	-	5	-	ns
Output Enable to Output Valid	$t_{OE}$	-	8	-	10	-	15	ns
Output Enable to Output in Low Z	$t_{OLZ}^{1), 2)}$	2	-	2	-	2	-	ns
Chip Deselection to Output in High Z	$t_{HZ}^{1), 2)}$	0	6	0	8	0	15	ns
Output Hold from Address Change	$t_{OH}$	5	-	5	-	5	-	ns

Notes 1) This parameter is sampled and not 100% tested.

2) Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Load(B).

#### • Write Cycle

Item	Symbol	-15		-20		-25		Unit
		min	max	min	max	min	max	
Write Cycle Time	$t_{WC}^{1)}$	15	-	20	-	25	-	ns
Chip Selection to End of Write	$t_{CW}$	12	-	15	-	17	-	ns
Address Valid to End of Write	$t_{AW}$	12	-	15	-	17	-	ns
Address Setup Time	$t_{AS}$	0	-	0	-	0	-	ns
Write Pulse Width	$t_{WP}$	12	-	15	-	17	-	ns
Write Recovery Time	$t_{WR}$	3	-	3	-	3	-	ns
Data Valid to End of Write	$t_{DW}$	8	-	10	-	15	-	ns
Data Hold Time	$t_{DH}$	0	-	0	-	0	-	ns
Write Enable to Output in High Z	$t_{WZ}^{2), 3)}$	0	6	0	8	0	12	ns
Output Disable to Output in High Z	$t_{OHZ}^{2), 3)}$	0	6	0	8	0	10	ns
Output Active from End of Write	$t_{OW}^{2), 3)}$	2	-	2	-	2	-	ns

Notes 1) All Write Cycle timings are referenced from the last valid address to the first transitioning address.

2) This parameter is sampled and not 100% tested.

3) Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Load(B).

HITACHI


**Capacitance (Ta = 25°C, f = 1MHz)**

Item	Symbol	max	Unit	Test Condition
Input Capacitance	$C_{IN}^{1)}$	6	pF	$V_{IN} = 0\text{ V}$
Input/Output Capacitance	$C_{IO}^{1)}$	10	pF	$V_{IO} = 0\text{ V}$

Notes 1) This parameter is sampled and not 100% tested.


**AC Test Conditions**

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5 V




Timing Waveforms


Read Cycle - 1 1)



Read Cycle - 2 1), 2), 3)




Read Cycle - 3 1), 2), 3)




Timing Waveforms

Write Cycle - 1 <sup>1)</sup> ( $\overline{OE} = H$ ,  $\overline{WE}$  Controlled)



2


Write Cycle - 2 <sup>1)</sup> ( $\overline{OE} = H$ ,  $\overline{CS}$  Controlled)






Timing Waveforms

Write Cycle - 3 1), 2) ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)




Write Cycle - 4 1), 2) ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)




Timing Waveforms

Write Cycle - 5 1), 3), 3), 4) ( $\overline{OE} = L, \overline{WE}$  Controlled)



Write Cycle - 6 1), 2) ( $\overline{OE} = L, \overline{CS}$  Controlled)



4096-word × 4 bit Fully Decoded Random Access Memory

**ECL I/O**

## Description

The HM101484H is ECL 100k compatible, 4096-word by 4-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.


## Features

- 4096 × 4-bit organization
- Fully compatible with 100k ECL level
- Address access time: 4/4.5 ns (max)
- Write pulse width: 5ns (min)
- Low power dissipation: 1000mW (typ)

## Ordering Information

Type No.	Access time	Package
HM101484HF-4	4 ns	28pin Ceramic Flat (FG-28D)
HM101484HF-4.5	4.5 ns	


## Pin Arrangement



## Pin Description

Pin Name	Function
A0-A11	Address Input
D10-D13	Data Input
DO0-DO3	Data Output
$\overline{WE1}$ , $\overline{WE2}$	Write Enable
$\overline{CS}$	Chip Select
VCC	Ground
VEE	Supply Voltage

**Block Diagram**



2

**Function Table**

Input			D <sub>in</sub>	Output	Mode
$\overline{CS}$	WE1	WE2			
H	X 1)	X	X 1)	L	Not Selected
L	L	L	L	L	Write "0"
L	L	L	H	L	Write "1"
L	X	H	X 1)	Dout 2)	Read
L	H	X	X 1)	Dout 2)	Read

Note 1) Don't Care  
 2) Read Out Noninvert

**Absolute Maximum Rating (T<sub>a</sub> = 25°C)**

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+ 0.5 to - 7.0	V
Input Voltage	V <sub>in</sub>	+ 0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	- 30	mA
Storage Temperature	T <sub>stg</sub>	- 65 to + 150	°C
Storage Temperature	T <sub>stg</sub> (Bias) 1)	- 55 to + 125	°C

Note 1) Under Bias, (V<sub>EE</sub> = - 6.0V min)

# HM101484HF

## Electrical Characteristics

### • DC Characteristics ( $V_{EE} = -5.2\text{ V}$ , $R_L = 50\Omega$ to $-2.0\text{ V}$ , $T_c = 0$ to $+75^\circ\text{C}$ )

Item	Symbol	min(B)	typ	max(A)	Unit	Test Condition
Output Voltage	$V_{OH}$	-1025	-955	-880	mV	$V_{in} = V_{IHA}$ or $V_{ILB}$
	$V_{OL}$	-1810	-1715	-1620	mV	
Output Threshold Voltage	$V_{OHC}$	-1035			mV	$V_{in} = V_{IHB}$ or $V_{ILA}$
	$V_{OLC}$			-1610	mV	
Input Voltage	$V_{IH}$	-1165		-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	$V_{IL}$	-1810		-1475	mV	
Input Current	$I_{IH}$			220	$\mu\text{A}$	$V_{in} = V_{IHA}$
	$I_{IL}$	0.5		170	$\mu\text{A}$	$V_{in} = V_{ILB}$
		-50			$\mu\text{A}$	Others
Supply Current	$I_{EE}$	-300			mA	All Outputs Open $t_{CYC} = 8\text{ns}$

### • AC Characteristics ( $V_{EE} = -5.2\text{ V} \pm 5\%$ , $T_c = 0$ to $+75^\circ\text{C}$ )

#### Read Mode

Item	Symbol	HM101484HF-4			HM101484HF-4.5			Unit	Test Condition
		min	typ	max	min	typ	max		
Chip Select Access Time	$t_{ACS}$			4			4.5	ns	
Chip Select Recovery Time	$t_{RCS}$			3			3	ns	
Address Access Time	$t_{AA}$			4			4.5	ns	

#### Write Mode

Item	Symbol	HM101484HF-4			HM101484HF-4.5			Unit	Test Condition
		min	typ	max	min	typ	max		
Write Pulse Width	$t_W$	5			5			ns	$t_{WSA} = t_{WSA\text{ min}}$
Data Setup Time	$t_{WSD}$	1.5			1.5			ns	
Data Hold	$t_{WHD}$	1.5			1.5			ns	
Address Setup Time	$t_{WSA}$	1.5			1.5			ns	$t_W = t_W\text{ min}$
Address Hold Time	$t_{WHA}$	1.5			1.5			ns	
Chip Select Setup Time	$t_{WSCS}$	1.5			1.5			ns	
Chip Select Hold Time	$t_{WHCS}$	1.5			1.5			ns	
Write Disable Time	$t_{WS}$			3			3	ns	
Write Recovery Time	$t_{WR}$			5.5			6	ns	

HITACHI

**Rise/Fall Time**


Item	Symbol	min	typ	max	Unit	Test Condition
Output Rise Time	$t_r$		1		ns	
Output Fall Time	$t_f$		1		ns	

**Capacitance**


Item	Symbol	min	typ	max	Unit	Test Condition
Input Capacitance	$C_{in}$		2		pF	
Output Capacitance	$C_{out}$		3		pF	

**Test Condition**

• Loading Condition




• Input Pulse




2

Timing Waveforms

• Read Mode



• Write Mode



# HM101514 Series

## 262,144-word × 4-bit Random Access Memory

The Hitachi HM101514 is ECL 100 K compatible, 262,144 words by 4 bits read/write random access memory developed for high speed systems.


### Features

- 262,144-words × 4 bit organization
- Fully compatible with 100 K ECL level
- 0.8 μm Hi-BiCMOS process
- Address access time : 13/15 ns max
- Write pulse width : 8/9 ns min
- Low power dissipation: 800 mW typ
- Output obtainable by wired-OR (open emitter)

### Ordering Information

Type No.	Access time	Package
HM101514JP-13	13 ns	400-mil 32-pin plastic SOJ
HM101514JP-15	15 ns	(CP-32D)

### Pin Arrangement




### Pin Description

Pin name	Function
A0 – A17	Address input
DI0 – DI3	Data input
DO0 – DO3	Data output
$\overline{WE}$	Write enable
$\overline{CS}$	Chip select
V <sub>CC</sub>	Ground
V <sub>EE</sub>	Supply voltage



# HM101514 Series

## Block Diagram



## Function Table

### Input

$\overline{CS}$	$\overline{WE}$	Din	Output	Mode
H	X <sup>1</sup>	X <sup>1</sup>	L	Not selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X <sup>1</sup>	Dout <sup>2</sup>	Read

- Notes: 1. Irrelevant.  
2. Read out noninvert.

**HITACHI**

**Absolute Maximum Rating** ( $T_j = 125^\circ\text{C max}$ )

Parameter	Symbol	SOJ	
		Rating	Unit
Supply voltage	$V_{EE}$ to $V_{CC}$	+0.5 to -7.0	V
Input voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output current	$I_{out}$	-30	mA
Power dissipation	$P_T$	1.2	W
Operating temperature	$T_{opr}$	0 to $+85^{\circ}\text{C}$	$^{\circ}\text{C}$
Storage temperature	$T_{stg}$	-55 to $+125$	$^{\circ}\text{C}$
Storage temperature	$T_{stg}$ (Bias) *1	-10 to $+85^{\circ}\text{C}$	$^{\circ}\text{C}$

- Notes: 1. Under bias ( $V_{EE} = -6.0\text{ V min}$ )  
 2. Case temperature

**DC Characteristics** ( $V_{EE} = -5.2\text{ V}$ ,  $R_L = 50\ \Omega$  to  $-2.0\text{ V}$ ,  $T_c = 0$  to  $+75^\circ\text{C}$ )

Parameter	Symbol	Min (B)	Typ	Max (A)	Unit	Test condition
Output voltage	$V_{OH}$	-1025	-955	-880	mV	$V_{in} = V_{IHA}$ or $V_{ILB}$
	$V_{OL}$	-1810	-1715	-1620	mV	
Output threshold voltage	$V_{OHC}$	-1035	—	—	mV	$V_{in} = V_{IHB}$ or $V_{ILA}$
	$V_{OLC}$	—	—	-1610	mV	
Input voltage	$V_{IH}$	-1165	—	-880	mV	Guaranteed input voltage High/low for all inputs
	$V_{IL}$	-1810	—	-1475	mV	
Input current	$I_{IH}$	—	—	220	$\mu\text{A}$	$V_{in} = V_{IHA}$
	$I_{IL}$	0.5	—	170	$\mu\text{A}$	$V_{in} = V_{ILB}$ $\overline{CS}$
		-50	—	—	$\mu\text{A}$	Others
Supply current	$I_{EE}$	-200	—	—	mA	All outputs open

## HM101514 Series

AC Characteristics ( $V_{EE} = -5.2 \text{ V} \pm 5\%$ ,  $T_c = 0 \text{ to } +75^\circ\text{C}$ )

### Read Mode

Parameter	Symbol	HM101514-13			HM101514-15			Unit	Test condition
		Min	Typ	Max	Min	Typ	Max		
Chip select access time	$t_{ACS}$	—	—	10	—	—	10	ns	
Chip select recovery time	$t_{RCS}$	—	—	10	—	—	10	ns	
Address access time	$t_{AA}$	—	—	13	—	—	15	ns	

### Write Mode

Parameter	Symbol	HM101514-13			HM101514-15			Unit	Test condition
		Min	Typ	Max	Min	Typ	Max		
Write pulse width	$t_W$	8	—	—	9	—	—	ns	$t_{WSA} = t_{WSA} \text{ min}$
Data setup time	$t_{WSD}$	2	—	—	3	—	—	ns	
Data hold	$t_{WHD}$	3	—	—	3	—	—	ns	
Address setup time	$t_{WSA}$	2	—	—	3	—	—	ns	$t_W = t_W \text{ min}$
Address hold time	$t_{WHA}$	3	—	—	3	—	—	ns	
Chip select setup time	$t_{WSCS}$	2	—	—	3	—	—	ns	
Chip select hold time	$t_{WHCS}$	3	—	—	3	—	—	ns	
Write disable time	$t_{WS}$	—	—	13	—	—	15	ns	
Write recovery time	$t_{WR}$	—	—	16	—	—	18	ns	

### Rise/Fall Time

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Output rise time	$t_r$	—	1.5	—	ns	
Output fall time	$t_f$	—	1.5	—	ns	


**HITACHI**

Capacitance


Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance	Cin	—	3	—	pF	
Output capacitance	Cout	—	5	—	pF	

Test Circuit and Waveforms

Loading Condition




Input Pulse




2

Read Mode



# HM101514 Series

## Write Mode



HITACHI

# HM101510 Series

1,048,576-word × 1-bit Random Access Memory

The Hitachi HM101510 is ECL 100 K compatible, 1,048,576 words by 1 bits read/write random access memory developed for high speed systems.


## Features

- 1,048,576-words × 1 bit organization
- Fully compatible with 100 K ECL level
- 0.8 μm Hi-BiCMOS process
- Address access Time: 15 ns max
- Write pulse width: 9 ns min
- Low power dissipation: 700 mW typ
- Output obtainable by wired-OR (open emitter)

## Ordering Information

Type No.	Access time	Package
HM101510F-15	15 ns	28 pin ceramic flat (30 mil lead pitch) (FG-28DB)

## Pin Arrangement




## Pin Description

Pin name	Function
A0 – A19	Address input
DI	Data input
DO	Data output
$\overline{WE}$	Write enable
$\overline{CS}$	Chip select
V <sub>CC</sub>	Ground
V <sub>EE</sub>	Supply voltage

2

# HM101510 Series

## Block Diagram



## Function Table

### Input

$\overline{CS}$	$\overline{WE}$	Din	Output	Mode
H	X*1	X*1	L	Not selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X*1	Dout*2	Read

- Notes: 1. Irrelevant  
2. Read out noninvert

**HITACHI**

**Absolute Maximum Rating** ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Rating	Unit
Supply voltage	$V_{EE}$ to $V_{CC}$	+0.5 to -7.0	V
Input voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output current	$I_{out}$	-30	mA
Storage temperature	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Storage temperature	$T_{stg}$ (Bias)*1	-55 to +125	$^\circ\text{C}$

Note: 1. Under bias ( $V_{EE} = -6.0$  V min)

**DC Characteristics** ( $V_{EE} = -5.2$  V,  $R_L = 50 \Omega$  to -2.0 V,  $T_c = 0$  to +75 $^\circ\text{C}$ )

Parameter	Symbol	Min (B)	Typ	Max (A)	Unit	Test condition
Output voltage	$V_{OH}$	-1025	-955	-880	mV	$V_{in} = V_{IHA}$ or $V_{ILB}$
	$V_{OL}$	-1810	-1715	-1620	mV	
Output threshold voltage	$V_{OHC}$	-1035	—	—	mV	$V_{in} = V_{IHB}$ or $V_{ILA}$
	$V_{OLC}$	—	—	-1610	mV	
Input voltage	$V_{IH}$	-1165	—	-880	mV	Guaranteed input voltage High/Low for all input
	$V_{IL}$	-1810	—	-1475	mV	
Input current	$I_{IH}$	—	—	220	$\mu\text{A}$	$V_{in} = V_{IHA}$
	$I_{IL}$	0.5	—	170	$\mu\text{A}$	$V_{in} = V_{ILB}$ $\overline{\text{CS}}$
		-50	—	—	$\mu\text{A}$	Others
Supply current	$I_{EE}$	-180	—	—	mA	All outputs open

**AC Characteristics** ( $V_{EE} = -5.2$  V  $\pm$  5%,  $T_c = 0$  to +75 $^\circ\text{C}$ )

**Read Mode**

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Chip select access time	$t_{ACS}$	—	—	10	ns	
Chip select recovery time	$t_{RCS}$	—	—	10	ns	
Address access time	$t_{AA}$	—	—	15	ns	



## HM101510 Series

### Write Mode

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Write pulse width	$t_W$	9	—	—	ns	$t_{WSA} = t_{WSA} \text{ min}$
Data setup time	$t_{WSD}$	3	—	—	ns	
Data hold	$t_{WHD}$	3	—	—	ns	
Address setup time	$t_{WSA}$	3	—	—	ns	$t_W = t_W \text{ min}$
Address hold time	$t_{WHA}$	3	—	—	ns	
Chip select setup time	$t_{WSCS}$	3	—	—	ns	
Chip select hold time	$t_{WHCS}$	3	—	—	ns	
Write disable time	$t_{WS}$	—	—	15	ns	
Write recovery time	$t_{WR}$	—	—	18	ns	

### Rise/Fall Time

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Output rise time	$t_r$	—	1.5	—	ns	
Output fall time	$t_f$	—	1.5	—	ns	


### Capacitance

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance	$C_{in}$	—	3	—	pF	
Output capacitance	$C_{out}$	—	5	—	pF	


**HITACHI**

Test Circuit and Waveforms

Loading Condition




Input Pulse



2


Read Mode



HITACHI

# HM101510 Series

## Write Mode



**HITACHI**

# HM101513 Series

262,144-word × 4-bit / 524,288-word × 2-bit Random Access Memory

The Hitachi HM101513 is ECL 100 K compatible, reconfigurable 262,144 words by 4 bits or 524,288 words by 2 bits read/write random access memory developed for high speed systems. With the DI1/MODE pin held at  $V_{EE}$ , the organization becomes from 256 k × 4 to 512 k × 2.


## Features

- Reconfigurable 262,144-words × 4 bit/524,288-words × 2 bit organization
- Fully compatible with 100 K ECL level
- 0.8 μm Hi-BiCMOS process
- Address access time: 15 ns max
- Write pulse width: 9 ns min
- Low power dissipation: 800 mW typ

## Ordering Information

Type No.	Access time	Package
HM101513F-15	15 ns	32-pin ceramic flat (30 mil lead pitch)

## Pin Arrangement




## Pin Description

Pin name	Function
A0 – A18	Address input
DI0 – DI3	Data input
DO0 – DO3, $\overline{DO0}$ – $\overline{DO1}$	Data output
WE	Write enable
$\overline{CS}$	Chip select
$V_{CC}$	Ground
$V_{EE}$	Supply voltage
MODE	Mode select


# HM101513 Series

## Block Diagram

### • 256 k × 4 Organization



### • 512 k × 2 Organization



**HITACHI**

## Function Table

## Input

$\overline{CS}$	$\overline{WE}$	Din	Output	$\overline{Output}$	Mode
H	X <sup>*1</sup>	X <sup>*1</sup>	L	H	Not selected
L	L	L	L	H	Write "0"
L	L	H	L	H	Write "1"
L	H	X <sup>*1</sup>	Dout <sup>*2</sup>	$\overline{Dout}^{*3}$	Read

- Notes: 1. Irrelevant.  
 2. Read out noninvert.  
 3. Read out invert.

## Absolute Maximum Rating (Ta = 25°C)

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output current	I <sub>out</sub>	-30	mA
Storage temperature	T <sub>stg</sub>	-65 to +150	°C
Storage temperature	T <sub>stg</sub> (Bias) <sup>*1</sup>	-55 to +125	°C

- Note: 1. Under bias (V<sub>EE</sub> = -6.0 V min).

## HM101513 Series

DC Characteristics ( $V_{EE} = -5.2\text{ V}$ ,  $R_L = 50\ \Omega$  to  $-2.0\text{ V}$ ,  $T_c = 0$  to  $+75^\circ\text{C}$ )

Parameter	Symbol	Min (B)	Typ	Max (A)	Unit	Test condition
Output voltage	$V_{OH}$	-1025	-955	-880	mV	$V_{in} = V_{IHA}$ or $V_{ILB}$
	$V_{OL}$	-1810	-1715	-1620	mV	
Output threshold voltage	$V_{OHC}$	-1035	—	—	mV	$V_{in} = V_{IHB}$ or $V_{ILA}$
	$V_{OLC}$	—	—	-1610	mV	
Input voltage	$V_{IH}$	-1165	—	-880	mV	Guaranteed input voltage High/low for all inputs
	$V_{IL}$	-1810	—	-1475	mV	
Input current	$I_{IH}$	—	—	220	$\mu\text{A}$	$V_{in} = V_{IHA}$
	$I_{IL}$	0.5	—	170	$\mu\text{A}$	$V_{in} = V_{ILB}$ CS
		-50	—	—	$\mu\text{A}$	Others
Supply current	$I_{EE}$	-200	—	—	mA	All outputs open

**HITACHI**

AC Characteristics ( $V_{EE} = -5.2\text{ V} \pm 5\%$ ,  $T_c = 0\text{ to }+75^\circ\text{C}$ )

Read Mode

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Chip select access time	$t_{ACS}$	—	—	10	ns	
Chip select recovery time	$t_{RCS}$	—	—	10	ns	
Address access time	$t_{AA}$	—	—	15	ns	

Write Mode

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Write pulse width	$t_W$	9	—	—	ns	$t_{WSA} = t_{WSA\ min}$
Data setup time	$t_{WSD}$	3	—	—	ns	
Data hold	$t_{WHD}$	3	—	—	ns	
Address setup time	$t_{WSA}$	3	—	—	ns	$t'_W = t_W\ min$
Address hold time	$t_{WHA}$	3	—	—	ns	
Chip select setup time	$t_{WSCS}$	3	—	—	ns	
Chip select hold time	$t_{WHCS}$	3	—	—	ns	
Write disable time	$t_{WS}$	—	—	15	ns	
Write recovery time	$t_{WR}$	—	—	18	ns	

Rise/Fall Time

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Output rise time	$t_r$	—	1.5	—	ns	
Output fall time	$t_f$	—	1.5	—	ns	

Capacitance


Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input capacitance	$C_{in}$	—	3	—	pF	
Output capacitance	$C_{out}$	—	5	—	pF	




# HM101513 Series

## Test Circuit and Waveforms


### Loading Condition



### Input Pulse




### Read Mode



**HITACHI**

Write Mode



2

HITACHI

# HM101515 Series

262,144-words × 4-bits Fully Decoded Random Access Memory

## Description

The HM101515 is ECL 100K compatible, 262,144-word by 4-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.


## Features

- 262,144 × 4-bit organization
- Fully compatible with 100K ECL level
- Address access time: 15 ns (max)
- Write pulse width: 9 ns
- Low power dissipation: 800 mW (typ)
- Common I/O

## Ordering Information

Type No.	Access time	Package
HM101515F-15	15 ns	32-pin ceramic flat (30-mil lead pitch) (FG-32D)

## Pin Arrangement




## Pin Description

Pin Name	Function
A0–A17	Address input
DI/O0–DI/O3	Data input/output
WE	Write enable
CS	Chip select
OE	Output enable
V <sub>CC</sub>	Ground
V <sub>EE</sub>	Supply voltage

HITACHI

Block Diagram



2

Function Table

Input			I/O		Mode
CS	WE	OE	DI	DO	
H	x	x	x	L	Not selected
L	L	x	L	L	Write 0
L	L	x	H	L	Write 1
L	H	L	L	DI <sup>1</sup>	Read
L	H	H	x	L	Output disable

x: Don't care

Note: 1. Write data = Read data

# HM101515 Series

## Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	$V_{EE}$ to $V_{CC}$	+0.5 to -7.0	V
Input voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output current	$I_{out}$	-30	mA
Storage temperature	$T_{stg}$	-65 to +150	°C
Storage temperature (bias)	$T_{stg}$ (Bias)*1	-55 to +125	°C

Note: 1. Under bias ( $V_{EE} = -6.0$  V min.)

## DC Characteristics ( $V_{EE} = -5.2$ V, $R_L = 50 \Omega$ to $-2.0$ V, $T_c = 0$ to $+75^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Output voltage	$V_{OH}$	-1025	-955	-880	mV	$V_{in} = V_{IH}(\text{max})$ or $V_{IL}(\text{min})$
	$V_{OL}$	-1810	-1715	-1620	mV	
Output threshold voltage	$V_{OHC}$	-1035	—	—	mV	$V_{in} = V_{IH}(\text{min})$ or $V_{IL}(\text{max})$
	$V_{OLC}$	—	—	-1610	mV	
Input voltage	$V_{IH}$	-1165	—	-880	mV	Guaranteed input voltage high/low for all inputs
	$V_{IL}$	-1810	—	-1475	mV	
Input current	$I_{IH}$	—	—	220	$\mu\text{A}$	$V_{in} = V_{IH}(\text{max})$
	$I_{IL}$	0.5	—	170	$\mu\text{A}$	$V_{in} = V_{IL}(\text{min})$ $\overline{\text{CS}}, \overline{\text{OE}}$
		-50	—	—	$\mu\text{A}$	Others
Supply current	$I_{EE}$	-200	—	—	mA	All outputs open

**HITACHI**

AC Characteristics ( $V_{EE} = -5.2\text{ V} \pm 5\%$ ,  $T_c = 0\text{ to }+75^\circ\text{C}$ )

Read Mode

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Chip select access time	$t_{ACS}$	—	—	10	ns	
Chip select recovery time	$t_{RCS}$	—	—	10	ns	
Address access time	$t_{AA}$	—	—	15	ns	
Output enable access time	$t_{AOE}$	—	—	10	ns	
Output enable recovery time	$t_{ROE}$	—	—	10	ns	

Write Mode

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Write pulse width	$t_W$	9	—	—	ns	$t_{WSA} = t_W$ min
Data setup time	$t_{WSD}$	9	—	—	ns	
Data hold	$t_{WHD}$	3	—	—	ns	
Address setup time	$t_{WSA}$	3	—	—	ns	$t_W = t_W$ min
Address hold time	$t_{WHA}$	3	—	—	ns	
Chip select setup time	$t_{WSCS}$	3	—	—	ns	
Chip select hold time	$t_{WHCS}$	3	—	—	ns	
Write disable time	$t_{WS}$	—	—	15	ns	
Write recovery time	$t_{WR}$	—	—	18	ns	
Address setup time	$t_{CSA}$	3	—	—	ns	$\overline{CS}$ control
Address hold time	$t_{CHA}$	3	—	—	ns	$\overline{CS}$ control
Write pulse width	$t_{CW}$	9	—	—	ns	$\overline{CS}$ control

Rise/Fall Time


Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Output rise time	$t_r$	—	1.5	—	ns	
Output fall time	$t_f$	—	1.5	—	ns	

# HM101515 Series


## Capacitance

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Input capacitance	Cin	—	3	—	pF	
Output capacitance	Cout	—	5	—	pF	

## AC Test Condition




## Input Pulse



HITACHI

Timing Waveforms

Read Mode




2




# HM101515 Series

## Write Mode

### $\overline{\text{OE}}$ Control




### $\overline{\text{CS}}$ Control




HITACHI

**$\overline{WE}$  Control**



2

**Write Disable Mode**



1048576-word × 4-bit Random Access Memory

## Description

The Hitachi HM101524 is ECL 101k compatible, 1048576 word by 4 bit read/write random access memory developed for high speed systems.


## Features

- 1048576-word × 4-bit organization
- Fully compatible with 101k ECL level
- 0.5 μm Hi-BiCMOS process
- Address access Time: 15/18ns max
- Write pulse width: 9/12ns min
- Low power dissipation: 700mW typ
- Output obtainable by wired-OR (open emitter)

## Ordering Information

Type No.	Access time	Package
HM101524JP-15	15 ns	400 mil 36 pin Plastic SOJ
HM101524JP-18	18 ns	(50mil lead pitch)
HM101524TT-15	15 ns	400 mil 36 pin Plastic TSOP
HM101524TT-18	18 ns	(50mil lead pitch) (TTP-36DA)


## Pin Arrangement



## Pin Description

Pin Name	Function
A0-A19	Address Input
D <sub>i0</sub> -D <sub>i3</sub>	Data Input
D <sub>o0</sub> -D <sub>o3</sub>	Data Output
WE	Write Enable
CS	Chip Select
VCC	Ground
VEE	Supply Voltage

Block Diagram



2

Function Table

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{in}$		
H	X <sup>1</sup>	X <sup>1</sup>	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X <sup>1</sup>	$D_{out}^2$	Read

Notes 1) Don't Care 2) Read Out Noninvert

Absolute Maximum Rating ( $T_j = 125^\circ\text{C max}$ )

Item	Symbol	Rating	Unit
Supply Voltage	$V_{EE}$ to $V_{CC}$	+0.5 to -7.0	V
Input Voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output Current	$I_{out}$	-30	mA
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}^2$	0 to +85	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	-55 to +125	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{bias})$ 1, 2	-10 to +85	$^\circ\text{C}$

Notes 1) Under Bias ( $V_{EE} = -6.0\text{V min}$ ) 2) Case Temperature

HITACHI

# HM101524 Series

## Electrical Characteristics

- DC Characteristics ( $V_{EE} = -5.2\text{ V} \pm 5\%$ ,  $R_L = 50\Omega$  to  $-2.0\text{ V}$ ,  $T_c = 0$  to  $+75^\circ\text{C}$ )

Item	Symbol	min(B)	typ	max(A)	Unit	Test Condition
Output Voltage	VOH	-1025	-955	-880	mV	$V_{in} = V_{iH}$ or $V_{iL}$
	VOL	-1810	-1715	-1620	mV	
Input Voltage	V <sub>IH</sub>	-1165		-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810		-1475	mV	
Input Current	I <sub>IH</sub>			220	$\mu\text{A}$	$V_{in} = V_{iHA}$
	I <sub>IL</sub>	0.5		170	$\mu\text{A}$	$V_{in} = V_{iLS}$ $\overline{\text{CS}}$
		-50			$\mu\text{A}$	$V_{in} = V_{iLS}$ Others
Supply Current	I <sub>EE</sub>	-200			mA	Outputs Open 20ns cycle Address Increment Pattern

- AC Characteristics ( $V_{EE} = -5.2\text{ V} \pm 5\%$ ,  $T_c = 0$  to  $+75^\circ\text{C}$ )

### Read Mode

Item	Symbol	HM101524-15			HM101524-18			Unit	Test Condition
		min	typ	max	min	typ	max		
Chip Select Access Time	t <sub>ACS</sub>	1.5		15	1.5		18	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	1.5		15	1.5		18	ns	
Address Access Time	t <sub>AA</sub>	3		15	3		18	ns	

### Write Mode

Item	Symbol	HM101524-15			HM101524-18			Unit	Test Condition
		min	typ	max	min	typ	max		
Write Pulse Width	t <sub>W</sub>	9			12			ns	$t_{WSA} = t_{WSA\text{ min}}$
Data Setup Time	t <sub>WSD</sub>	0			0			ns	
Data Hold Time	t <sub>WHD</sub>	1			1			ns	
Address Setup Time	t <sub>WSA</sub>	1			1			ns	$t_w = t_w\text{ min}$
Address Hold Time	t <sub>WHA</sub>	2			2			ns	
Chip Select Setup Time	t <sub>WSCS</sub>	0			0			ns	
Chip Select Hold Time	t <sub>WHCS</sub>	0			0			ns	
Write Disable Time	t <sub>WS</sub>			15			18	ns	
Write Recovery Time	t <sub>WR</sub>			17			20	ns	

**HITACHI**

**Rise/Fall Time**

Item	Symbol	min	typ	max	Unit	Test Condition
Output Rise Time	$t_r$		2		ns	
Output Fall Time	$t_f$		2		ns	



**Capacitance**

Item	Symbol	min	typ	max	Unit	Test Condition
Input Capacitance	$C_{in}$		3		pF	
Output Capacitance	$C_{out}$		5		pF	

**2**


**AC Test Condition**

**Input Pulse**




Timing Waveform

Read



Notes: Input and Output Reference Levels = -1165mV/-1475mV

Write



Notes: Input and Output Reference Levels = -1165mV/-1475mV

# SECTION 3

## CMOS FAST STATIC RAMs

- 5.0 V Supply
- 3.3 V Supply



262,144-word × 1-bit High Speed CMOS Static RAM


### Features

- Single 5 V supply and high density 24-pin package
- High speed  
Access time: 25/35/45 ns (max)
- Low power
  - Operation: 300 mW (typ)
  - Standby: 100  $\mu$ W (typ)  
30  $\mu$ W (typ) (L-version)
- Completely static memory required, no clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible, all inputs and outputs
- Battery back-up operation capability (L-version)

### Ordering Information

Type No.	Access time	Package
HM6207HP-25	25 ns	300-mil 24-pin plastic DIP (DP-24NC)
HM6207HP-35	35 ns	
HM6207HP-45	45 ns	
HM6207HLP-25	25 ns	300-mil 24-pin SOJ (CP-24D)
HM6207HLP-35	35 ns	
HM6207HLP-45	45 ns	
HM6207HJP-25	25 ns	300-mil 24-pin SOJ (CP-24D)
HM6207HJP-35	35 ns	
HM6207HJP-45	45 ns	
HM6207HLJP-25	25 ns	300-mil 24-pin SOJ (CP-24D)
HM6207HLJP-35	35 ns	
HM6207HLJP-45	45 ns	


### Pin Arrangement



### Pin Description

Pin name	Function
A0–A17	Address
Din	Data input
Dout	Data output
$\overline{CS}$	Chip select
WE	Write enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

Block Diagram



3

## HM6207H Series

### Function Table

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ current	I/O pin	Ref. cycle
H	x	Not selected	$I_{SB}, I_{SB1}$	High-Z	—
L	H	Read	$I_{CC}$	Dout	Read cycle
L	L	Write	$I_{CC}$	High-Z	Write cycle

Note: x = Don't care.

### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to $V_{SS}$	$V_{in}$	-0.5* to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C
Storage temperature range under bias	$T_{bias}$	-10 to +85	°C

Note:  $V_{in}$  min = -2.5 V for pulse width < 10 ns.

### Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input high (logic 1) voltage	$V_{IH}$	2.2	—	6.0	V
Input low (logic 0) voltage	$V_{IL}$	-0.5* <sup>1</sup>	—	0.8	V

Note: 1.  $V_{IL}$  min = -2.0 V for pulse width ≤ 10 ns.

**HITACHI**

DC Characteristics (Ta = 0 to +70°C, VCC = 5 V ±10%, VSS = 0 V)

Parameter	Symbol	HM6207H-25			HM6207H-35/45			Unit	Test conditions
		Min	Typ*1	Max	Min	Typ*1	Max		
Input leakage current	ILI	—	—	2.0	—	—	2.0	μA	VCC = Max, Vin = VSS to VCC
Output leakage current	ILO	—	—	10.0	—	—	10.0	μA	CS = VIH, VI/O = VSS to VCC
Operating power supply current	ICC	—	60	120	—	50	100	mA	CS = VIL, I/I/O = 0 mA, min cycle, duty = 100%
	ICC1	—	40	80	—	40	80	mA	CS = VIL, I/I/O = 0 mA, t cycle = 50 ns, duty = 100%
Standby power supply current	ISB	—	20	40	—	15	30	mA	CS = VIH, min cycle
Standby power supply current (1)	ISB1	—	0.02	2.0	—	0.02	2.0	mA	CS ≥ VCC - 0.2 V, 0 V ≤ Vin < 0.2, or Vin ≥ VCC - 0.2 V
	L-Version	—	0.006	0.1	—	0.006	0.1	mA	
Output low voltage	VOL	—	—	0.4	—	—	0.4	V	IOL = 8 mA
Output high voltage	VOH	2.4	—	—	2.4	—	—	V	I/OH = -4.0 mA

Note: 1. Typical limits are at VCC = 5.0 V, Ta = +25°C and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz)\*1

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	Cin	—	6	pF	Vin = 0 V
Output capacitance	Cout	—	10	pF	Vout = 0 V


Note: 1. This parameter is sampled and is not 100% tested.

## HM6207H Series

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$  unless otherwise noted)

### AC Test Conditions

- Input pulse levels:  $V_{SS}$  to  $3.0\text{ V}$
- Input and output timing reference levels:  $1.5\text{ V}$
- Input rise and fall times:  $5\text{ ns}$
- Output load: See figures




**HITACHI**

## Read Cycle

Parameter	Symbol	HM6207H-25		HM6207H-35		HM6207H-45		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	$t_{RC}$	25	—	35	—	45	—	ns
Address access time	$t_{AA}$	—	25	—	35	—	45	ns
Chip select access time	$t_{ACS}$	—	25	—	35	—	45	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	ns
Chip selection to output in low-Z	$t_{LZ}^{*1}$	5	—	5	—	5	—	ns
Chip deselection to output in high-Z	$t_{HZ}^{*1}$	0	15	0	20	0	20	ns
Chip selection to power up time	$t_{PU}$	0	—	0	—	0	—	ns
Chip deselection to power down time	$t_{PD}$	—	15	—	25	—	30	ns

Note: 1. Transition is measured  $\pm 200$  mV from steady-state voltage with Load (B).  
 These parameters are sampled and not 100% tested.


## Read Timing Waveform (1)



3

# HM6207H Series

## Read Timing Waveform (2)




## Write Cycle

Parameter	Symbol	HM6207H-25		HM6207H-35		HM6207H-45		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	25	—	35	—	45	—	ns
Chip selection to end of write	$t_{CW}$	20	—	30	—	40	—	ns
Address valid to end of write	$t_{AW}$	20	—	30	—	40	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns
Write pulse width	$t_{WP}$	20	—	25	—	25	—	ns
Write recovery time	$t_{WR}$	3	—	3	—	3	—	ns
Data valid to end of write	$t_{DW}$	15	—	20	—	20	—	ns
Data hold time	$t_{DH}$	0	—	0	—	0	—	ns
Write enabled to output in high-Z	$t_{WZ}^{*1}$	0	15	0	20	0	25	ns
Output active from end of write	$t_{OW}^{*1}$	0	—	0	—	0	—	ns

Note: 1. Transition is measured  $\pm 200$  mV from high-impedance voltage with Load (B).  
This parameter is sampled and is not 100% tested.

**HITACHI**

Write Timing Waveform (1) ( $\overline{WE}$  Controlled)




3



# HM6207H Series

## Write Timing Waveform (2) ( $\overline{CE}$ Controlled)



**HITACHI**


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

These characteristics are guaranteed for the L-version only.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2$ V, $V_{in} \geq V_{CC} - 0.2$ V, or $0$ V $\leq V_{in} \leq 0.2$ V
Data retention current	$I_{CCDR}$	—	2	$50^*1$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0$  V

**Low  $V_{CC}$  Data Retention Timing Waveform**



3

**HITACHI**

# HM6208H Series

65,536-word × 4-bit High Speed CMOS Static RAM


## Features

- Single 5 V supply and high density 24-pin package
- High speed: Access time 25/35/45 ns (max)
- Low power
  - Operation: 300 mW (typ)
  - Standby: 100  $\mu$ W (typ)  
30  $\mu$ W (typ) (L-version)
- Completely static memory required
  - No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible: All inputs and outputs
- Battery back up operation capability (L-version)

## Ordering Information

Type No.	Access time	Package
HM6208HP-25	25 ns	300-mil, 24-pin plastic DIP (DP-24NC)
HM6208HP-35	35 ns	
HM6208HP-45	45 ns	
HM6208HLP-25	25 ns	
HM6208HLP-35	35 ns	
HM6208HLP-45	45 ns	
HM6208HJP-25	25 ns	300-mil, 24-pin SOJ (CP-24D)
HM6208HJP-35	35 ns	
HM6208HJP-45	45 ns	
HM6208HLJP-25	25 ns	
HM6208HLJP-35	35 ns	
HM6208HLJP-45	45 ns	

## Pin Arrangement




## Pin Description

Pin name	Function
A0–A15	Address
I/O1–I/O4	Input/output
$\overline{CS}$	Chip select
$\overline{WE}$	Write enable
$V_{CC}$	Power supply
$V_{SS}$	Ground

3

# HM6208H Series

## Block Diagram



**HITACHI**

**Truth Table**

$\overline{\text{CS}}$	$\overline{\text{WE}}$	Mode	$V_{\text{CC}}$ current	I/O pin	Cycle
H	x	Not selected	$I_{\text{SB}}, I_{\text{SB1}}$	High-Z	—
L	H	Read	$I_{\text{CC}}$	Dout	Read cycle
L	L	Write	$I_{\text{CC}}$	Din	Write cycle

Note: x = Don't care.

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{\text{SS}}$	$V_{\text{in}}$	-0.5* to +7.0	V
Power dissipation	$P_{\text{T}}$	1.0	W
Operating temperature range	$T_{\text{opr}}$	0 to +70	°C
Storage temperature range	$T_{\text{stg}}$	-55 to +125	°C
Storage temperature range under bias	$T_{\text{bias}}$	-10 to +85	°C

Note:  $V_{\text{in min}} = -2.5$  V for pulse widths  $\leq 10$  ns.

**Recommended DC Operating Conditions ( $T_{\text{a}} = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{\text{CC}}$	4.5	5.0	5.5	V
	$V_{\text{SS}}$	0	0	0	V
Input high (logic 1) voltage	$V_{\text{IH}}$	2.2	—	6.0	V
Input low (logic 0) voltage	$V_{\text{IL}}$	-0.5*	—	0.8	V

Note:  $V_{\text{IL min}} = -2.0$  V for pulse width  $\leq 10$  ns.

## HM6208H Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HM6208H-25			HM6208H-35/45			Unit	Test conditions
		Min	Typ*2	Max	Min	Typ*2	Max		
Input leakage current	I <sub>LI</sub>	—	—	2.0	—	—	2.0	μA	V <sub>CC</sub> = Max V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	10.0	—	—	10.0	μA	$\overline{CS} = V_{IH}$ , V <sub>IO</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating power supply current	I <sub>CC</sub>	—	60	120	—	50	100	mA	$\overline{CS} = V_{IL}$ , I <sub>IO</sub> = 0 mA, min cycle, duty = 100%
	I <sub>CC1</sub>	—	40	80	—	40	80	mA	$\overline{CS} = V_{IL}$ , I <sub>IO</sub> = 0 mA, t cycle = 50 ns, duty = 100%
Standby power supply current	I <sub>SB</sub>	—	20	40	—	15	30	mA	$\overline{CS} = V_{IH}$ , min cycle
Standby power supply current (1)	I <sub>SB1</sub>	—	0.02	2.0	—	0.02	2.0	mA	$\overline{CS} \geq V_{CC} - 0.2$ V, 0 V ≤ V <sub>in</sub> < 0.2 V, or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2 V
		—	0.006	0.1	—	0.006	0.1*1		
Output low voltage	V <sub>OL</sub>	—	—	0.4	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output high voltage	V <sub>OH</sub>	2.4	—	—	2.4	—	—	V	I <sub>OH</sub> = -4.0 mA

Notes: 1. L version

2. Typical limits are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	6	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>IO</sub>	—	11	pF	V <sub>IO</sub> = 0 V

Note: These parameters are sampled and not 100% tested.


**HITACHI**

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted)

AC Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figure

Output Load



3

Read Cycle


Parameter	Symbol	HM6208H-25		HM6208H-35		HM6208H-45		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	$t_{RC}$	25	—	35	—	45	—	ns
Address access time	$t_{AA}$	—	25	—	35	—	45	ns
Chip select access time	$t_{ACS}$	—	25	—	35	—	45	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	ns
Chip selection to output in low-Z	$t_{LZ}^*$	5	—	5	—	5	—	ns
Chip deselection to output in high-Z	$t_{HZ}^*$	0	15	0	20	0	20	ns
Chip selection to power up time	$t_{PU}$	0	—	0	—	0	—	ns
Chip deselection to power down time	$t_{PD}$	—	15	—	25	—	30	ns

Note: Transition is measured  $\pm 200$  mV from steady state voltage with load (B). These parameters are sampled and not 100% tested.




# HM6208H Series

## Read Timing Waveform (1)



## Read Timing Waveform (2)



HITACHI

Write Cycle


Parameter	Symbol	HM6208H-25		HM6208H-35		HM6208H-45		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	25	—	35	—	45	—	ns
Chip selection to end of write	$t_{CW}$	20	—	30	—	40	—	ns
Address valid to end of write	$t_{AW}$	20	—	30	—	40	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns
Write pulse width	$t_{WP}$	20	—	25	—	30	—	ns
Write recovery time	$t_{WR}$	3	—	3	—	3	—	ns
Data valid to end of write	$t_{DW}$	15	—	20	—	20	—	ns
Data hold time	$t_{DH}$	0	—	0	—	0	—	ns
Write enabled to output in high-Z	$t_{WZ}^*$	0	8	0	10	0	15	ns
Output active from end of write	$t_{OW}^*$	0	—	0	—	0	—	ns

Note: Transition is measured  $\pm 200$  mV from high impedance voltage with load (B).  
 These parameters are sampled and not 100% tested.




# HM6208H Series

## Write Timing Waveform (1) ( $\overline{WE}$ Controlled)



HITACHI

Write Timing Waveform (2) ( $\overline{CS}$  Controlled)



3

# HM6208H Series


## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

These characteristics are guaranteed for the L-version only.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2$ V, $V_{in} \geq V_{CC} - 0.2$ V, or $0$ V $\leq V_{in} < 0.2$ V, or
Data retention current	$I_{CCDR}$	—	2	50*	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note:  $V_{CC} = 3.0$  V

### Low $V_{CC}$ Data Retention Timing Waveform



**HITACHI**


# HM62832H Series

32768-Word × 8-Bit High Speed CMOS Static RAM

## Features

- High speed: Fast access time 25/35/45 ns (max)
- Low power
  - Active: 300 mW (typ)
  - Standby: 10 μW (typ) (L-version)
- Single 5 V supply
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output – Three state output
- Directly TTL compatible – All inputs and outputs

## Pin Arrangement



## Ordering Information

Type No.	Access time	Package
HM62832HP-25	25 ns	300-mil 28-pin plastic DIP (DP-28NA)
HM62832HP-35	35 ns	
HM62832HP-45	45 ns	
HM62832HLP-25	25 ns	300-mil 28-pin plastic SOJ (CP-28DN)
HM62832HLP-35	35 ns	
HM62832HLP-45	45 ns	
HM62832HJP-25	25 ns	300-mil 28-pin plastic SOJ (CP-28DN)
HM62832HJP-35	35 ns	
HM62832HJP-45	45 ns	
HM62832HLJP-25	25 ns	300-mil 28-pin plastic SOJ (CP-28DN)
HM62832HLJP-35	35 ns	
HM62832HLJP-45	45 ns	

## Pin Description


Pin name	Function
A0 – A14	Address
I/O0 – I/O7	Input/output
CS	Chip select
WE	Write enable
OE	Output enable
VCC	Power supply
VSS	Ground

3

HITACHI

# HM62832H Series

## Block Diagram



**HITACHI**

**Absolute Maximum Ratings**

<b>Item</b>	<b>Symbol</b>	<b>Value</b>	<b>Unit</b>
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 *1 to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

Note: 1. -2.5 V for pulse width  $\leq$  10 ns



# HM62832H Series

## Function Table

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ current	I/O pin	Ref. cycle
H	X	X	Not selected	$I_{SB}, I_{SB1}$	High Z	
L	L	H	Read	$I_{CC}$	Dout	Read cycle (1) to (3)
L	H	L	Write	$I_{CC}$	Din	Write cycle (1)
L	L	L		$I_{CC}$	Din	Write cycle (2)

Note: 1. X: H or L

## Recommended DC Operating Conditions ( $T_a = 0$ to $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.2	—	6.0	V
	$V_{IL}$	-0.5 *1	—	0.8	V

Note: 1. -2.0 V for pulse width  $\leq 10$  ns

## DC Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ , $V_{CC} = 5\text{ V} \pm 10\%$ , $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output leakage current	$ I_{LO} $	—	—	2	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	
Operating power supply current	$I_{CC}$	—	60	120	mA	Min cycle, duty = 100%, $\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{ mA}$	
Standby power supply current	$I_{SB}$	—	15	30	mA	$\overline{CS} = V_{IH}$	
Standby power supply current	$I_{SB1}$	—	0.02	2	mA	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ $0\text{ V} \leq V_{in} \leq 0.2\text{ V}$ or	
		—	0.002	0.1	mA	$V_{in} \geq V_{CC} - 0.2\text{ V}$	L-version
Output voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 8\text{ mA}$	
	$V_{OH}$	2.4	—	—	V	$I_{OH} = -4\text{ mA}$	

Note: 1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

**HITACHI**

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O} = 0\text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.0 V to 3.0 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures



3

# HM62832H Series

## Read Cycle

Parameter	Symbol	HM62832H-25		HM62832H-35		HM62832H-45		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	$t_{RC}$	25	—	35	—	45	—	ns
Address access time	$t_{AA}$	—	25	—	35	—	45	ns
Chip select access time	$t_{ACS}$	—	25	—	35	—	45	ns
Output enable to output valid	$t_{OE}$	—	12	—	15	—	20	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	ns
Chip selection to output in low-Z	$t_{CLZ}$	5	—	5	—	5	—	ns
Output enable to output in low-Z	$t_{OLZ}$	0	—	0	—	0	—	ns
Chip deselection to output in high-Z	$t_{CHZ}$	0	12	0	15	0	20	ns
Output enable to output in high-Z	$t_{OHZ}$	0	12	0	15	0	20	ns

## Write Cycle


Parameter	Symbol	HM62832H-25		HM62832H-35		HM62832H-45		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	25	—	35	—	45	—	ns
Chip selection to end of write	$t_{CW}$	15	—	20	—	25	—	ns
Address valid to end of write	$t_{AW}$	20	—	30	—	40	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns
Write pulse width	$t_{WP}$	15	—	20	—	25	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	ns
Write to output in high-Z	$t_{WHZ}$	0	12	0	15	0	20	ns
Data to write time overlap	$t_{DW}$	12	—	15	—	20	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	ns
Output disable to output in high-Z	$t_{OHZ}$	0	12	0	15	0	20	ns
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	ns

**HITACHI**




# HM62832H Series

## Read Cycle Timing-3\*1, \*2, \*4, \*5




- Notes: 1. Transition is measured  $\pm 200$  mV from steady state voltage with load (B).  
 This parameter is sampled and not 100% tested.  
 2. WE is high for read cycle.  
 3. Device is continuously selected,  $\overline{CS} = V_{IL}$ .  
 4. Address should be valid prior to or coincident with  $\overline{CS}$  transition low.  
 5.  $\overline{OE} = V_{IL}$

## Write Cycle Timing-1\*10



**HITACHI**

Write Cycle Timing-2\*6, \*10



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  4. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
  5. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
  6. OE is continuously low. ( $OE = V_{IL}$ )
  7. Dout is in the same phase of written data of this write cycle.
  8. Dout is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O pins.
  10.  $\overline{WE}$  must be high during all address transitions except when device is deselected with  $\overline{CS}$ .

# HM62832H Series



## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2$ V, $V_{in} \geq V_{CC} - 0.2$ V or $0$ V $\leq V_{in} \leq 0.2$ V
Data retention current	$I_{CCDR}$	—	1	$50^*1$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0$  V

### Low $V_{CC}$ Data Retention Timing Waveform




Low Level Input Voltage vs. Supply Voltage




High Level Input Voltage vs. Supply Voltage

**HITACHI**




High Level Output Current vs. High Level Output Voltage




Low Level Output Current vs. Low Level Output Voltage

3




Standby Current vs. Ambient Temperature




Standby Current vs. Supply Voltage







**Supply Current vs. Supply Voltage**




**Supply Current vs. Ambient Temperature**




**Access Time vs. Supply Voltage**



**Access Time vs. Load Capacitance**



Access Time vs. Ambient Temperature



Supply Current vs. Frequency

# HM62832UH Series

32768-word × 8-bit High Speed CMOS Static RAM


## Features

- High speed: Fast access time 15/20 ns (max)
- Low Power  
Standby: 15  $\mu$ W (typ) (L-version)  
Operation: 675/600 mW (typ)
- Single 5 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs

## Ordering Information

Type No.	Access time	Package
HM62832UHP-15	15 ns	300-mil
HM62832UHP-20	20 ns	28-pin plastic DIP
HM62832UHLP-15	15 ns	(DP-28NA)
HM62832UHLP-20	20 ns	
HM62832UHJP-15	15 ns	300-mil
HM62832UHJP-20	20 ns	28-pin plastic SOJ
HM62832UHLJP-15	15 ns	(CP-28DN)
HM62832UHLJP-20	20 ns	

## Pin Arrangement




## Pin Description

Symbol	Function
A0 – A14	Address
I/O0 – I/O7	Input/output
CS	Chip select
WE	Write enable
OE	Write enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

HITACHI

Block Diagram



3

Function Table

CS	OE	WE	Mode	V <sub>CC</sub> current	I/O pin	Ref. cycle
H	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	L	H	Read	I <sub>CC</sub>	Dout	Read cycle 1, 2, 3
L	H	L	Write	I <sub>CC</sub>	Din	Write cycle 1
L	L	L	Write	I <sub>CC</sub>	Din	Write cycle 2

Note: X : H or L

## HM62832UH Series

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage*1	$V_{CC}$	-0.5*2 to +7.0	V
Voltage on any pin relative to $V_{SS}$ *1	$V_T$	-0.5*2 to $V_{CC} + 0.5$	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

- Notes: 1. With respect to  $V_{SS}$   
2.  $V_{CC}$  and  $V_T$  min = -2.5 V for pulse width  $\leq 10$  ns

### Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input high (logic 1) voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.5$	V
Input low (logic 0) voltage	$V_{IL}$	-0.5*1	—	0.8	V

- Note: 1.  $V_{IL}$  min = -2.0 V for pulse with  $\leq 10$  ns

**HITACHI**

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	—	2.0	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ $V_{in} = V_{SS}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	2.0	$\mu\text{A}$	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to $V_{CC}$
Operating $V_{CC}$ current	$I_{CC1}(-15)^{*3}$	—	135	170	$\text{mA}$	min cycle <sup>*2</sup>
	$I_{CC2}(-15)$	—	100	120	$\text{mA}$	2x min cycle
	$I_{CC1}(-20)$	—	120	150	$\text{mA}$	min cycle
	$I_{CC2}(-20)$	—	90	110	$\text{mA}$	2x min cycle
Standby $V_{CC}$ current	$I_{SB}(-15)$	—	40	60	$\text{mA}$	$\overline{CS} = V_{IH}$ , min cycle
	$I_{SB}(-20)$	—	30	50		
Standby $V_{CC}$ current (1)	$I_{SB1}$ (L-version)	—	0.02	2.0	$\text{mA}$	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ $0\text{ V} \leq V_{in} \leq 0.2\text{ V}$ or $V_{CC} - 0.2\text{ V} \leq V_{in}$
		—	0.003	0.1		
Output low voltage	$V_{OL}$	—	—	0.4	$\text{V}$	$I_{OL} = 8\text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	—	$\text{V}$	$I_{OH} = -4.0\text{ mA}$

- Notes: 1. Typical limits are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = 25^\circ\text{C}$  and specified loading.  
 2.  $\overline{CS} = V_{IL}$ ,  $I_{out} = 0\text{ mA}$   
 3. Access time version

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )\*<sup>1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	$\text{pF}$	$V_{in} = 0\text{ V}$
Output capacitance	$C_{out}$	—	—	10	$\text{pF}$	$V_{I/O} = 0\text{ V}$


- Note: 1. This parameter is sampled and not 100% tested.

## HM62832UH Series

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

### Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall times: 4 ns
- Input and Output timing reference levels: 1.5 V
- Output load: See figures




### Read Cycle


Parameter	Symbol	HM62832UH-15		HM62832UH-20		Unit
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	15	—	20	—	ns
Address access time	$t_{AA}$	—	15	—	20	ns
Chip select access time	$t_{ACS}$	—	15	—	20	ns
Chip selection to output in low-Z	$t_{CLZ}^{*1}$	3	—	3	—	ns
Output enable to output valid	$t_{OE}$	—	8	—	10	ns
Output enable to output in low-Z	$t_{OLZ}^{*1}$	0	—	0	—	ns
Chip deselection to output in high-Z	$t_{CHZ}^{*1}$	0	7	0	10	ns
Chip disable to output in high-Z	$t_{OHZ}^{*1}$	0	7	0	10	ns
Output hold from address change	$t_{OH}$	3	—	3	—	ns
Chip selection to power up time	$t_{PU}$	0	—	0	—	ns
Chip deselection to power down time	$t_{PD}$	—	15	—	20	ns

HITACHI


Read Timing Waveform (1) \*1, \*2



Read Timing Waveform (2) \*1, \*2, \*3, \*5



Read Timing Waveform (3) \*1, \*2 \*4, \*5



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  is high for read cycle.
  3. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  5.  $\overline{OE} = V_{IL}$

HITACHI




## HM62832UH Series

### Write Cycle

Parameter	Symbol	HM62832UH-15		HM62832UH-20		Unit
		Min	Max	Min	Max	
Write cycle time	$t_{WC}$	15	—	20	—	ns
Chip selection to end of write	$t_{CW}$	10	—	12	—	ns
Address valid to end of write	$t_{AW}$	13	—	15	—	ns
Address setup time	$t_{AS}$	0	—	0	—	ns
Write pulse width	$t_{WP}$	10	—	12	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	ns
Output disable to output in high-Z <sup>*1</sup>	$t_{OHZ}$	0	7	0	10	ns
Write to output in high-Z <sup>*1</sup>	$t_{WHZ}$	0	7	0	10	ns
Data to write time overlap	$t_{DW}$	8	—	10	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	ns
Output active from end of write <sup>*1</sup>	$t_{OW}$	3	—	3	—	ns

**HITACHI**


Write Timing Waveform (1)



3

# HM62832UH Series

## Write Timing Waveform (2) \*6



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  4. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  5. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain in a high impedance state.
  6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ )
  7. Dout is the same phase of write data of this write cycle.
  8. Dout is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
  10.  $\overline{WE}$  must be high during all address transition except when device is disable with  $\overline{CS}$ .

HITACHI


Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $V_{in} \geq V_{CC} - 0.2\text{V}$ or $0\text{V} < V_{in} \leq 0.2\text{V}$
Data retention current	$I_{CCDR}$	—	2	$50^{*1}$	$\mu\text{A}$	$0\text{V} < V_{in} \leq 0.2\text{V}$
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0\text{V}$

Low  $V_{CC}$  Data Retention Timing Waveform



3

# HM621100A Series

## 1048576-word × 1-bit High Speed CMOS Static RAM

The Hitachi HM621100A is a high speed 1M Static RAM organized as 1048576-word × 1-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM621100A, packaged in a 400-mil plastic SOJ is available for high density mounting.

### Features


- Single 5 V supply and high density 28-pin package (DIP and SOJ)
- High speed  
Access time: 20/25/35 ns (max)
- Low power dissipation  
Active mode: 350 mW (typ)  
Standby mode: 100  $\mu$ W (typ)
- Completely static memory required  
No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible  
All inputs and outputs

### Ordering Information

Type No.	Access time	Package
HM621100AP-20	20 ns	400-mil 28-pin plastic DIP (DP-28C)
HM621100AP-25	25 ns	
HM621100AP-35	35 ns	
HM621100ALP-20	20 ns	
HM621100ALP-25	25 ns	
HM621100ALP-35	35 ns	
HM621100AJP-20	20 ns	400-mil 28-pin plastic SOJ (CP-28D)
HM621100AJP-25	25 ns	
HM621100AJP-35	35 ns	
HM621100ALJP-20	20 ns	
HM621100ALJP-25	25 ns	
HM621100ALJP-35	35 ns	

HITACHI


**Pin Arrangement**



**Pin Description**

Pin Name	Function
A0 – A19	Address
D	Input
Q	Output
$\overline{CS}$	Chip select
$\overline{WE}$	Write enable
$V_{CC}$	Power supply
$V_{SS}$	Ground

**Block Diagram**



## HM621100A Series

### Function Table

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ current	Output pin	Ref. cycle
H	X	Not selected	$I_{SB}, I_{SB1}$	High-Z	—
L	H	Read	$I_{CC}$	Dout	Read cycle
L	L	Write	$I_{CC}$	High-Z	Write cycle

Note: 1. X : H or L

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_{in}$	$-0.5^{*1}$ to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C
Storage temperature range under bias	$T_{bias}$	-10 to +85	°C

Note: 1.  $V_{in}$  min = -2.0 V for pulse width  $\leq$  10 ns.

### Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input high (logic 1) voltage	$V_{IH}$	2.2	—	6.0	V
Input low (logic 0) voltage	$V_{IL}$	$-0.5^{*1}$	—	0.8	V

Note: 1.  $V_{IL}$  min = -2.0 V for pulse width  $\leq$  10 ns.

**HITACHI**

## HM621100A Series

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	HM621100A-20			HM621100A-25/35			Unit	Test conditions
		Min	Typ* <sup>1</sup>	Max	Min	Typ* <sup>1</sup>	Max		
Input leakage current	$ I_{LI} $	—	—	2.0	—	—	2.0	$\mu\text{A}$	$V_{CC} = \text{max}$ $V_{in} = V_{SS}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	2.0	—	—	2.0	$\mu\text{A}$	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to $V_{CC}$
Operating power supply current	$I_{CC}$	—	—	150	—	—	120	$\text{mA}$	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{ mA}$ , min cycle
Standby power supply current	$I_{SB}$	—	—	60	—	—	40	$\text{mA}$	$\overline{CS} = V_{IH}$ , min cycle
Standby power supply current (1)	$I_{SB1}^{*2}$	—	0.02	2.0	—	0.02	2.0	$\text{mA}$	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ $0\text{ V} \leq V_{in} \leq 0.2\text{ V}$ or $V_{in} \geq V_{CC} - 0.2\text{ V}$
	$I_{SB1}^{*3}$	—	—	100	—	—	100	$\mu\text{A}$	
Output low voltage	$V_{OL}$	—	—	0.4	—	—	0.4	$\text{V}$	$I_{OL} = 8\text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	—	2.4	—	—	$\text{V}$	$I_{OH} = -4\text{ mA}$

- Notes: 1. Typical limits are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.  
 2. P and JP version  
 3. LP and LJP version

### Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ )

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	5* <sup>2</sup>	$\text{pF}$	$V_{in} = 0\text{ V}$
			6* <sup>3</sup>		
Output capacitance	$C_{out}$	—	8	$\text{pF}$	$V_{out} = 0\text{ V}$

- Note: 1. This parameter is sampled and not 100% tested.  
 2. SOJ package  
 3. DIP package






# HM621100A Series

AC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10%, unless otherwise noted.)

## Test Conditions


- Input pulse levels: 0 V to 3.0 V
- Input rise and fall times: 4 ns
- Input timing reference levels: 1.5 V
- Output timing reference levels: 1.5 V
- Output load: See figures




## Read Cycle

Parameter	Symbol	HM621100A-20		HM621100A-25		HM621100A-35		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	$t_{RC}$	20	—	25	—	35	—	ns
Address access time	$t_{AA}$	—	20	—	25	—	35	ns
Chip select access time	$t_{ACS}$	—	20	—	25	—	35	ns
Chip selection to output in low-Z	$t_{LZ}^{*1}$	5	—	5	—	5	—	ns
Chip deselection to output in high-Z	$t_{HZ}^{*1}$	0	10	0	12	0	15	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	ns
Chip selection to power up time	$t_{PU}$	0	—	0	—	0	—	ns
Chip deselection to power down time	$t_{PD}$	—	12	—	15	—	25	ns

Read Timing Waveform (1) \*2, \*3



Read Timing Waveform (2) \*2, \*4



3


- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. WE is high for read cycle.
  3. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low.

# HM621100A Series

## Write Cycle


Parameter	Symbol	HM621100A-20		HM621100A-25		HM621100A-35		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	20	—	25	—	35	—	ns
Chip selection to end of write	$t_{CW}$	15	—	17	—	25	—	ns
Address valid to end of write	$t_{AW}$	16	—	20	—	30	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns
Write pulse width	$t_{WP}$	15	—	17	—	25	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	ns
Write to output in high-Z	$t_{WZ}^{*1}$	0	12	0	15	0	15	ns
Data to write time overlap	$t_{DW}$	12	—	15	—	20	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	ns
Output active from end of write	$t_{OW}^{*1}$	0	—	0	—	0	—	ns

### Write Timing Waveform (1) ( $\overline{WE}$ Controlled)



HITACHI

Write Timing Waveform (2) ( $\overline{CS}$  Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}^3$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  5.  $D_{out}$  is the same phase of write data of this write cycle, if  $t_{WR}^3$  is long enough.

# HM621100A Series



## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data retention current	$I_{CCDR}$	—	2	$50^{*1}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

### Low $V_{CC}$ Data Retention Timing Waveform




Low Level Input Voltage vs. Supply Voltage




High Level Input Voltage vs. Supply Voltage


HITACHI




High Level Output Current vs. High Level Output Voltage



Low Level Output Current vs. Low Level Output Voltage




Standby Current vs. Ambient Temperature




Standby Current vs. Supply Voltage

3


# HM621100A Series




**Supply Current vs. Supply Voltage**



**Supply Current vs. Ambient Temperature**




**Access Time vs. Supply Voltage**




**Access Time vs. Load Capacitance**

**HITACHI**



Access Time vs. Ambient Temperature



Supply Current vs. Frequency



# HM624256A Series

## 262144-word × 4-bit High Speed CMOS Static RAM

The Hitachi HM624256A is a high speed 1M Static RAM organized as 256-kword × 4-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624256A, packaged in a 400-mil plastic SOJ is available for high density mounting.


### Features

- Single 5 V supply and high density 28-pin package (DIP and SOJ)
- High speed  
Access time: 20/25/35 ns (maximum)
- Low power dissipation  
Active mode: 350 mW (typical)  
Standby mode: 100 μW (typical)
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible  
All inputs and outputs

### Ordering Information

Type No.	Access time	Package
HM624256AP-20	20 ns	400 mil
HM624256AP-25	25 ns	28-pin
HM624256AP-35	35 ns	plastic DIP
HM624256ALP-20	20 ns	(DP-28C)
HM624256ALP-25	25 ns	
HM624256ALP-35	35 ns	
HM624256AJP-20	20 ns	400 mil
HM624256AJP-25	25 ns	28-pin
HM624256AJP-35	35 ns	plastic SOJ
HM624256ALJP-20	20 ns	(CP-28D)
HM624256ALJP-25	25 ns	
HM624256ALJP-35	35 ns	

### Pin Arrangement




### Pin Description

Pin name	Function
A0 – A17	Address
I/O1 – I/O4	Input/output
$\overline{CS}$	Chip select
$\overline{OE}$	Output enable
WE	Write enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

HITACHI

Block Diagram



3

Function Table

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ current	I/O pin	Ref. cycle
H	X	X	Not selected	$I_{SB}, I_{SB1}$	High-Z *	—
L	L	H	Read	$I_{CC}$	Dout	Read cycle (1) – (3)
L	H	L	Write	$I_{CC}$	Din	Write cycle (1)
L	L	L	Write	$I_{CC}$	Din	Write cycle (2)

Note: 1. X: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_{in}$	-0.5*1 to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range	$T_{stg}$	-55 to +125	°C
Storage temperature range under bias	$T_{bias}$	-10 to +85	°C

Note: 1.  $V_{in}$  min = -2.0 V for pulse width  $\leq$  10 ns

HITACHI

## HM624256A Series

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5*1	—	0.8	V

Note: 1. V<sub>IL</sub> min = -2.0 V for pulse width ≤ 10 ns

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HM624256A-20			HM624256A-25/35			Unit	Test conditions
		Min	Typ*1	Max	Min	Typ*1	Max		
Input leakage current	I <sub>LI</sub>	—	—	2.0	—	—	2.0	μA	V <sub>CC</sub> = max V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	2.0	—	—	2.0	μA	CS = V <sub>IH</sub> V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating power supply current	I <sub>CC</sub>	—	—	150	—	—	120	mA	CS = V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA, min cycle
Standby power supply current	I <sub>SB</sub>	—	—	60	—	—	40	mA	CS = V <sub>IH</sub> , min cycle
Standby power supply current (1)	I <sub>SB1</sub>	—	0.02	2.0	—	0.02	2.0	mA	CS ≥ V <sub>CC</sub> - 0.2 V 0 V ≤ V <sub>in</sub> ≤ 0.2 V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2 V
	I <sub>SB1</sub> *2	—	—	100*2	—	—	100*2	μA	
Output low voltage	V <sub>OL</sub>	—	—	0.4	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output high voltage	V <sub>OH</sub>	2.4	—	—	2.4	—	—	V	I <sub>OH</sub> = -4 mA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.  
2. LP and LJP version

### Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	5*2 6*3	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	8	pF	V <sub>I/O</sub> = 0 V


Note: 1. This parameter is sampled and not 100% tested.  
2. SOJ package  
3. DIP package

**HITACHI**

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

Test Conditions

- Input pulse levels: 0V to 3.0 V
- Input rise and fall times: 4 ns
- Input timing reference levels: 1.5 V
- Output timing reference levels: 1.5 V
- Output load: See figures




Read Cycle


Parameter	Symbol	HM624256A-20		HM624256A-25		HM624256A-35		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	$t_{RC}$	20	—	25	—	35	—	ns
Address access time	$t_{AA}$	—	20	—	25	—	35	ns
Chip select access time	$t_{ACS}$	—	20	—	25	—	35	ns
Chip selection to output in low-Z	$t_{CLZ}^{*1}$	5	—	5	—	5	—	ns
Output enable to output valid	$t_{OE}$	—	10	—	12	—	15	ns
Output enable to output in low-Z	$t_{OLZ}^{*1}$	0	—	0	—	0	—	ns
Chip deselection to output in high-Z	$t_{CHZ}^{*1}$	0	10	0	12	0	15	ns
Chip disable to output in high-Z	$t_{OHZ}^{*1}$	0	10	0	10	0	10	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	ns
Chip selection to power up time	$t_{PU}$	0	—	0	—	0	—	ns
Chip deselection to power down time	$t_{PD}$	—	12	—	15	—	25	ns

# HM624256A Series

## Read Timing Waveform (1) \*1, \*2




## Read Timing Waveform (2) \*2, \*3, \*5



HITACHI

## Read Timing Waveform (3) \*1, \*2, \*4, \*5




- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2. WE is high for read cycle.
  3. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  5.  $OE = V_{IL}$ .

## Write Cycle

Parameter	Symbol	HM624256A-20		HM624256A-25		HM624256A-35		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	20	—	25	—	35	—	ns
Chip selection to end of write	$t_{CW}$	15	—	17	—	25	—	ns
Address valid to end of write	$t_{AW}$	16	—	20	—	30	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns
Write pulse width	$t_{WP}$	15	—	17	—	25	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	ns
Output disable to output in high-Z	$t_{OHZ}^{*1}$	0	10	0	10	0	10	ns
Write to output in high-Z	$t_{WHZ}^{*1}$	0	12	0	15	0	15	ns
Data to write time overlap	$t_{DW}$	12	—	15	—	20	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	ns
Output active from end of write	$t_{OW}^{*1}$	0	—	0	—	0	—	ns


# HM624256A Series

## Write Timing Waveform (1)



**HITACHI**

Write Timing Waveform (2) \*6



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) of a low CS and a low WE.
  3.  $t_{WR}$  is measured from the earlier of CS or WE going high to the end of write cycle.
  4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  5. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
  6. OE is continuously low. (OE =  $V_{IL}$ )
  7. Dout is the same phase of write data of this write cycle.
  8. Dout is the read data of next address.
  9. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

3



# HM624256A Series


## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data retention current	$I_{CCDR}$	—	2	$50^{*1}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

### Low $V_{CC}$ Data Retention Timing Waveform



# HM628127H/HM629127H Series — Preliminary

131072-word × 8/9-bit High Speed CMOS Static RAM

The HM628127H/HM629127H is an asynchronous high speed static RAM organized as 128 kword × 8/9 bit. It realize high speed access time (15/17/20/25 ns) with employing 0.8 μm CMOS process and high speed circuit designing technology.

It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system.

The HM628127H/HM629127H is packaged in 400-mil 32/36-pin SOJ for high density surface mounting.

## Features

- Single 5 V supply: 5 V ± 10%
- Access time 15/17/20/25 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- 400-mil 32/36-pin SOJ package
- Center V<sub>CC</sub> and V<sub>SS</sub> type pinout

## Ordering Information


Type No.	Access time	Package
HM628127HJP-15	15 ns	400-mil 32-pin plastic SOJ (CP-32DB)
HM628127HJP-17	17 ns	
HM628127HJP-20	20 ns	
HM628127HJP-25	25 ns	
HM628127HLJP-15	15 ns	400-mil 36-pin Plastic SOP (CP-36D)
HM628127HLJP-17	17 ns	
HM628127HLJP-20	20 ns	
HM628127HLJP-25	25 ns	
HM629127HJP-15	15 ns	400-mil 36-pin Plastic SOP (CP-36D)
HM629127HJP-17	17 ns	
HM629127HJP-20	20 ns	
HM629127HJP-25	25 ns	
HM629127HLJP-15	15 ns	400-mil 36-pin Plastic SOP (CP-36D)
HM629127HLJP-17	17 ns	
HM629127HLJP-20	20 ns	
HM629127HLJP-25	25 ns	

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

**HITACHI**

# HM628127H/HM629127H Series

## Pin Arrangement




## Pin Description

### Pin name

HM628127H	HM629127H	Function
A0 – A16	A0 – A16	Address
I/O1 – I/O8	I/O1 – I/O9	Data input/output
$\overline{CS}$	$\overline{CS}$	Chip select
WE	WE	Write enable
OE	OE	Output enable
V <sub>CC</sub>	V <sub>CC</sub>	Power supply
V <sub>SS</sub>	V <sub>SS</sub>	Ground
—	NC	No connection

**HITACHI**

Block Diagram



3

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +7.0	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>1</sup> to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0 <sup>2</sup> / 1.5 <sup>3</sup>	W
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Storage temperature under bias	T <sub>bias</sub>	-10 to +85	°C

- Note: 1. -2.5 V for pulse width (under shoot) ≤ 10 ns  
 2. at still air condition  
 3. at air flow ≥ 1.0 m/s

HITACHI

## HM628127H/HM629127H Series

### Function Table

CS	OE	WE	V <sub>CC</sub> current	I/O	Ref. cycle
H	X	X	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	H	H	I <sub>CC</sub>	High-Z	—
L	L	H	I <sub>CC</sub>	Output	Read cycle
L	X	L	I <sub>CC</sub>	Input	Write cycle

Note: 1. X: H or L

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage <sup>*2</sup>	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
	V <sub>IL</sub>	-0.5 <sup>*1</sup>	—	0.8	V

- Note: 1. -2.0 V for pulse width (under shoot) ≤ 10 ns  
2. The supply voltage with all V<sub>CC</sub> pins must be on the same level.  
The supply voltage with all V<sub>SS</sub> pins must be on the same level.

**HITACHI**

## HM628127H/HM629127H Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	I <sub>L</sub>	—	—	2	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	—	—	2	μA	V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	1
Operating power supply current	I <sub>CC</sub>	—	160	220	mA	15 ns cycle	$\overline{CS} = V_{IL}$ , I <sub>out</sub> = 0 mA Other inputs = V <sub>IH</sub> /V <sub>IL</sub>
		—	140	200	mA	17 ns cycle	
		—	130	180	mA	20 ns cycle	
		—	100	160	mA	25 ns cycle	
Standby power supply current	I <sub>SB</sub>	—	70	100	mA	15 ns cycle	$\overline{CS} = V_{IH}$ , Other inputs = V <sub>IH</sub> /V <sub>IL</sub>
		—	60	95	mA	17 ns cycle	
		—	50	90	mA	20 ns cycle	
		—	40	85	mA	25 ns cycle	
Standby power supply current (1)	I <sub>SB1</sub>	—	—	2	mA	V <sub>CC</sub> ≥ $\overline{CS}$ ≥ V <sub>CC</sub> - 0.2 V, 0 V ≤ V <sub>in</sub> ≤ 0.2 V or	
		—	—	0.1	mA	V <sub>CC</sub> ≥ V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2 V	L-version
Output voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA	
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4 mA	

Note: 1. Typical values are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.

### Capacitance (Ta = 25°C, f = 1.0 MHz)\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	8	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.




# HM628127H/HM629127H Series

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

## Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall times: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures




## Read Cycle

### HM628127H/HM629127H

Parameter	Symbol	-15		-17		-20		-25		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read cycle time	$t_{RC}$	15	—	17	—	20	—	25	—	ns
Address access time	$t_{AA}$	—	15	—	17	—	20	—	25	ns
Chip select access time	$t_{ACS}$	—	15	—	17	—	20	—	25	ns
Output enable to output valid	$t_{OE}$	—	8	—	8	—	10	—	12	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	5	—	ns
Chip select to output in low-Z	$t_{CLZ}$	3	—	3	—	3	—	3	—	ns
Output enable to output in low-Z	$t_{OLZ}$	1	—	1	—	1	—	1	—	ns
Chip deselect to output in high-Z	$t_{CHZ}$	—	7	—	7	—	7	—	7	ns
Output disable to output in high-Z	$t_{OHZ}$	—	7	—	7	—	7	—	7	ns

HITACHI

Read Timing Waveform\*3



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2. When CS and OE are low, Dout is low impedance.
  3. WE is high for read cycle.

3




## HM628127H/HM629127H Series

### Write Cycle


Parameter	Symbol	HM628127H/HM629127H								Unit
		-15		-17		-20		-25		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	15	—	17	—	20	—	25	—	ns
Address valid to end of write	$t_{AW}$	12	—	12	—	15	—	20	—	ns
Chip select to end of write	$t_{CW}$	10	—	10	—	12	—	15	—	ns
Write pulse width	$t_{WP}$	10	—	10	—	12	—	15	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns
Data to write time overlap	$t_{DW}$	8	—	8	—	10	—	12	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns
Write disable to output in low-Z	$t_{OW}$	3	—	3	—	3	—	3	—	ns
Write enable to output in high-Z	$t_{WHZ}$	—	7	—	7	—	7	—	7	ns

**HITACHI**



# HM628127H/HM629127H Series

## Write Timing Waveform (2) ( $\overline{CS}$ Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  must be high during transition except when the device is disabled with  $\overline{CS}$ .
  3. If  $\overline{CS}$  and  $\overline{OE}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.

HITACHI


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,
Data retention current	$I_{CCDR}$	—	2	$50^{*1}$	$\mu\text{A}$	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

**Low  $V_{CC}$  Data Retention Timing Waveform**



# HM621664H/HM621864H Series — Preliminary

65536-word × 16/18-bit High Speed CMOS Static RAM

The HM621664H/HM621864H is an asynchronous high speed static RAM organized as 64 kword × 16/18 bit. It realize high speed access time (15/17/20/25 ns) with employing 0.8 μm CMOS process and high speed circuit designing technology.

It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system.

The HM621664H/HM621864H is packaged in 400-mil 44-pin SOJ & TSOP-II for high density surface mounting.

## Features

- Single 5 V supply: 5 V ± 10%
- Access time 15/17/20/25 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- 400-mil 44-pin SOJ & TSOP-II package
- Center V<sub>CC</sub> and V<sub>SS</sub> type pinout

## Ordering Information


Type No.	Access time	Package
HM621664HJP-15	15 ns	400-mil 44-pin plastic SOJ (CP-44D)
HM621664HJP-17	17 ns	
HM621664HJP-20	20 ns	
HM621664HJP-25	25 ns	
HM621664HLJP-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621664HLJP-17	17 ns	
HM621664HLJP-20	20 ns	
HM621664HLJP-25	25 ns	
HM621864HJP-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621864HJP-17	17 ns	
HM621864HJP-20	20 ns	
HM621864HJP-25	25 ns	
HM621864HLJP-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621864HLJP-17	17 ns	
HM621864HLJP-20	20 ns	
HM621864HLJP-25	25 ns	
HM621664HHTT-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621664HHTT-17	17 ns	
HM621664HHTT-20	20 ns	
HM621664HHTT-25	25 ns	
HM621664HLTT-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621664HLTT-17	17 ns	
HM621664HLTT-20	20 ns	
HM621664HLTT-25	25 ns	
HM621864HHTT-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621864HHTT-17	17 ns	
HM621864HHTT-20	20 ns	
HM621864HHTT-25	25 ns	
HM621864HLTT-15	15 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM621864HLTT-17	17 ns	
HM621864HLTT-20	20 ns	
HM621864HLTT-25	25 ns	

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

**HITACHI**


## Pin Arrangement

**HM621664HJP (SOJ)**




(Top View)

**HM621664HTT  
(Normal Bend TSOP-II)**




(Top View)

**HM621864HJP (SOJ)**



(Top View)

**HM621864HTT  
(Normal Bend TSOP-II)**



(Top View)



---

## HM621664H/HM621864H Series

---

### Pin Description


#### Pin name

HM621664H	HM621864H	Function
A0 – A15	A0 – A15	Address
I/O1 – I/O8	I/O1 – I/O9	Input/output (lower byte)
I/O9 – I/O16	I/O10 – I/O18	Input/output (upper byte)
$\overline{CS}$	$\overline{CS}$	Chip select
$\overline{LB}$	$\overline{LB}$	Lower byte select
UB	UB	Upper byte select
WE	WE	Write enable
$\overline{OE}$	$\overline{OE}$	Output enable
V <sub>CC</sub>	V <sub>CC</sub>	Power supply
V <sub>SS</sub>	V <sub>SS</sub>	Ground
NC	NC	No connection

---

**HITACHI**

Block Diagram



3

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +7.0	V
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 <sup>1</sup> to $V_{CC} + 0.5$	V
Power dissipation	$P_T$	1.0 <sup>2</sup> / 1.5 <sup>3</sup>	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

- Note: 1. -2.5 V for pulse width (under shoot)  $\leq 10$  ns  
 2. at still air condition  
 3. at air flow  $\geq 1.0$  m/s

HITACHI



# HM621664H/HM621864H Series

## Function Table

CS	OE	WE	LB	UB	V <sub>CC</sub> current	I/O (Lower byte)	I/O (Upper byte)	Ref. cycle
H	X	X	X	X	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	High-Z	—
L	H	H	X	X	I <sub>CC</sub>	High-Z	High-Z	—
L	L	H	L	L	I <sub>CC</sub>	Output	Output	Read cycle
L	L	H	L	H	I <sub>CC</sub>	Output	High-Z	Read cycle
L	L	H	H	L	I <sub>CC</sub>	High-Z	Output	Read cycle
L	L	H	H	H	I <sub>CC</sub>	High-Z	High-Z	—
L	X	L	L	L	I <sub>CC</sub>	Input	Input	Write cycle
L	X	L	L	H	I <sub>CC</sub>	Input	High-Z	Write cycle
L	X	L	H	L	I <sub>CC</sub>	High-Z	Input	Write cycle
L	X	L	H	H	I <sub>CC</sub>	High-Z	High-Z	—

Note: 1. X: H or L

## Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage*2	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
	V <sub>IL</sub>	-0.5 *1	—	0.8	V

- Note: 1. -2.0 V for pulse width (under stoot) ≤ 10 ns  
 2. The supply voltage with all V<sub>CC</sub> pins must be on the same level.  
 The supply voltage with all V<sub>SS</sub> pins must be on the same level.

**HITACHI**

## HM621664H/HM621864H Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	I <sub>LI</sub>	—	—	2	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	—	—	2	μA	V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	1
Operating power supply current	I <sub>CC</sub>	—	190	260	mA	15 ns cycle	$\overline{CS} = V_{IL}$ , I <sub>out</sub> = 0 mA Other inputs = V <sub>IH</sub> /V <sub>IL</sub>
		—	175	240	mA	17 ns cycle	
		—	160	220	mA	20 ns cycle	
		—	145	200	mA	25 ns cycle	
Standby power supply current	I <sub>SB</sub>	—	70	100	mA	15 ns cycle	$\overline{CS} = V_{IH}$ , Other inputs = V <sub>IH</sub> /V <sub>IL</sub>
		—	60	95	mA	17 ns cycle	
		—	50	90	mA	20 ns cycle	
		—	40	85	mA	25 ns cycle	
Standby power supply current (1)	I <sub>SB1</sub>	—	—	2	mA	V <sub>CC</sub> ≥ $\overline{CS} \geq V_{CC} - 0.2$ V, 0 V ≤ V <sub>in</sub> ≤ 0.2 V or	L-version
		—	—	0.1	mA	V <sub>CC</sub> ≥ V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2 V	
Output voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA	
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4 mA	

Note: 1. Typical values are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.

### Capacitance (Ta = 25°C, f = 1.0 MHz)\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	8	pF	V <sub>I/O</sub> = 0 V


Note: 1. This parameter is sampled and not 100% tested.

# HM621664H/HM621864H Series

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

## Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall times: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures



## Read Cycle


		HM621664H/HM621864H								
		-15		-17		-20		-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	$t_{RC}$	15	—	17	—	20	—	25	—	ns
Address access time	$t_{AA}$	—	15	—	17	—	20	—	25	ns
Chip select access time	$t_{ACS}$	—	15	—	17	—	20	—	25	ns
Output enable to output valid	$t_{OE}$	—	8	—	8	—	10	—	12	ns
Byte select to output valid	$t_{LB}$ , $t_{UB}$	—	8	—	8	—	10	—	12	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	5	—	ns
Chip select to output in low-Z	$t_{CLZ}$	3	—	3	—	3	—	3	—	ns
Output enable to output in low-Z	$t_{OLZ}$	1	—	1	—	1	—	1	—	ns
Byte select to output in low-Z	$t_{LBLZ}$ , $t_{UBLZ}$	1	—	1	—	1	—	1	—	ns
Chip deselect to output in high-Z	$t_{CHZ}$	—	7	—	7	—	7	—	7	ns

**HITACHI**

## Read Cycle (cont)

		HM621664H/HM621864H								
		-15		-17		-20		-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output disable to output in high-Z	$t_{OHZ}$	—	7	—	7	—	7	—	7	ns
Byte deselect to output in high-Z	$t_{LBHZ}, t_{UBHZ}$	—	7	—	7	—	7	—	7	ns

## Read Timing Waveform \*3



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2. When CS, OE, and LB are low, Dout (lower byte) is low impedance.  
When CS, OE, and UB are low, Dout (upper byte) is low impedance.
  3. WE is high for read cycle.


# HM621664H/HM621864H Series

## Write Cycle

Parameter	Symbol	HM621664H/HM621864H								Unit
		-15		-17		-20		-25		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	t <sub>WC</sub>	15	—	17	—	20	—	25	—	ns
Address valid to end of write	t <sub>AW</sub>	12	—	12	—	15	—	20	—	ns
Chip select to end of write	t <sub>CW</sub>	10	—	10	—	12	—	15	—	ns
Write pulse width	t <sub>WP</sub>	10	—	10	—	12	—	15	—	ns
Byte select to end of write	t <sub>LBW</sub> , t <sub>UBW</sub>	10	—	10	—	12	—	15	—	ns
Address setup time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns
Write recovery time	t <sub>WR</sub>	0	—	0	—	0	—	0	—	ns
Data to write time overlap	t <sub>DW</sub>	8	—	8	—	10	—	12	—	ns
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns
Write disable to output in low-Z	t <sub>OW</sub>	3	—	3	—	3	—	3	—	ns
Write enable to output in high-Z	t <sub>WHZ</sub>	—	7	—	7	—	7	—	7	ns

**HITACHI**


Write Timing Waveform (1) ( $\overline{WE}$  Controlled)




3

# HM621664H/HM621864H Series

## Write Timing Waveform (2) ( $\overline{CS}$ Controlled)



## Write Timing Waveform (3) ( $\overline{LB}$ , $\overline{UB}$ Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  must be high during address transition except when the device is disabled with  $\overline{CS}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
  3. If  $\overline{CS}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , and  $\overline{UB}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  4. If the  $\overline{CS}$  or  $\overline{LB}$  or  $\overline{UB}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.

**HITACHI**


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,
Data retention current	$I_{CCDR}$	—	2	$50^{*1}$	$\mu\text{A}$	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

**Low  $V_{CC}$  Data Retention Timing Waveform**



3



32,768-word × 8-bit High Speed Static Access Memory

**3.3 V Supply**

## Description

The HM62W832 series is Hitachi's new 256K Fast Static RAM with a 32,768-word × 8 bit organization, with an access time of 20 and 25 ns. This 3.3 volt part has low power dissipation which makes it ideal for portable applications. The HM62W832 series will be manufactured on Hitachi's advanced production lines using CMOS technology.


## Features

- 32,768-word × 8-bit organization
- Fast access times 20/25 ns
- Single 3.3V power supply
- Low power dissipation
- Completely static memory—no timing strobe needed

## Ordering Information

32K × 8 Type No.	Access time	Package
HM62W832-20	20 ns	300mil
HM62W832-25	25 ns	28 pin SOJ

## Pin Arrangement



## Pin Description

Pin Name	Function
A	Address Input
I/O	Data Input/Output
WE	Byte Write Enable
CS	Chip Select
OE	Output Enable
VCC	+3.3V Power Supply
VSS	Ground

Note: Product Preview: This document contains information on a product under development. Hitachi reserves the right to change or discontinue the product without notice.

**HITACHI**

# HM62W8127H Series

# HM62W9127H Series

Preliminary

## 131072-word × 8/9-bit High Speed CMOS Static RAM

The HM62W8127H/HM62W9127H is an asynchronous 3.3 V operation high speed static RAM organized as 128 kword × 8/9 bit. It realize high speed access time (25/30/35/45 ns) with employing 0.8 μm CMOS process and high speed circuit designing technology.

It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system.

The HM62W8127H/HM62W9127H is packaged in 400-mil 32/36-pin SOJ for high density surface mounting.

### Features

- Single 3.3 V supply: 3.3 V ± 0.3 V
- Access time 25/30/35/45 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly CMOS compatible
  - All inputs and outputs
- 400-mil 32/36-pin SOJ package
- Center  $V_{CC}$  and  $V_{SS}$  type pinout

### Ordering Information

Type No.	Access time	Package
HM62W8127HJP-25	25 ns	400-mil 32-pin plastic SOJ (CP-32DB)
HM62W8127HJP-30	30 ns	
HM62W8127HJP-35	35 ns	
HM62W8127HJP-45	45 ns	
HM62W8127HLJP-25	25 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM62W8127HLJP-30	30 ns	
HM62W8127HLJP-35	35 ns	
HM62W8127HLJP-45	45 ns	
HM62W9127HJP-25	25 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM62W9127HJP-30	30 ns	
HM62W9127HJP-35	35 ns	
HM62W9127HJP-45	45 ns	
HM62W9127HLJP-25	25 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM62W9127HLJP-30	30 ns	
HM62W9127HLJP-35	35 ns	
HM62W9127HLJP-45	45 ns	


3

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

HITACHI

# HM62W8127H/HM62W9127H Series

## Pin Arrangement




## Pin Description

### Pin name

HM62W8127H	HM62W9127H	Function
A0 – A16	A0 – A16	Address
I/O1 – I/O8	I/O1 – I/O9	Data input/output
$\overline{CS}$	$\overline{CS}$	Chip select
$\overline{WE}$	$\overline{WE}$	Write enable
$\overline{OE}$	$\overline{OE}$	Output enable
V <sub>CC</sub>	V <sub>CC</sub>	Power supply
V <sub>SS</sub>	V <sub>SS</sub>	Ground
—	NC	No connection

**HITACHI**

Block Diagram



3

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +4.6	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 *1 to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0	V
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Storage temperature under bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. -2.5 V for pulse width (under shoot) ≤ 10 ns

## HM62W8127H/HM62W9127H Series

### Function Table

$\overline{CS}$	$\overline{OE}$	$\overline{VE}$	$V_{CC}$ current	I/O	Ref. cycle
H	X	X	$I_{SB}, I_{SB1}$	High-Z	—
L	H	H	$I_{CC}$	High-Z	—
L	L	H	$I_{CC}$	Output	Read cycle
L	X	L	$I_{CC}$	Input	Write cycle

Note: 1. X: H or L

### Recommended DC Operating Conditions ( $T_a = 0$ to $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage <sup>*2</sup>	$V_{CC}$	3.0	3.3	3.6	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V
	$V_{IL}$	$-0.3$ <sup>*1</sup>	—	0.8	V

- Note: 1.  $-2.0$  V for pulse width (under shoot)  $\leq 10$  ns  
 2. The supply voltage with all  $V_{CC}$  pins must be on the same level.  
 The supply voltage with all  $V_{SS}$  pins must be on the same level.

## HM62W8127H/HM62W9127H Series

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions	Notes
Input leakage current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output leakage current	$ I_{LO} $	—	—	2	$\mu\text{A}$	$V_{I/O} = V_{SS}$ to $V_{CC}$	1
Operating power supply current	$I_{CC}$	—	60	100	$\text{mA}$	25 ns cycle	$\overline{CS} = V_{IL}$ , $I_{out} = 0 \text{ mA}$ Other inputs $= V_{IH}/V_{IL}$
		—	50	90	$\text{mA}$	30 ns cycle	
		—	45	85	$\text{mA}$	35 ns cycle	
		—	40	80	$\text{mA}$	45 ns cycle	
Standby power supply current	$I_{SB}$	—	20	40	$\text{mA}$	25 ns cycle	$\overline{CS} = V_{IH}$ , Other inputs $= V_{IH}/V_{IL}$
		—	18	35	$\text{mA}$	30 ns cycle	
		—	15	30	$\text{mA}$	35 ns cycle	
		—	13	25	$\text{mA}$	45 ns cycle	
Standby power supply current (1)	$I_{SB1}$	—	—	1	$\text{mA}$	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,	L-version
		—	—	0.06	$\text{mA}$	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$ or $V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$	
Output voltage	$V_{OL1}$	—	—	0.2	$\text{V}$	$I_{OL1} = 0.1 \text{ mA}$	
	$V_{OL2}$	—	—	0.4	$\text{V}$	$I_{OL2} = 2 \text{ mA}$	
	$V_{OH1}$	$V_{CC} - 0.2$	—	—	$\text{V}$	$I_{OH1} = -0.1 \text{ mA}$	
	$V_{OH2}$	2.4	—	—	$\text{V}$	$I_{OH2} = -2 \text{ mA}$	

Note: 1. Typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0 \text{ MHz}$ )\*<sup>1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	$\text{pF}$	$V_{in} = 0 \text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	8	$\text{pF}$	$V_{I/O} = 0 \text{ V}$

Note: 1. This parameter is sampled and not 100% tested.




# HM62W8127H/HM62W9127H Series

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ , unless otherwise noted.)

## Test Conditions

- Input pulse levels: 2.4 V/0.4 V
- Input rise and fall times: 3 ns
- Input and output timing reference levels: 1.4 V
- Output load: See figures




## Read Cycle

		HM62W8127H/HM62W9127H								
		-25		-30		-35		-45		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	$t_{RC}$	25	—	30	—	35	—	45	—	ns
Address access time	$t_{AA}$	—	25	—	30	—	35	—	45	ns
Chip select access time	$t_{ACS}$	—	25	—	30	—	35	—	45	ns
Output enable to output valid	$t_{OE}$	—	15	—	15	—	20	—	25	ns
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	5	—	ns
Chip select to output in low-Z	$t_{CLZ}$	5	—	5	—	5	—	5	—	ns
Output enable to output in low-Z	$t_{OLZ}$	1	—	1	—	1	—	1	—	ns
Chip deselect to output in high-Z	$t_{CHZ}$	—	12	—	12	—	12	—	12	ns
Output disable to output in high-Z	$t_{OHZ}$	—	12	—	12	—	12	—	12	ns

HITACHI

Read Timing Waveform \*3



3

- Notes:
1. Transition is measured  $\pm 200$  mV from steady state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2. When  $\overline{CS}$  and  $\overline{OE}$  are low, Dout is low impedance.
  3.  $\overline{WE}$  is high for read cycle.




# HM62W8127H/HM62W9127H Series

## Write Cycle

Parameter	Symbol	HM62W8127H/HM62W9127H								Unit
		-25		-30		-35		-45		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	25	—	30	—	35	—	45	—	ns
Address valid to end of write	$t_{AW}$	20	—	20	—	25	—	30	—	ns
Chip select to end of write	$t_{CW}$	20	—	20	—	25	—	30	—	ns
Write pulse width	$t_{WP}$	20	—	20	—	25	—	30	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns
Data to write time overlap	$t_{DW}$	15	—	15	—	20	—	25	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns
Write disable to output in low-Z	$t_{OW}$	5	—	5	—	5	—	5	—	ns
Write enable to output in high-Z	$t_{WHZ}$	—	12	—	12	—	12	—	12	ns

**HITACHI**


Write Timing Waveform (1) ( $\overline{WE}$  Controlled)



3

# HM62W8127H/HM62W9127H Series

## Write Timing Waveform (2) ( $\overline{\text{CS}}$ Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{\text{WE}}$  must be high during transition except when the device is disabled with  $\overline{\text{CS}}$ .
  3. If  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  4. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, output remains a high impedance state.

**HITACHI**


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,
Data retention current	$I_{CCDR}$	—	2	$50^{*1}$	$\mu\text{A}$	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

**Low  $V_{CC}$  Data Retention Timing Waveform**



3

# HM62W1664H Series

# HM62W1864H Series

Preliminary

65536-word × 16/18-bit High Speed CMOS Static RAM

The HM62W1664H/HM62W1864H is an asynchronous 3.3 V operation high speed static RAM organized as 64 kword × 16/18 bit. It realize high speed access time (25/30/35/45 ns) with employing 0.8 μm CMOS process and high speed circuit designing technology.

It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system.

The HM62W1664H/HM62W1864H is packaged in 400-mil 44-pin SOJ & TSOP-II for high density surface mounting.

## Features

- Single 3.3 V supply: 3.3 V ± 0.3 V
- Access time 25/30/35/45 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly CMOS compatible
  - All inputs and outputs
- 400-mil 44-pin SOJ & TSOP-II package
- Center V<sub>CC</sub> and V<sub>SS</sub> type pinout

## Ordering Information


Type No.	Access time	Package
HM62W1664HJP-25	25 ns	400-mil 44-pin plastic SOJ (CP-44D)
HM62W1664HJP-30	30 ns	
HM62W1664HJP-35	35 ns	
HM62W1664HJP-45	45 ns	
HM62W1664HLJP-25	25 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM62W1664HLJP-30	30 ns	
HM62W1664HLJP-35	35 ns	
HM62W1664HLJP-45	45 ns	
HM62W1864HJP-25	25 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM62W1864HJP-30	30 ns	
HM62W1864HJP-35	35 ns	
HM62W1864HJP-45	45 ns	
HM62W1864HLJP-25	25 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM62W1864HLJP-30	30 ns	
HM62W1864HLJP-35	35 ns	
HM62W1864HLJP-45	45 ns	
HM62W1664HTT-25	25 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM62W1664HTT-30	30 ns	
HM62W1664HTT-35	35 ns	
HM62W1664HTT-45	45 ns	
HM62W1664HLTT-25	25 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM62W1664HLTT-30	30 ns	
HM62W1664HLTT-35	35 ns	
HM62W1664HLTT-45	45 ns	
HM62W1864HTT-25	25 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM62W1864HTT-30	30 ns	
HM62W1864HTT-35	35 ns	
HM62W1864HTT-45	45 ns	
HM62W1864HLTT-25	25 ns	400-mil 44-pin plastic TSOP-II normal bend type (TTP-44DE)
HM62W1864HLTT-30	30 ns	
HM62W1864HLTT-35	35 ns	
HM62W1864HLTT-45	45 ns	

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

HITACHI


## Pin Arrangement

**HM62W1664HJP (SOJ)**




(Top View)

**HM62W1664HTT (Normal Bend TSOP-II)**




(Top View)

**HM62W1864HJP (SOJ)**



(Top View)

**HM62W1864HTT (Normal Bend TSOP-II)**



(Top View)

## HM62W1664H/HM62W1864H Series


### Pin Description

#### Pin name

HM62W1664H	HM62W1864H	Function
A0 – A15	A0 – A15	Address
I/O1 – I/O8	I/O1 – I/O9	Input/output (lower byte)
I/O9 – I/O16	I/O10 – I/O18	Input/output (upper byte)
$\overline{\text{CS}}$	$\overline{\text{CS}}$	Chip select
LB	LB	Lower byte select
UB	UB	Upper byte select
WE	WE	Write enable
$\overline{\text{OE}}$	$\overline{\text{OE}}$	Output enable
V <sub>CC</sub>	V <sub>CC</sub>	Power supply
V <sub>SS</sub>	V <sub>SS</sub>	Ground
NC	NC	No connection

**HITACHI**

## Block Diagram



## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +4.6	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 *1 to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Storage temperature under bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. -2.5 V for pulse width (under stoot) ≤ 10 ns

**HITACHI**



# HM62W1664H/HM62W1864H Series

## Function Table

CS	OE	WE	LB	UB	V <sub>CC</sub> current	I/O (Lower byte)	I/O (Upper byte)	Ref. cycle
H	X	X	X	X	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	High-Z	—
L	H	H	X	X	I <sub>CC</sub>	High-Z	High-Z	—
L	L	H	L	L	I <sub>CC</sub>	Output	Output	Read cycle
L	L	H	L	H	I <sub>CC</sub>	Output	High-Z	Read cycle
L	L	H	H	L	I <sub>CC</sub>	High-Z	Output	Read cycle
L	L	H	H	H	I <sub>CC</sub>	High-Z	High-Z	—
L	X	L	L	L	I <sub>CC</sub>	Input	Input	Write cycle
L	X	L	L	H	I <sub>CC</sub>	Input	High-Z	Write cycle
L	X	L	H	L	I <sub>CC</sub>	High-Z	Input	Write cycle
L	X	L	H	H	I <sub>CC</sub>	High-Z	High-Z	—

Note: 1. X: H or L

## Recommended DC Operating Conditions (T<sub>a</sub> = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage <sup>*2</sup>	V <sub>CC</sub>	3.0	3.3	3.6	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> + 0.3	V
	V <sub>IL</sub>	-0.3 <sup>*1</sup>	—	0.8	V

- Note: 1. -2.0 V for pulse width (under stoot) ≤ 10 ns  
 2. The supply voltage with all V<sub>CC</sub> pins must be on the same level.  
 The supply voltage with all V<sub>SS</sub> pins must be on the same level.

**HITACHI**

## HM62W1664H/HM62W1864H Series

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output leakage current	$ I_{LO} $	—	—	2	$\mu\text{A}$	$V_{I/O} = V_{SS}$ to $V_{CC}$	1
Operating power supply current	$I_{CC}$	—	90	120	$\text{mA}$	25 ns cycle	$\overline{CS} = V_{IL}$ , $I_{out} = 0 \text{ mA}$ Other inputs $= V_{IH}/V_{IL}$
		—	80	110	$\text{mA}$	30 ns cycle	
		—	70	100	$\text{mA}$	35 ns cycle	
		—	60	90	$\text{mA}$	45 ns cycle	
Standby power supply current	$I_{SB}$	—	20	40	$\text{mA}$	25 ns cycle	$\overline{CS} = V_{IH}$ , Other inputs $= V_{IH}/V_{IL}$
		—	18	35	$\text{mA}$	30 ns cycle	
		—	15	30	$\text{mA}$	35 ns cycle	
		—	13	25	$\text{mA}$	45 ns cycle	
Standby power supply current (1)	$I_{SB1}$	—	—	1	$\text{mA}$	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$ or	L-version
		—	—	0.06	$\text{mA}$	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$	
Output voltage	$V_{OL1}$	—	—	0.2	$\text{V}$	$I_{OL1} = 0.1 \text{ mA}$	
	$V_{OL2}$	—	—	0.4	$\text{V}$	$I_{OL2} = 2 \text{ mA}$	
	$V_{OH1}$	$V_{CC} - 0.2$	—	—	$\text{V}$	$I_{OH1} = -0.1 \text{ mA}$	
	$V_{OH2}$	2.4	—	—	$\text{V}$	$I_{OH2} = -2 \text{ mA}$	

Note: 1. Typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0 \text{ MHz}$ )\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	$\text{pF}$	$V_{in} = 0 \text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	8	$\text{pF}$	$V_{I/O} = 0 \text{ V}$

Note: 1. This parameter is sampled and not 100% tested.


**HITACHI**

# HM62W1664H/HM62W1864H Series

AC Characteristics (Ta = 0 to +70°C, VCC = 3.3 V ± 0.3 V, unless otherwise noted.)

## Test Conditions

- Input pulse levels: 2.4 V / 0.4 V
- Input rise and fall times: 3 ns
- Input and output timing reference levels: 1.4 V
- Output load: See figures



## Read Cycle

### HM62W1664H/HM62W1864H


Parameter	Symbol	HM62W1664H/HM62W1864H								Unit
		-25		-30		-35		-45		
		Min	Max	Min	Max	Min	Max	Min	Max	
Read cycle time	t <sub>RC</sub>	25	—	30	—	35	—	45	—	ns
Address access time	t <sub>AA</sub>	—	25	—	30	—	35	—	45	ns
Chip select access time	t <sub>ACS</sub>	—	25	—	30	—	35	—	45	ns
Output enable to output valid	t <sub>OE</sub>	—	15	—	15	—	20	—	25	ns
Byte select to output valid	t <sub>LB</sub> , t <sub>UB</sub>	—	15	—	15	—	20	—	25	ns
Output hold from address change	t <sub>OH</sub>	5	—	5	—	5	—	5	—	ns
Chip select to output in low-Z	t <sub>CLZ</sub>	5	—	5	—	5	—	5	—	ns
Output enable to output in low-Z	t <sub>OLZ</sub>	1	—	1	—	1	—	1	—	ns
Byte select to output in low-Z	t <sub>LBLZ</sub> , t <sub>UBLZ</sub>	1	—	1	—	1	—	1	—	ns
Chip deselect to output in high-Z	t <sub>CHZ</sub>	—	12	—	12	—	12	—	12	ns

HITACHI

## Read Cycle (cont)

		HM62W1664H/HM62W1864H								
		-25		-30		-35		-45		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output disable to output in high-Z	$t_{OHZ}$	—	12	—	12	—	12	—	12	ns
Byte deselect to output in high-Z	$t_{LBHZ}, t_{UBHZ}$	—	12	—	12	—	12	—	12	ns

## Read Timing Waveform \*3



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2. When  $\overline{CS}$ ,  $\overline{OE}$ , and  $\overline{LB}$  are low, Dout (lower byte) is low impedance.  
When  $\overline{CS}$ ,  $\overline{OE}$ , and  $\overline{UB}$  are low, Dout (upper byte) is low impedance.
  3.  $\overline{WE}$  is high for read cycle.


## HM62W1664H/HM62W1864H Series

### Write Cycle

Parameter	Symbol	HM62W1664H/HM62W1864H								Unit
		-25		-30		-35		-45		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	25	—	30	—	35	—	45	—	ns
Address valid to end of write	$t_{AW}$	20	—	20	—	25	—	30	—	ns
Chip select to end of write	$t_{CW}$	20	—	20	—	25	—	30	—	ns
Write pulse width	$t_{WP}$	20	—	20	—	25	—	30	—	ns
Byte select to end of write	$t_{LBW}, t_{UBW}$	20	—	20	—	25	—	30	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns
Data to write time overlap	$t_{DW}$	15	—	15	—	20	—	25	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns
Write disable to output in low-Z	$t_{OW}$	5	—	5	—	5	—	5	—	ns
Write enable to output in high-Z	$t_{WHZ}$	—	12	—	12	—	12	—	12	ns

**HITACHI**


Write Timing Waveform (1) ( $\overline{WE}$  Controlled)




3

# HM62W1664H/HM62W1864H Series

## Write Timing Waveform (2) ( $\overline{CS}$ Controlled)



## Write Timing Waveform (3) ( $\overline{LB}$ , $\overline{UB}$ Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  must be high during address transition except when the device is disabled with  $\overline{CS}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
  3. If  $\overline{CS}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , and  $\overline{UB}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  4. If the  $\overline{CS}$  or  $\overline{LB}$  or  $\overline{UB}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.

**HITACHI**

# HM62W1664H/HM62W1864H Series


## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,
Data retention current	$I_{CCDR}$	—	2	$50^*1$	$\mu\text{A}$	$V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

### Low $V_{CC}$ Data Retention Timing Waveform



3



**HITACHI**

3-114

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

# SECTION 4

## APPLICATION SPECIFIC STATIC RAMs

**HITACHI**

## 262144-word × 4-bit I/O Separate Clocked Random Access Memory

### Features

- 262144-word × 4-bit organization
- Directly TTL compatible input and output
- Choice of 5.0V or 3.3V power supply for output buffers
- Completely static memory
- Access time: from clock: 5/6ns (max)
- Cycle time: 10/12ns (min)
- Inputs registered on chip
- Outputs registered on chip
- Revolutionary pin arrangement
- 400mil 36pin Plastic SOJ


### Ordering Information

Type No.	Organi- zation	Access time	Package
HM67A4257JP-10	256K×4	10ns	400mil 36pin Plastic SOJ)
HM67A4257JP-12		12ns	(CP-36DB)

### Pin Description


Pin Name	Function
A	Address Input
D	Data Input
Q	Data Output
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
CLK	Clock Input
VCC	+5V Power Supply
VCCO	Output Buffer Power Supply
VSSO	Output Buffer Ground
VSS	Ground
NC	Not Connect

### Pin Arrangement



Note: Product Preview: This document contains information on a product under development. Hitachi reserves the right to change or discontinue the product without notice.

Block Diagram



Truth Table

Input			CLK	Mode	V <sub>CC</sub> Current	Output	Ref. Cycle
$\overline{CS}$	$\overline{WE}$	$\overline{OE}$					
H	X	X		Not Selected	$I_{SB}, I_{SB1}$	High Z	-
L	H	H		Output Disable	$I_{CC}, I_{CC1}$	High Z	-
L	H	L		Read	$I_{CC}, I_{CC1}$	Data Out	Read Cycle
L	L	H		Write	$I_{CC}, I_{CC1}$	High Z	Write Cycle
L	L	L					

### Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply Voltage <sup>1)</sup>	V <sub>CC</sub>	- 0.5 to +7.0	V
Voltage on any pin relative to V <sub>SS</sub> <sup>1)</sup>	V <sub>T</sub>	- 0.5 to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg</sub> (Bias)	- 10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to +125	°C

Notes 1) With respect to V<sub>SS</sub> = V<sub>SS0</sub>

Under the dc and ac specifications shown in the Tables, this device is tested under the minimum transverse air flow exceeding 500 linear feet per minute.

### Recommended DC Operating Conditions (0°C ≤ Ta ≤ 70°C)

Item	Symbol	min	typ	max	Unit
	V <sub>CC</sub>	4.5	5.0	5.5	V
Supply Voltage <u>5V TTL Compatible</u>	V <sub>CC0</sub>	4.5	5.0	5.5	V
<u>3.3V TTL Compatible</u>		3.0	3.3	3.6	V
	V <sub>SS</sub> , V <sub>SSr</sub>	0.0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-1.0	-	0.8	V



### DC and Operating Characteristics

(V<sub>CC</sub> = 5.0 V ± 10%, V<sub>CC0</sub> = 5.0V ± 10% or 3.3 V ± 0.3V, V<sub>SS</sub> = V<sub>SS0</sub> = 0 V, Ta = 0 to +70°C)

Item	Symbol	Test Conditions	-10		-12		Unit
			min	max	min	max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-	2	-	2	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $\overline{WE} = V_{IL}$ V <sub>I/O</sub> = 0 V to V <sub>CC0</sub>	-	10	-	10	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA	-	120	-	120	mA
Average Operating Current	I <sub>CC1</sub>	min. cycle, I <sub>I/O</sub> = 0 mA	-	200	-	190	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS} = V_{IH}$	-	40	-	40	mA
	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC} - 0.2 V$ V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V	-	30	-	30	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	-	0.4	-	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = - 4 mA	2.4	-	2.4	-	V

HITACHI

## HM67A4257 Series

### AC Characteristics

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{CCO} = 5.0\text{ V} \pm 10\%$  or  $3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = V_{SSO} = 0\text{ V}$ ,  
 $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise noted.)

#### • Read and Write Cycle

Item	Symbol	-10		-12		Unit
		min	max	min	max	
Clock Pulse Width "H"	$t_{WH}$	4	-	5	-	ns
Clock Pulse Width "L"	$t_{WL}$	4	-	5	-	ns
Cycle Time	$t_{CYC}$	10	-	12	-	ns
Address Setup Time	$t_{SA}$	2	-	2	-	ns
Address Hold Time	$t_{HA}$	2	-	2	-	ns
Chip Select Setup Time	$t_{SCS}$	2	-	2	-	ns
Chip Select Hold Time	$t_{HCS}$	2	-	2	-	ns
Write Enable Setup Time	$t_{SWE}$	2	-	2	-	ns
Write Enable Hold Time	$t_{HWE}$	2	-	2	-	ns
Output Enable Setup Time	$t_{SOE}$	2	-	2	-	ns
Output Enable Hold Time	$t_{HOE}$	2	-	2	-	ns
Clock to Output in High Z	$t_{CHZ}^{1)}$	-	5	-	6	ns
Data Setup Time	$t_{SDI}$	2	-	2	-	ns
Data Hold Time	$t_{HDI}$	2	-	2	-	ns
Output Delay Time	$t_{DR}$	-	5	-	6	ns

Notes 1) Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Load(B).

**HITACHI**


Capacitance (Ta = 25°C, f = 1MHz)

Item	Symbol	max	Unit	Test Condition
Input Capacitance	C <sub>IN</sub> <sup>1)</sup>	6	pF	V <sub>IN</sub> = 0 V
Output Capacitance	C <sub>OUT</sub> <sup>1)</sup>	10	pF	V = 0 V

Notes 1) This parameter is sampled and not 100% tested.

AC Test Conditions

- Input pulse levels: V<sub>SS</sub> to 3.0 V
- Input timing reference levels: 1.5 V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5 V







# HM67A4257 Series

## Timing Waveforms

### Read Cycle



### Write Cycle



**HITACHI**

# HM62A9128/8128 Series

131072-word × 9 (8)-bit Synchronous Cache SRAM

## Features

- For high speed cache memory applications
- Pipeline access capability with on-chip address, strobe and I/O resistors
- Organization: 128 kword × 9(8) bit
- SOJ - 32-pin
- TTL I/O


## Main Characteristics

Item	Spec.	Remarks
Clock cycle time	20 ns (min)	
Clock to data valid	10 ns (max)	
Power dissipation	825 mW (max)	50 MHz

## Ordering Information

Type No.	Clock cycle time	Package
HM62A9128JP-20	20 ns	32-pin SOJ
HM62A8128JP-20	20 ns	(CP-32D)

## Pin Arrangement



## Pin Description


Pin name	Function
A0 – A16	Address
I/O0 – I/O8	Input/output
WE	Write enable
OE	Output enable
CE	Chip enable
CLK	Clock input
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NC	No connection (for × 8)

4

HITACHI

# HM62A9128/8128 Series

## Block Diagram



## Function Table


### Truth Table

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Din	CLK	SRAM mode	Next cycle Dout	Ref. cycle
H	X	X	X	↗	Not selected	High-Z	Read cycle
L	H	H	X	↗	Not selected	High-Z	
L	L	H	X	↗	Read	Read data	Read cycle
L	H	L	Data	↗	Write	High-Z	Write cycle
L	L	L	Data	↗	Write	High-Z	

- Note: 1. After power-on ( $V_{CC}$  in specification), CLK will be active for 10 cycles before any operation starts.  
 2.  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$  and  $\overline{\text{WE}}$  will be in specification for at least 2 cycles before the first operation starts.  
 3. When the write after the read, the wait status more than 2cycles should be inserted due to the avoidance of data collision.

**HITACHI**

**Registers**

CLK	Mode	Register output
	Load	Register input
L or H	Hold	Not changed

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 to +7.0	V
Operating temperature range	$T_{opr}$	0 to +70	°C
Storage temperature range (with bias)	$T_{stg} (bias)$	-10 to +85	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
	$V_{SS}$	0	0	0	V	
Input voltage	$V_{IH}$	2.2	—	6.0	V	
	$V_{IL}$	-0.5	—	0.8	V	1

Note: 1. -2.0 V for pulse width  $\leq 10$  ns

## HM62A9128/8128 Series

DC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{in} = V_{SS}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	10	$\mu\text{A}$	Dout High-Z state $V_{I/O} = V_{SS}$ to $V_{CC}$
Average operating current	$I_{CC1}$	—	—	150	mA	Min. cycle, $\overline{CE} = V_{IL}$ Duty: 100%, $I_{I/O} = 0\text{ mA}$
Standby power supply current	$I_{SB}$	—	—	110	mA	$CLK \leq V_{IL}$ , Min. cycle
	$I_{SB1}$	—	—	10	mA	Power standby, $CLK \leq 0.2\text{ V}$ , $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ $V_{in} \leq 0.2\text{ V}$ or $V_{in} \geq V_{CC} - 0.2\text{ V}$
Output low voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 8\text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	—	V	$I_{OH} = -4\text{ mA}$

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	6	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O} = 0\text{ V}$


Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

AC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10%)

Test Conditions

- Input pulse levels: VSS to 3.0 V
- Input rise and fall times: 2 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figure



Read and Write Cycle


Parameter	Symbol	Min	Max	Unit	Notes
Clock cycle time	t <sub>CC</sub>	20	—	ns	3
Clock high pulse width	t <sub>CH</sub>	5	—	ns	
Clock low pulse width	t <sub>CL</sub>	5	—	ns	
Input setup time (address, data, strobes)	t <sub>IS</sub>	3	—	ns	
Input hold time (address, data, strobes)	t <sub>IH</sub>	1	—	ns	
Clock to output data valid	t <sub>AC</sub>	—	10	ns	
Output data hold from clock	t <sub>OH</sub>	3	—	ns	
Clock to output in Low-Z	t <sub>LZ</sub>	0	—	ns	1, 2
Clock to output in High-Z	t <sub>HZ</sub>	—	10	ns	1, 2

- Notes: 1. Transition is measured ±200 mV from steady state voltage with Load (B).  
 2. This parameter is sampled and not 100% tested.  
 3. The rise time and fall time of CLK: 10 ns(max.)

# HM62A9128/8128 Series


## Timing Waveforms

### Read Cycle



HITACHI

Write/Read Cycle




4




# HM62A9128/8128 Series

## Pipelined Read Cycle




**HITACHI**

Pipelined Write Cycle



# HM62A9128/8128 Series

## Alternate Read/Write/Read Cycle



**HITACHI**

1048576-words × 4-bits I/O Separate Clocked Random Access Memory


## Features

- 1048576-words × 4-bits organization
- Directly TTL compatible input and output
- Choice of 5.0 V or 3.3 V power supplies for output buffers
- Completely static memory
- Access time from clock: 8 ns (max)
- Cycle time: 15 ns/18 ns (min)
- Inputs registered on chip
- Outputs registered on chip
- Revolutionary pin arrangement
- 400 mil 36 pin Plastic SOJ or TSOP (II)

## Ordering Informations

Type No.	Cycle time	Package
HM67A4101JP-15	15 ns	400 mil 36-pin SOJ
HM67A4101JP-18	18 ns	(CP-36DB)
HM67A4101TT-15	15 ns	400 mil 36-pin TSOP (II)
HM67A4101TT-18	18 ns	(TTP-36DA)

## Pin Arrangement



Note: This document contains information on a product under development.  
Hitachi reserves the right to change or discontinue the product without notice.

---

## HM67A4101 Series

---

### Pin Description

Pin name	Function
A0–A19	Address input
D0–D3	Data input
Q0–Q3	Data output
WE	Write enable
$\overline{\text{CS}}$	Chip select
NC	No connection
CLK	Clock input
V <sub>CC</sub>	+5 V power supply
V <sub>CCO</sub>	Output buffer power supply
V <sub>SSO</sub>	Output buffer ground
V <sub>SS</sub>	Ground

**HITACHI**

## 524,288-word × 8/9-bit High Speed Synchronous Static Access Memory

### Description

The HM67A8/9512 series is Hitachi's new 4Mb synchronous Fast Static RAM with a 524,288-word × 8/9 bit organization. The HM67A8/9512 has a super fast access time of 10/12ns. This series is manufactured on Hitachi's advanced 0.5μm production lines using Bi-CMOS technology.

### Features

- 524,288-word × 8/9-bit organization
- Super fast cycle time 10/12ns
- Single 5.0V power supply
- VCCO: 5.0V or 3.3V option
- Low power dissipation
- 0.5 μm Bi-CMOS technology
- Surface mount package


### Ordering Information

512K × 8 Type No.	Access time	Package
HM67A8512-10	10ns	400mil 36 pin SOJ
HM67A8512-12	12ns	
HM67A8512-15	15ns	
<hr/>		
HM67A9512-10	10ns	400mil 36 pin SOJ
HM67A9512-12	12ns	
HM67A9512-15	15ns	

### Pin Description

Pin Name	Function
A	Address Input
I/O	Data Input/Output
WE	Byte Write Enable
CS	Chip Select
CLK	Clock
OE	Output Enable
VCC, VCCO	+3.3V power supply
VSS, VSSO	Ground

### Pin Arrangement



Note: Product Preview: This document contains information on a product under development. Hitachi reserves the right to change or discontinue the product without notice.

**HITACHI**

# SECTION 5

## **MEDIUM SPEED BYTE WIDE STATIC RAMs**

- 5.0 V Supply
- 3.0 V & 3.3 V Supply



**HITACHI**

# HM6264A Series

5.0 V Supply

8192-word × 8-bit High Speed CMOS Static RAM

## Features

- Low-power standby
  - 0.1 mW (typ)
  - 10 μW (typ) L-/LL-version
- Low power operation
  - 15 mW/MHz (typ)
- Fast access time
  - 100/120/150 ns (max)
- Single +5 V supply
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle time
- Common data input and output, three-state output
- Directly TTL compatible
  - All inputs and outputs
- Battery back up operation capability (L-/LL-version)

## Ordering Information

Type No.	Access time	Package
HM6264AP-10	100 ns	600-mil, 28-pin plastic DIP
HM6264AP-12	120 ns	(DP-28)
HM6264AP-15	150 ns	
HM6264ALP-10	100 ns	
HM6264ALP-12	120 ns	
HM6264ALP-15	150 ns	
HM6264ALP-10L	100 ns	
HM6264ALP-12L	120 ns	
HM6264ALP-15L	150 ns	


Type No.	Access time	Package
HM6264ASP-10	100 ns	300-mil, 28-pin plastic DIP
HM6264ASP-12	120 ns	(DP-28N)
HM6264ASP-15	150 ns	
HM6264ALSP-10	100 ns	
HM6264ALSP-12	120 ns	
HM6264ALSP-15	150 ns	
HM6264ALSP-10L	100 ns	
HM6264ALSP-12L	120 ns	
HM6264ALSP-15L	150 ns	
HM6264AFP-10	100 ns	28-pin plastic SOP <sup>*1</sup>
HM6264AFP-12	120 ns	(FP-28D/DA)
HM6264AFP-15	150 ns	
HM6264ALFP-10	100 ns	
HM6264ALFP-12	120 ns	
HM6264ALFP-15	150 ns	
HM6264ALFP-10L	100 ns	
HM6264ALFP-12L	120 ns	
HM6264ALFP-15L	150 ns	

Note: 1. T is added to the end of the type number for a SOP of 3.00 mm (max) thickness.


HITACHI

# HM6264A Series

## Pin Arrangement



## Block Diagram



**HITACHI**

**Truth Table**

WE	CS1	CS2	OE	Mode	I/O pin	V <sub>CC</sub> current	Note
x	H	x	x	Not selected (power down)	High Z	I <sub>SB</sub> , I <sub>SB1</sub>	
x	x	L	x		High Z	I <sub>SB</sub> , I <sub>SB1</sub>	
H	L	H	H	Output disabled	High Z	I <sub>CC</sub>	
H	L	H	L	Read	Dout	I <sub>CC</sub>	Read cycle
L	L	H	H	Write	Din	I <sub>CC</sub>	Write cycle 1
L	L	H	L	Write	Din	I <sub>CC</sub>	Write cycle 2

x: Don't care.

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Terminal voltage *1	V <sub>T</sub>	-0.5 *2 to +7.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature (under bias)	Tbias	-10 to +85	°C

Notes: 1. With respect to V<sub>SS</sub>.  
 2. -3.0 V for pulse width ≤ 50 ns

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	6.0	V
	V <sub>IL</sub>	-0.3 *1	—	0.8	V

Note: 1. -3.0 V for pulse width ≤ 50 ns

**5**

# HM6264A Series

## DC and Operating Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ , $V_{SS} = 0\text{ V}$ , $T_a = 0\text{ to } +70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Input leakage current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{in} = V_{SS}\text{ to }V_{CC}$
Output leakage current	$ I_{LO} $	—	—	2	$\mu\text{A}$	$\overline{CS1} = V_{IH}\text{ or }CS2 = V_{IL}\text{ or }OE = V_{IH}\text{ or }WE = V_{IL}, V_{I/O} = V_{SS}\text{ to }V_{CC}$
Operating power supply current	$I_{CCDC}$	—	7	15	$\text{mA}$	$\overline{CS1} = V_{IL}, CS2 = V_{IH}, I_{I/O} = 0\text{ mA}$
Average operating current	$I_{CC1}$	—	30	$45^{*5}$ $55^{*6}$	$\text{mA}$	Min. cycle, duty = 100%, $\overline{CS1} = V_{IL}, CS2 = V_{IH}, I_{I/O} = 0\text{ mA}$
	$I_{CC2}$	—	3	5	$\text{mA}$	Cycle time = 1 $\mu\text{s}$ , duty = 100%, $I_{I/O} = 0\text{ mA}$ , $\overline{CS1} \leq 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ , $V_{IH} \geq V_{CC} - 0.2\text{ V}$ , $V_{IL} \leq 0.2\text{ V}$
Standby power supply current	$I_{SB}$	—	1	3	$\text{mA}$	$\overline{CS1} = V_{IH}\text{ or }CS2 = V_{IL}$
	$ISB1^{*2}$	—	0.02	2	$\text{mA}$	$\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ or
		—	$2^{*3}$	$100^{*3}$	$\mu\text{A}$	$0\text{ V} \leq CS2 \leq 0.2\text{ V}$ , $0\text{ V} \leq V_{in}$
		—	$2^{*4}$	$50^{*4}$		
Output voltage	$V_{OL}$	—	—	0.4	$\text{V}$	$I_{OL} = 2.1\text{ mA}$
	$V_{OH}$	2.4	—	—	$\text{V}$	$I_{OH} = -1.0\text{ mA}$

- Notes:
1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = 25^\circ\text{C}$  and not guaranteed.
  2.  $V_{IL}\text{ min} = -0.3\text{ V}$
  3. These characteristics are guaranteed only for the L-version.
  4. These characteristics are guaranteed only for the LL-version.
  5. For 120 ns/150 ns version.
  6. For 100 ns version.

## Capacitance ( $f = 1\text{ MHz}$ , $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Typ	Max	Unit	Test condition
Input capacitance	$C_{in}$	—	5	$\text{pF}$	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	7	$\text{pF}$	$V_{I/O} = 0\text{ V}$

Note: This parameter is sampled and is not 100% tested.

**HITACHI**

## AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ , $T_a = 0\text{ to }+70^\circ\text{C}$ )

### AC Test Conditions:

- Input pulse levels: 0.8 V/2.4 V
- Input rise and fall time: 10 ns
- Input timing reference level: 1.5 V
- Output timing reference level
  - HM6264A-10: 1.5 V
  - HM6264A-12/15: 0.8 V/2.0 V
- Output load: 1 TTL gate and  $C_L$  (100 pF) (including scope and jig)


### Read Cycle

Parameter	Symbol	HM6264A-10		HM6264A-12		HM6264A-15		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	$t_{RC}$	100	—	120	—	150	—	ns
Address access time	$t_{AA}$	—	100	—	120	—	150	ns
Chip selection to output	$\overline{CS1}$ $t_{CO1}$	—	100	—	120	—	150	ns
	CS2 $t_{CO2}$	—	100	—	120	—	150	ns
Output enable to output valid	$t_{OE}$	—	50	—	60	—	70	ns
Chip selection to output in low Z	$\overline{CS1}$ $t_{LZ1}$	10	—	10	—	15	—	ns
	CS2 $t_{LZ2}$	10	—	10	—	15	—	ns
Output enable to output in low Z	$t_{OLZ}$	5	—	5	—	5	—	ns
Chip deselection to output in high Z	$\overline{CS1}$ $t_{HZ1}$	0	35	0	40	0	50	ns
	CS2 $t_{HZ2}$	0	35	0	40	0	50	ns
Output disable to output in high Z	$t_{OHZ}$	0	35	0	40	0	50	ns
Output hold from address change	$t_{OH}$	10	—	10	—	10	—	ns

- Notes
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs to achieve the open circuit condition and are not referred to output voltage levels.
  2. At any given temperature and voltage condition,  $t_{HZ}$  maximum is less than  $t_{LZ}$  minimum both for a given device and from device to device.

# HM6264A Series

## Read Timing Waveform




## Write Cycle

Parameter	Symbol	HM6264A-10		HM6264A-12		HM6264A-15		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	100	—	120	—	150	—	ns
Chip selection to end of write	$t_{CW}$	80	—	85	—	100	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns
Address valid to end of write	$t_{AW}$	80	—	85	—	100	—	ns
Write pulse width	$t_{WP}$	60	—	70	—	90	—	ns
Write recovery time	$t_{WR}$	0	—	0	—	0	—	ns
Write to output in high Z	$t_{WHZ}$	0	35	0	40	0	50	ns
Data to write time overlap	$t_{DW}$	40	—	40	—	50	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	ns
Output enable to output in high Z	$t_{OHZ}$	0	35	0	40	0	50	ns
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	ns

HITACHI


Write Timing Waveform (1) ( $\overline{OE}$  Clock)





# HM6264A Series

## Write Timing Waveform (2) ( $\overline{OE}$ Low Fix)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2, and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low and  $\overline{WE}$  going high. Time  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of the write cycle.
  5. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
  6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  goes low, the outputs remain in high impedance state.
  7.  $D_{out}$  is the same phase of the latest written data in this write cycle.
  8.  $D_{out}$  is the read data of the next address.
  9. If  $\overline{CS1}$  is low and CS2 is high during this period, I/O pins are in the output state. Input signals of opposite phase to the outputs must not be applied to I/O pins

HITACHI

**Low V<sub>CC</sub> Data Retention**

In data retention mode, CS2 controls the address, WE, CS1, OE, and the Din buffer. If CS2 controls data retention mode, Vin (for these inputs) can be in the high impedance state. If CS1 controls the data retention mode, CS2 must satisfy either

$CS2 \geq V_{CC} - 0.2 \text{ V}$  or  $CS2 \leq 0.2 \text{ V}$ . The other input levels (address, WE, OE, I/O) can be in the high impedance state.


**Low V<sub>CC</sub> Data Retention Characteristics (Ta = 0 to +70°C)**

This characteristics is guaranteed only L/LL-version.

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>	$\overline{CS1} \geq V_{CC} - 0.2 \text{ V}$ , $CS2 \geq V_{CC} - 0.2 \text{ V}$ , or $CS2 \leq 0.2 \text{ V}$	2.0	—	—	V
Data retention current	I <sub>CCDR</sub>	$V_{CC} = 3.0 \text{ V}$ , $\overline{CS1} \geq V_{CC} - 0.2 \text{ V}$ , $CS2 \geq V_{CC} - 0.2 \text{ V}$ , or $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$ , $0 \text{ V} \leq V_{in}$	—	1 <sup>1</sup>	50 <sup>1</sup>	μA
Chip deselect to data retention time	t <sub>CDR</sub>	See retention waveform	0	—	—	ns
Operation recovery time	t <sub>R</sub>	See retention waveform	t <sub>RC</sub> <sup>3</sup>	—	—	ns

- Notes: 1. V<sub>IL</sub> min = -0.3 V, 20 μA max at Ta = 0 to 40°C. These characteristics are guaranteed only for the L-version.  
 2. V<sub>IL</sub> min = -0.3 V, 10 μA max at Ta = 0 to 40°C. These characteristics are guaranteed only for the LL-version.  
 3. t<sub>RC</sub> = Read cycle time.


**Low V<sub>CC</sub> Data Retention Waveform (1) ( $\overline{CS1}$  Controlled)**



5

# HM6264A Series

## Low $V_{CC}$ Data Retention Waveform (2) ( $\overline{CS2}$ Controlled)



**HITACHI**

## 32768-word × 8-bit High Speed CMOS Static RAM

### Features


- High speed: Fast access time 85/100/120/150 ns (max)
- Low power standby and low power operation
  - Standby: 200  $\mu$ W (typ)/ 10  $\mu$ W (typ) (L-/L-SL-version)
  - Operation: 40 mW (typ) ( $f = 1$  MHz)
- Single 5 V supply
- Completely static RAM: No clock or timing strobe required
- Equal access and cycle time
- Common data input and output, three-state output
- Directly TTL compatible—all inputs and outputs
- Battery back up operation capability (L-/L-SL-version)

### Ordering Information

Type No.	Access time	Package
HM62256P-8	85 ns	600-mil 28-pin plastic DIP
HM62256P-10	100 ns	(DP-28)
HM62256P-12	120 ns	
HM62256P-15	150 ns	
HM62256LP-8	85 ns	
HM62256LP-10	100 ns	
HM62256LP-12	120 ns	
HM62256LP-15	150 ns	
HM62256LP-10SL	100 ns	
HM62256LP-12SL	120 ns	
HM62256LP-15SL	150 ns	

Type No.	Access time	Package
HM62256FP-8T	85 ns	28-pin plastic SOP
HM62256FP-10T	100 ns	(FP-28DA)
HM62256FP-12T	120 ns	
HM62256FP-15T	150 ns	
HM62256LFP-8T	85 ns	
HM62256LFP-10T	100 ns	
HM62256LFP-12T	120 ns	
HM62256LFP-15T	150 ns	
HM62256LFP-10SLT	100 ns	
HM62256LFP-12SLT	120 ns	
HM62256LFP-15SLT	150 ns	


### Pin Arrangement



Note: This device is not available for new application.

# HM62256 Series

## Block Diagram



## Truth Table

CS	OE	WE	Mode	V <sub>CC</sub> current	I/O pin	Reference cycle
H	x	x	Not selected	I <sub>SB</sub> , I <sub>SB1</sub>	High Z	—
L	L	H	Read	I <sub>CC</sub>	Dout	Read cycle No. 1-3
L	H	L	Write	I <sub>CC</sub>	Din	Write cycle No. 1
L	L	L	Write	I <sub>CC</sub>	Din	Write cycle No. 2

Note: x means H or L

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5* to +7.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Temperature under bias	T <sub>bias</sub>	-10 to +85	°C

Note: -3.0 V min for pulse width ≤ 50 ns

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	6.0	V
	V <sub>IL</sub>	-0.5*	—	0.8	V

Note: -3.0 V min for pulse width ≤ 50 ns

**DC Characteristics (V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V, Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ *1	Max	Unit	Test condition	
Input leakage current	I <sub>I</sub>	—	—	2	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>O</sub>	—	—	2	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Operating power supply current	I <sub>CC</sub>	—	8	15	mA	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA	
Average operating power supply current	HM62256-8	I <sub>CC1</sub>	—	50	70	mA	Min. cycle, duty = 100%, $\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA
	HM62256-10		—	40	70	mA	
	HM62256-12		—	35	70	mA	
	HM62256-15		—	33	70	mA	
		I <sub>CC2</sub>	—	8	15	mA	$\overline{CS} = V_{IL}$ , V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V, I <sub>I/O</sub> = 0 mA f = 1 MHz

## HM62256 Series

### DC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ , $V_{SS} = 0\text{ V}$ , $T_a = 0\text{ to }+70^\circ\text{C}$ ) (cont)

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test condition
Standby power supply current	$I_{SB}$	—	0.5	3	mA	$\overline{CS} = V_{IH}$
	$I_{SB1}$	—	0.04	2	mA	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $0\text{V} \leq V_{IN}$
			2 <sup>*2</sup>	100 <sup>*2</sup>	$\mu\text{A}$	
			2 <sup>*3</sup>	50 <sup>*3</sup>		
Output voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1\text{ mA}$
	$V_{OH}$	2.4	—	—	V	$I_{OH} = -1.0\text{ mA}$

- Notes: 1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = 25^\circ\text{C}$  and specified loading.  
 2. These characteristics are guaranteed only for L-version.  
 3. These characteristics are guaranteed only for L-SL version.

### Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ )

Parameter	Symbol	Typ	Max	Unit	Test Condition
Input capacitance	$C_{IN}$	—	6	pF	$V_{IN} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	8	pF	$V_{I/O} = 0\text{ V}$

Note: These parameters are sampled and not 100% tested.

### AC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ , $T_a = 0\text{ to }+70^\circ\text{C}$ unless otherwise noted)

#### AC Test Conditions:

- Input pulse levels: 0.8 V to 2.4 V
- Input and output timing reference levels: 1.5 V
- Input rise and fall times: 5 ns
- Output load: 1TTL gate and  $C_L = 100\text{ pF}$  (including scope and jig)


**HITACHI**

Read Cycle

HM62256-8 HM62256-10 HM62256-12 HM62256-15

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	$t_{RC}$	85	—	100	—	120	—	150	—	ns
Address access time	$t_{AA}$	—	85	—	100	—	120	—	150	ns
Chip select access time	$t_{ACS}$	—	85	—	100	—	120	—	150	ns
Output enable to output valid	$t_{OE}$	—	45	—	50	—	60	—	70	ns
Output hold from address change	$t_{OH}$	5	—	10	—	10	—	10	—	ns
Chip selection to output in low Z	$t_{CLZ}$	10	—	10	—	10	—	10	—	ns
Output enable to output in low Z	$t_{OLZ}$	5	—	5	—	5	—	5	—	ns
Chip deselection to output in high Z	$t_{CHZ}$	0	30	0	35	0	40	0	50	ns
Output disable to output in high Z	$t_{OHZ}$	0	30	0	35	0	40	0	50	ns

Read Timing Waveform (1)




Note: WE is high during the read cycle.




# HM62256 Series

## Read Timing Waveform (2)




## Read Timing Waveform (3)



Write Cycle


Parameter	Symbol	HM62256-8		HM62256-10		HM62256-12		HM62256-15		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	85	—	100	—	120	—	150	—	ns
Chip selection to end of write	$t_{CW}$	75	—	80	—	85	—	100	—	ns
Address valid to end of write	$t_{AW}$	75	—	80	—	85	—	100	—	ns
Address set up time	$t_{AS}$	0	—	0	—	0	—	0	—	ns
Write pulse width	$t_{WP}$	60	—	60	—	70	—	90	—	ns
Write recovery time	$t_{WR}$	10	—	0	—	0	—	0	—	ns
Write to output in high Z	$t_{WHZ}$	0	30	0	35	0	40	0	50	ns
Data to write time overlap	$t_{DW}$	40	—	40	—	50	—	60	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns
Output disable to output in high Z	$t_{OHZ}$	0	30	0	35	0	40	0	50	ns
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	5	—	ns

Write Timing Waveform (1) ( $\overline{OE}$  Clock)



## HM62256 Series

### Write Timing Waveform (2) ( $\overline{OE}$ Fixed Low)



- Notes:
1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
  5.  $D_{out}$  is in the same phase of written data of this write cycle.
  6.  $D_{out}$  is the read data of next address.
  7. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Out of phase input signals must not be applied to I/O pins.

HITACHI


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

These characteristics are guaranteed only for L- and L-SL version.


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
$V_{CC}$ for data retention	$V_{DR}$	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$	2.0	—	—	V
Data retention current	$I_{CCDR}$	$V_{CC} = 3.0 \text{ V}, \overline{CS} \geq 2.8 \text{ V}$ $0 \text{ V} \leq V_{IN}$	—	—	50 <sup>*2</sup> 10 <sup>*3</sup>	$\mu\text{A}$
Chip deselect to data retention time	$t_{CDR}$	See retention waveform	0	—	—	ns
Operation recovery time	$t_R$	See retention waveform	$t_{RC}$ <sup>*1</sup>	—	—	ns

- Notes: 1.  $t_{RC}$  = read cycle time  
 2. These characteristics are guaranteed only for L-version,  $V_{IL} = -0.3 \text{ V}$  min,  $20 \mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .  
 3. These characteristics are guaranteed only for L-SL version,  $V_{IL} = -0.3 \text{ V}$  min,  $3 \mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .


**Low  $V_{CC}$  Data Retention Waveform**




**Characteristic Curves**




**Supply Current vs. Supply Voltage (1)**




**Supply Current vs. Supply Voltage (2)**




**Supply Current vs. Supply Voltage (3)**




**Supply Current vs. Ambient Temperature (1)**




Supply Current vs. Ambient Temperature (2)




Supply Current vs. Ambient Temperature (3)




Access Time vs. Supply Voltage




Access Time vs. Ambient Temperature




**Standby Current vs. Supply Voltage**




**Standby Current vs. Ambient Temperature**




**Supply Current vs. Frequency (Read)**




**Supply Current vs. Frequency (Write)**




Input Low Voltage vs. Supply Voltage



Input High Voltage vs. Supply Voltage




Output Current vs. Output Voltage (High)



Output Current vs. Output Voltage (Low)





**Access Time vs. Load Capacitance**

# HM62256A Series

## 32,768-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM62256A is a CMOS static RAM organized 32-kword × 8-bit. It realizes higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology. The device, packaged in a 8 × 14 mm TSOP with thickness of 1.2 mm, 450-mil SOP (foot print pitch width), 600-mil plastic DIP, or 300-mil plastic DIP, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided. It offers low power standby power dissipation; therefore, it is suitable for battery back up system.

### Features

- High speed: Fast Access time 85/100/120/150 ns (max)
- Low Power  
Standby: 5 μW (typ) (L/L-SL version)  
Operation: 40 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation

### Ordering Information


Type No.	Access time	Package
HM62256AP-8	85 ns	600-mil 28-pin plastic DIP (DP-28)
HM62256AP-10	100 ns	
HM62256AP-12	120 ns	
HM62256AP-15	150 ns	
HM62256ALP-8	85 ns	
HM62256ALP-10	100 ns	
HM62256ALP-12	120 ns	
HM62256ALP-15	150 ns	
HM62256ALP-8SL	85 ns	
HM62256ALP-10SL	100 ns	
HM62256ALP-12SL	120 ns	
HM62256ALP-15SL	150 ns	
HM62256ASP-8	85 ns	300-mil 28-pin plastic DIP (DP-28NA)
HM62256ASP-10	100 ns	
HM62256ASP-12	120 ns	
HM62256ASP-15	150 ns	
HM62256ALSP-8	85 ns	
HM62256ALSP-10	100 ns	
HM62256ALSP-12	120 ns	
HM62256ALSP-15	150 ns	
HM62256ALSP-8SL	85 ns	
HM62256ALSP-10SL	100 ns	
HM62256ALSP-12SL	120 ns	
HM62256ALSP-15SL	150 ns	
HM62256AFP-8T	85 ns	450-mil 28-pin plastic SOP (FP-28DA)
HM62256AFP-10T	100 ns	
HM62256AFP-12T	120 ns	
HM62256AFP-15T	150 ns	
HM62256ALFP-8T	85 ns	
HM62256ALFP-10T	100 ns	
HM62256ALFP-12T	120 ns	
HM62256ALFP-15T	150 ns	
HM62256ALFP-8SLT	85 ns	
HM62256ALFP-10SLT	100 ns	
HM62256ALFP-12SLT	120 ns	
HM62256ALFP-15SLT	150 ns	

# HM62256A Series

## TSOP Series

Type No.	Access time	Package	Type No.	Access time	Package
HM62256ALT-8	85 ns	8 mm × 14 mm	HM62256ALR-8	85 ns	8 mm × 14 mm
HM62256ALT-10	100 ns	32-pin TSOP	HM62256ALR-10	100 ns	32-pin TSOP
HM62256ALT-12	120 ns	(normal type)	HM62256ALR-12	120 ns	(reverse type)
HM62256ALT-15	150 ns	(TFP-32DA)	HM62256ALR-15	150 ns	(TFP-32DAR)
HM62256ALT-8SL	85 ns		HM62256ALR-8SL	85 ns	
HM62256ALT-10SL	100 ns		HM62256ALR-10SL	100 ns	
HM62256ALT-12SL	120 ns		HM62256ALR-12SL	120 ns	
HM62256ALT-15SL	150 ns		HM62256ALR-15SL	150 ns	

## Pin Arrangement




**HITACHI**

Pin Description

Symbol	Function	Symbol	Function
A0 – A14	Address	$\overline{OE}$	Output enable
I/O0 – I/O7	Input/output	NC	No connection
$\overline{CS}$	Chip select	$V_{CC}$	Power supply
$\overline{WE}$	Write enable	$V_{SS}$	Ground

Block Diagram



## HM62256A Series

### Function Table

WE	CS	OE	Mode	V <sub>CC</sub> current	I/O pin	Ref. cycle
X	H	X	Not selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
H	L	H	Output disable	I <sub>CC</sub>	High-Z	—
H	L	L	Read	I <sub>CC</sub>	Dout	Read cycle (1)–(3)
L	L	H	Write	I <sub>CC</sub>	Din	Write cycle (1)
L	L	L	Write	I <sub>CC</sub>	Din	Write cycle (2)

Note: X: H or L

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>*1</sup> to +7.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Storage temperature under bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. V<sub>T</sub> min = -3.0 V for pulse half-width ≤ 50 ns

### Recommended DC Operating Conditions (T<sub>a</sub> = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5 <sup>*1</sup>	—	0.8	V

Note: 1. V<sub>IL</sub> min = -3.0 V for pulse half-width ≤ 50 ns

**HITACHI**

### DC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10%, VSS = 0 V)

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	1	μA	$\overline{CS} = V_{IH}$ or $OE = V_{IH}$ or $WE = V_{IL}$ , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating V <sub>CC</sub> current	I <sub>CC</sub>	—	6	15	mA	$\overline{CS} = V_{IL}$ , others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>out</sub> = 0 mA
HM62256A-8	I <sub>CC1</sub>	—	33	50	mA	min cycle, duty = 100%, I <sub>I/O</sub> = 0 mA
HM62256A-10		—	30	50		$\overline{CS} = V_{IL}$ , others = V <sub>IH</sub> /V <sub>IL</sub>
HM62256A-12		—	27	45		
HM62256A-15		—	24	40		
	I <sub>CC2</sub>	—	5	15	mA	Cycle time = 1μs, I <sub>I/O</sub> = 0 mA $\overline{CS} = V_{IL}$ , V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0
Standby V <sub>CC</sub> current	I <sub>SB</sub>	—	0.3	2	mA	$\overline{CS} = V_{IH}$
	I <sub>SB1</sub>	—	0.01	1	mA	V <sub>in</sub> ≥ 0 V $\overline{CS} \geq V_{CC} - 0.2$ V
		—	0.3 <sup>*2</sup>	100 <sup>*2</sup>	μA	
		—	0.3 <sup>*3</sup>	50 <sup>*3</sup>	μA	
Output low voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA

- Notes: 1. Typical values are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and not guaranteed.  
 2. This characteristics is guaranteed only for L-version.  
 3. This characteristics is guaranteed only for L-SL version.

### Capacitance (Ta = 25°C, f = 1 MHz)<sup>\*1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	8	pF	V <sub>I/O</sub> = 0 V

- Note: 1. This parameter is sampled and not 100% tested.

# HM62256A Series

AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted.)

## Test Conditions


- Input pulse levels: 0.8 V to 2.4 V
- Input and output timing reference levels: 1.5 V
- Input rise and fall times: 5 ns
- Output load: 1 TTL Gate + C<sub>L</sub> (100 pF) (Including scope & jig)

## Read Cycle


Parameter	Symbol	HM62256A-8		HM62256A-10		HM62256A-12		HM62256A-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t <sub>RC</sub>	85	—	100	—	120	—	150	—	ns	
Address access time	t <sub>AA</sub>	—	85	—	100	—	120	—	150	ns	
Chip select access time	t <sub>ACS</sub>	—	85	—	100	—	120	—	150	ns	
Output enable to output valid	t <sub>OE</sub>	—	45	—	50	—	60	—	70	ns	
Chip selection to output in low-Z	t <sub>CLZ</sub>	10	—	10	—	10	—	10	—	ns	2
Output enable to output in low-Z	t <sub>OLZ</sub>	5	—	5	—	5	—	5	—	ns	2
Chip deselection to output in high-Z	t <sub>CHZ</sub>	0	30	0	35	0	40	0	50	ns	1, 2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	30	0	35	0	40	0	50	ns	1, 2
Output hold from address change	t <sub>OH</sub>	5	—	10	—	10	—	10	—	ns	

**HITACHI**

Read Timing Waveform (1) \*3




Read Timing Waveform (2) \*3 \*4 \*6





# HM62256A Series

## Read Timing Waveform (3) \*3 \*5 \*6




- Notes:
1.  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
  2. This parameter is sampled and not 100% tested.
  3.  $\overline{WE}$  is high for read cycle.
  4. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  5. Address Valid prior to or coincident with  $\overline{CS}$  transition Low.
  6.  $\overline{OE} = V_{IL}$ .

## Write Cycle

Parameter	Symbol	HM62256A-8		HM62256A-10		HM62256A-12		HM62256A-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	85	—	100	—	120	—	150	—	ns	
Chip selection to end of write	$t_{CW}$	75	—	80	—	85	—	100	—	ns	2
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns	3
Address valid to end of write	$t_{AW}$	75	—	80	—	85	—	100	—	ns	
Write pulse width	$t_{WP}$	55	—	60	—	70	—	90	—	ns	1
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns	4
$\overline{WE}$ to output in high-Z	$t_{WHZ}$	0	30	0	35	0	40	0	50	ns	10
Data to write time overlap	$t_{DW}$	40	—	40	—	50	—	60	—	ns	
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	5	—	ns	10
Output disable to output in high-Z	$t_{OHZ}$	0	30	0	35	0	40	0	50	ns	10, 11


HITACHI

Write Timing Waveform (1) ( $\overline{\text{OE}}$  Clock)



# HM62256A Series

## Write Timing Waveform (2) ( $\overline{OE}$ Low Fixed)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
  5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  6. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output remain in a high impedance state.
  7. Dout is the same phase of the write data of this write cycle.
  8. Dout is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the output must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11.  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.


HITACHI

Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L/L-SL version.

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}, V_{in} \geq 0 \text{ V}$
Data retention current	$I_{CCDR}$	—	0.2	$30^{*2}$	$\mu\text{A}$	$V_{CC} = 3.0 \text{ V}, V_{in} \geq 0 \text{ V}$
		—	0.2	$10^{*3}$	$\mu\text{A}$	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform
Operation recovery time	$t_R$	$t_{RC}^{*4}$	—	—	ns	

Low  $V_{CC}$  Data Retention Timing Waveform



- Notes:
- 1 Typical values are at  $V_{CC} = 3.0 \text{ V}$ ,  $T_a = +25^\circ\text{C}$  and not guaranteed.
  - 2  $20 \mu\text{A}$  max at  $T_a = 0$  to  $+40^\circ\text{C}$ . (only for L-version)
  - 3  $3 \mu\text{A}$  max at  $T_a = 0$  to  $+40^\circ\text{C}$ . (only for L-SL version)
  4.  $t_{RC}$  = read cycle time.
  5.  $\overline{CS}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. If  $\overline{CS}$  controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

**HITACHI**

# HM628128 Series

---

## 131072-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM628128 is a CMOS static RAM organized 128-kword × 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 × 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. The TSOP package is suitable for cards, and reverse type TSOP is also provided.

### Features

- High speed: fast access time 70/85/100/120 ns (max)
- Low power
  - Standby: 10 μW (typ) (L/L-L/L-SL version)
  - Operation: 75 mW (typ)
- Single 5 V supply
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L/L-L/L-SL version) (2 chip selection for battery back up)


# HM628128 Series

## Ordering Information

Type No.	Access time	Package	Type No.	Access time	Package
HM628128P-7	70 ns	600-mil,	HM628128FP-7	70 ns	525 mil,
HM628128P-8	85 ns	32-pin plastic	HM628128FP-8	85 ns	32-pin plastic
HM628128P-10	100 ns	DIP (DP-32)	HM628128FP-10	100 ns	SOP (FP-32D)
HM628128P-12	120 ns		HM628128FP-12	120 ns	
HM628128LP-7	70 ns		HM628128LFP-7	70 ns	
HM628128LP-8	85 ns		HM628128LFP-8	85 ns	
HM628128LP-10	100 ns		HM628128LFP-10	100 ns	
HM628128LP-12	120 ns		HM628128LFP-12	120 ns	
HM628128LP-7SL	70 ns		HM628128LFP-7SL	70 ns	
HM628128LP-8SL	85 ns		HM628128LFP-8SL	85 ns	
HM628128LP-10SL	100 ns		HM628128LFP-10SL	100 ns	
HM628128LP-12SL	120 ns		HM628128LFP-12SL	120 ns	
HM628128T-7	70 ns	8mm x 20mm	HM628128R-7	70 ns	8mm x 20 mm
HM628128T-8	85 ns	32-pin TSOP	HM628128R-8	85 ns	32-pin TSOP
HM628128T-10	100 ns	(normal type)	HM628128R-10	100 ns	(reverse type)
HM628128T-12	120 ns	(TFP-32D)	HM628128R-12	120 ns	(TFP-32DR)
HM628128LT-7	70 ns		HM628128LR-7	70 ns	
HM628128LT-8	85 ns		HM628128LR-8	85 ns	
HM628128LT-10	100 ns		HM628128LR-10	100 ns	
HM628128LT-12	120 ns		HM628128LR-12	120 ns	
HM628128LT-7L	70 ns		HM628128LR-7L	70 ns	
HM628128LT-8L	85 ns		HM628128LR-8L	85 ns	
HM628128LT-10L	100 ns		HM628128LR-10L	100 ns	
HM628128LT-12L	120 ns		HM628128LR-12L	120 ns	
HM628128LT-7SL	70 ns		HM628128LR-7SL	70 ns	
HM628128LT-8SL	85 ns		HM628128LR-8SL	85 ns	
HM628128LT-10SL	100 ns		HM628128LR-10SL	100 ns	
HM628128LT-12SL	120 ns		HM628128LR-12SL	120 ns	

HITACHI

Pin Arrangement




Pin Description

Pin name	Function	Pin name	Function
A0–A16	Address	OE	Output enable
I/O0–I/O7	Input/output	NC	Not connected
CS1	Chip select 1	V <sub>CC</sub>	Power supply
CS2	Chip select 2	V <sub>SS</sub>	Ground
WE	Write enable		



# HM628128 Series

## Block Diagram



## Truth Table

$\overline{WE}$	$\overline{CS1}$	CS2	$\overline{OE}$	Mode	V <sub>CC</sub> current	Dout pin	Cycle
x	H	x	x	Not selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
x	x	L	x		I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
H	L	H	H	Output disable	I <sub>CC</sub>	High-Z	—
H	L	H	L	Read	I <sub>CC</sub>	Dout	Read cycle
L	L	H	H	Write	I <sub>CC</sub>	D <sub>IN</sub>	Write cycle (1)
L	L	H	L		I <sub>CC</sub>	D <sub>IN</sub>	Write cycle (2)

Note: x: H or L

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5* to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

Note: -3.0 V for pulse half-width  $\leq$  30 ns

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input high (logic 1) voltage	$V_{IH}$	2.2	—	6.0	V
Input low (logic 0) voltage	$V_{IL}$	-0.3*	—	0.8	V

Note: -3.0 V for pulse half-width  $\leq$  30 ns

## HM628128 Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	—	—	2	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	2	μA	CS1 = V <sub>IH</sub> or CS2 = V <sub>IL</sub> , or OE = V <sub>IH</sub> or WE = V <sub>IL</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating power supply current: DC	I <sub>CC</sub>	—	15	35	mA	CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , others = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA
Operating power supply current	I <sub>CC1</sub>	—	45	70	mA	Min. cycle, duty = 100%, CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>I/O</sub> = 0 mA
	I <sub>CC2</sub>	—	15	30	mA	Cycle time = 1 μs, duty = 100%, I <sub>I/O</sub> = 0 mA, CS1 ≤ 0.2 V, CS2 ≥ V <sub>CC</sub> - 0.2 V, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IL</sub> ≤ 0.2 V
Standby power supply current: DC	I <sub>SB</sub>	—	1	3	mA	CS1 = V <sub>IH</sub> , CS2 = V <sub>IH</sub> or CS2 = V <sub>IL</sub>
Standby power supply current (1): DC	I <sub>SB1</sub>	—	0.02	2	mA	V <sub>IN</sub> ≥ 0 V, CS1 ≥ V <sub>CC</sub> - 0.2 V, CS2 ≥ V <sub>CC</sub> - 0.2 V or 0 V ≤ CS2 ≤ V <sub>IL</sub>
		—	2 <sup>*2</sup>	100 <sup>*2</sup>	μA	
		—	2 <sup>*3</sup>	50 <sup>*3</sup>	μA	
Output low voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA

- Note: 1. Typical values are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.  
 2. These characteristics are guaranteed only for L-version.  
 3. These characteristics are guaranteed only for L-L/L-SL version.

### Capacitance (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	—	8	pF	V <sub>IN</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> = 0 V

Note: These parameters are sampled and not 100% tested.

**HITACHI**

## AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted)

### Test Conditions:

- Input pulse levels: 0.8 V to 2.4 V
- Input and output timing reference: 1.5 V
- Input rise and fall times: 5 ns
- Output load: 1 TTL gate and C<sub>L</sub> (100 pF) (Including scope and jig)


### Read Cycle

Parameter	Symbol	HM628128-7		HM628128-8		HM628128-10		HM628128-12		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read cycle time	t <sub>RC</sub>	70	—	85	—	100	—	120	—	ns
Address access time	t <sub>AA</sub>	—	70	—	85	—	100	—	120	ns
Chip selection ( $\overline{CS1}$ ) to output valid	t <sub>CO1</sub>	—	70	—	85	—	100	—	120	ns
Chip selection (CS2) to output valid	t <sub>CO2</sub>	—	70	—	85	—	100	—	120	ns
Output enable ( $\overline{OE}$ ) output valid	t <sub>OE</sub>	—	35	—	45	—	50	—	60	ns
Chip selection ( $\overline{CS1}$ ) to output in low-Z <sup>1,2,3</sup>	t <sub>LZ1</sub>	10	—	10	—	10	—	10	—	ns
Chip selection (CS2) to output in low-Z <sup>1,2,3</sup>	t <sub>LZ2</sub>	10	—	10	—	10	—	10	—	ns
Output enable ( $\overline{OE}$ ) to output in low-Z <sup>1,2,3</sup>	t <sub>OLZ</sub>	5	—	5	—	5	—	5	—	ns
Chip deselection ( $\overline{CS1}$ ) to output in high-Z <sup>1,2,3</sup>	t <sub>HZ1</sub>	0	25	0	30	0	35	0	45	ns
Chip deselection (CS2) to output in high-Z <sup>1,2,3</sup>	t <sub>HZ2</sub>	0	25	0	30	0	35	0	45	ns
Output disable ( $\overline{OE}$ ) to output in high-Z <sup>1,2,3</sup>	t <sub>OZH</sub>	0	25	0	30	0	35	0	45	ns
Output hold from address change	t <sub>OH</sub>	10	—	10	—	10	—	10	—	ns

- Notes: 1. t<sub>HZ</sub> and t<sub>OZH</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
2. At any given temperature and voltage condition, t<sub>HZ</sub> max is less than t<sub>LZ</sub> min both for a given device and from device to device.
3. These parameters are sampled and not 100% tested.

# HM628128 Series

## Read Timing Waveform



## Write Cycle


Parameter	Symbol	HM628128-7		HM628128-8		HM628128-10		HM628128-12		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	70	—	85	—	100	—	120	—	ns
Chip selection to end of write	$t_{CW}$	60	—	75	—	80	—	85	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns
Address valid to end of write	$t_{AW}$	60	—	75	—	80	—	85	—	ns
Write pulse width	$t_{WP}$	50	—	55	—	60	—	70	—	ns
Write recovery time <sup>*1</sup>	$t_{WR}$	5	—	5	—	5	—	10	—	ns
		10	—	10	—	10	—	15	—	ns <sup>*1</sup>
Write to output in high-Z <sup>*2</sup>	$t_{WHZ}$	0	25	0	30	0	35	0	40	ns
Data to write time overlap	$t_{DW}$	30	—	35	—	40	—	45	—	ns
Write hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns
Output active from end of write <sup>*1</sup>	$t_{OW}$	5	—	5	—	5	—	5	—	ns

Notes: 1. This value is measured from CS2 going low to the end of write cycle.

2. This parameter is sampled and not 100% tested.


**HITACHI**

Write Timing Waveform (1) ( $\overline{\text{OE}}$  Clock)



# HM628128 Series

## Write Timing Waveform (2) ( $\overline{OE}$ Fixed Low)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high  $\overline{CS2}$ , and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,  $\overline{CS2}$  going high and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high,  $\overline{CS2}$  going low and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.  $t_{WP} \geq t_{DW \text{ min}} + t_{WHZ \text{ max}}$
  2.  $t_{CW}$  is measure from the later of  $\overline{CS1}$  going low or  $\overline{CS2}$  going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $\overline{CS2}$  going low to the end of write cycle.
  5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in high impedance state.
  7.  $D_{out}$  is the same phase of the latest written data in this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If  $\overline{CS1}$  is low and  $\overline{CS2}$  is high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.

**HITACHI**


Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^{\circ}\text{C}$ )

(These characteristics are guaranteed only for L, L-L, and L-SL version.)


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions*4	
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS1} \geq V_{CC} - 0.2\text{V}$ , $CS2 \geq V_{CC} - 0.2\text{V}$ , or $0\text{V} \leq CS2 \leq 0.2\text{V}$ , $V_{in} \geq$	
Data retention current	$I_{CCDR}$	L	—	1	50 <sup>1</sup>	$\mu\text{A}$	$V_{CC} = 3.0\text{V}$ , $V_{in} \geq 0\text{V}$ , $\overline{CS1} \geq V_{CC} - 0.2\text{V}$ , $CS2 \geq V_{CC} - 0.2\text{V}$ , or $0\text{V} \leq CS2 \leq 0.2\text{V}$
		L-L	—	1	30 <sup>2</sup>	$\mu\text{A}$	
		L-SL	—	1	15 <sup>3</sup>	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform	
Operation recovery time	$t_R$	5	—	—	ms		

- Notes: 1. 20  $\mu\text{A}$  max at  $T_a = 0$  to  $40^{\circ}\text{C}$   
 2. 6  $\mu\text{A}$  max at  $T_a = 0$  to  $40^{\circ}\text{C}$   
 3. 3  $\mu\text{A}$  max at  $T_a = 0$  to  $40^{\circ}\text{C}$   
 4. CS2 controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and Din buffer. If CS2 controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be  $CS2 \geq V_{CC} - 0.2\text{V}$  or  $0\text{V} \leq CS2 \leq 0.2\text{V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.


Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)




Low  $V_{CC}$  Data Retention Timing Waveform (2) (CS2 Controlled)









**Supply Current vs. Supply Voltage (1)**




**Supply Current vs. Supply Voltage (2)**




**Supply Current vs. Supply Voltage (3)**




**Supply Current vs. Ambient Temperature (1)**




Supply Current vs. Ambient Temperature (2)




Supply Current vs. Ambient Temperature (3)




Access Time vs. Supply Voltage




Access Time vs. Ambient Temperature




**Standby Current vs. Supply Voltage**




**Standby Current vs. Ambient Temperature**




**Supply Current vs. Frequency (Read)**




**Supply Current vs. Frequency (Write)**




Input Low Voltage vs. Supply Voltage



Input High Voltage vs. Supply Voltage




Output High Current vs. Output High Voltage



Output Low Current vs. Output Low Voltage

5



**Access Time vs. Load Capacitance**

# HM628128A Series

131,072-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM628128A is a CMOS static RAM organized 128 kword × 8 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 × 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

## Features

- High speed  
Fast access time: 55/70/85/100 ns (max)
- Low power  
Active: 75 mW (typ)  
Standby: 10 μW (typ) (L/L-L/L-SL version)
- Single 5 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output  
Three state output
- Directly TTL compatible  
All inputs and outputs
- Capability of battery back up operation  
(L/L-L/L-SL version)  
2 chip selection for battery back up


## Ordering Information

Type No.	Access time	Package
HM628128ALP-5	55 ns	600-mil 32-pin plastic DIP
HM628128ALP-7	70 ns	600-mil 32-pin plastic DIP
HM628128ALP-8	85 ns	(DP-32)
HM628128ALP-10	100 ns	
HM628128ALP-5L	55 ns	
HM628128ALP-7L	70 ns	
HM628128ALP-8L	85 ns	
HM628128ALP-10L	100 ns	

Type No.	Access time	Package
HM628128ALP-5SL	55 ns	600-mil 32-pin plastic DIP
HM628128ALP-7SL	70 ns	(DP-32)
HM628128ALP-8SL	85 ns	
HM628128ALP-10SL	100 ns	
HM628128ALFP-5	55 ns	525-mil 32-pin plastic SOP
HM628128ALFP-7	70 ns	(FP-32D)
HM628128ALFP-8	85 ns	
HM628128ALFP-10	100 ns	
HM628128ALFP-5L	55 ns	
HM628128ALFP-7L	70 ns	
HM628128ALFP-8L	85 ns	
HM628128ALFP-10L	100 ns	
HM628128ALFP-5SL	55 ns	
HM628128ALFP-7SL	70 ns	
HM628128ALFP-8SL	85 ns	
HM628128ALFP-10SL	100 ns	
HM628128ALT-5	55 ns	8 mm × 20 mm 32-pin TSOP
HM628128ALT-7	70 ns	(normal type)
HM628128ALT-8	85 ns	(TFP-32D)
HM628128ALT-10	100 ns	
HM628128ALT-5L	55 ns	
HM628128ALT-7L	70 ns	
HM628128ALT-8L	85 ns	
HM628128ALT-10L	100 ns	
HM628128ALR-5	55 ns	8 mm × 20 mm 32-pin TSOP
HM628128ALR-7	70 ns	(reverse type)
HM628128ALR-8	85 ns	(TFP-32DR)
HM628128ALR-10	100 ns	
HM628128ALR-5L	55 ns	
HM628128ALR-7L	70 ns	
HM628128ALR-8L	85 ns	
HM628128ALR-10L	100 ns	

# HM628128A Series

## Pin Arrangement




## Pin Description

Pin name	Function	Pin name	Function
A0 – A16	Address	OE	Output enable
I/O0 – I/O7	Input/output	NC	No connection
CS1	Chip select 1	V <sub>CC</sub>	Power supply
CS2	Chip select 2	V <sub>SS</sub>	Ground
WE	Write enable		

**HITACHI**

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +7.0	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>*1</sup> to V <sub>CC</sub> + 0.3 <sup>*2</sup>	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Storage temperature under bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. -3.0 V for pulse half-width ≤ 30 ns  
 2. Maximum voltage is 7.0V.

HITACHI



# HM628128A Series

## Function Table

$\overline{CS1}$	$\overline{CS2}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ current	I/O pin	Ref. cycle
H	X	X	X	Standby	$I_{SB}, I_{SB1}$	High-Z	—
X	L	X	X	Standby	$I_{SB}, I_{SB1}$	High-Z	—
L	H	H	H	Output disable	$I_{CC}$	High-Z	—
L	H	L	H	Read	$I_{CC}$	Dout	Read cycle
L	H	H	L	Write	$I_{CC}$	Din	Write cycle (1)
L	H	L	L	Write	$I_{CC}$	Din	Write cycle (2)

Note: 1. X: H or L

## Recommended DC Operating Conditions ( $T_a = 0$ to $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input voltage (HM628128A-7/8/10)	$V_{IH}$	2.2	—	$V_{CC} + 0.3$	V
	$V_{IL}$	$-0.3^{*1}$	—	0.8	V
Input voltage (HM628128A-5)	$V_{IH}$	2.4	—	$V_{CC} + 0.3$	V
	$V_{IL}$	$-0.3^{*1}$	—	0.8	V

Note: 1.  $-3.0$  V for pulse half-width  $\leq 30$  ns

**HITACHI**

## HM628128A Series

### DC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10%, VSS = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	$I_{LI}$	—	—	1.0	μA	Vin = VSS to VCC	
Output leakage current	$I_{LO}$	—	—	1.0	μA	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , V <sub>I/O</sub> = VSS to VCC	
Operating power supply current: DC	I <sub>CC</sub>	—	15	30	mA	$\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , Others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>I/O</sub> = 0 mA	
Operating power supply current	I <sub>CC1</sub>	—	45	70	mA	Min cycle, duty = 100%, HM628128A $\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , -7/8/10	
		—	50	80	mA	Others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>I/O</sub> = 0 mA	HM628128A -5
	I <sub>CC2</sub>	—	15	25	mA	Cycle time = 1 μs, duty = 100%, I <sub>I/O</sub> = 0 mA, $\overline{CS1} \leq 0.2 V$ , $CS2 > V_{CC} - 0.2 V$ $V_{IH} \geq V_{CC} - 0.2 V$ , $V_{IL} \leq 0.2 V$	
Standby power supply current: DC	I <sub>SB</sub>	—	1	2	mA	$\overline{CS1} = V_{IH}$ , $CS2 = V_{IH}$ or $CS2 = V_{IL}$	
Standby power supply current (1): DC	I <sub>SB1</sub>	—	0.02	2	mA	0 V ≤ Vin ≤ VCC, $\overline{CS1} \geq V_{CC} - 0.2 V$ ,	
		—	2	100	μA	$CS2 \geq V_{CC} - 0.2 V$ or 0 V ≤ CS2 ≤ 0.2 V	L-version
		—	2	50	μA		L-L/L-SL version
Output voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA	
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA	

Note: 1. Typical values are at VCC = 5.0 V, Ta = +25°C and specified loading.

### Capacitance (Ta = 25°C, f = 1.0 MHz)\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	Cin	—	—	8	pF	Vin = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

## HM628128A Series

AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted.)

### Test Conditions


- Input pulse levels: 0.8 V to 2.4 V (HM628128A-7/8/10)  
0 V to 3 V (HM628128A-5)
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate and CL (100 pF) (HM628128A-7/8/10)  
1 TTL Gate and CL (30 pF) (HM628128A-5)  
(Including scope & jig)

### Read Cycle

Parameter	Symbol	HM628128A								Unit	Notes
		-5		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t <sub>RC</sub>	55	—	70	—	85	—	100	—	ns	
Address access time	t <sub>AA</sub>	—	55	—	70	—	85	—	100	ns	
Chip selection to output valid	t <sub>CO1</sub>	—	55	—	70	—	85	—	100	ns	
	t <sub>CO2</sub>	—	55	—	70	—	85	—	100	ns	
Output enable to output valid	t <sub>OE</sub>	—	30	—	35	—	45	—	50	ns	
Chip selection to output in low-Z	t <sub>LZ1</sub>	5	—	10	—	10	—	10	—	ns	1, 2, 3
	t <sub>LZ2</sub>	5	—	10	—	10	—	10	—	ns	1, 2, 3
Output enable to output in low-Z	t <sub>OLZ</sub>	5	—	5	—	5	—	5	—	ns	1, 2, 3
Chip deselection to output in high-Z	t <sub>HZ1</sub>	0	20	0	25	0	30	0	35	ns	1, 2, 3
	t <sub>HZ2</sub>	0	20	0	25	0	30	0	35	ns	1, 2, 3
Output disable to output in high-Z	t <sub>OZH</sub>	0	20	0	25	0	30	0	35	ns	1, 2, 3
Output hold from address change	t <sub>OH</sub>	5	—	10	—	10	—	10	—	ns	

**HITACHI**

Read Timing Waveform \*4



- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
  3. This parameter is sampled and not 100% tested.
  4.  $\overline{WE}$  is high for read cycle.


# HM628128A Series

## Write Cycle

Parameter	Symbol	HM628128A								Unit	Notes
		-5		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	55	—	70	—	85	—	100	—	ns	
Chip selection to end of write	$t_{CW}$	50	—	60	—	75	—	80	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	50	—	60	—	75	—	80	—	ns	
Write pulse width	$t_{WP}$	40	—	50	—	55	—	60	—	ns	
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns	
		0	—	0	—	0	—	0	—	ns	11
Write to output in high-Z	$t_{WHZ}$	0	20	0	25	0	30	0	35	ns	10
Data to write time overlap	$t_{DW}$	25	—	30	—	35	—	40	—	ns	
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	5	—	ns	10


**HITACHI**

Write Timing Waveform (1) ( $\overline{OE}$  Clock)



# HM628128A Series

## Write Timing Waveform (2) ( $\overline{OE}$ low Fixed)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high  $\overline{CS2}$ , and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,  $\overline{CS2}$  going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high,  $\overline{CS2}$  going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $\overline{CS2}$  going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $\overline{CS2}$  going low to the end of write cycle.
  5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  6. If the  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after the  $\overline{WE}$  going low, the outputs remain in a high impedance state.
  7.  $D_{out}$  is the same phase of the latest written data in this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If  $\overline{CS1}$  is low and  $\overline{CS2}$  high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11. This value is measured from  $\overline{CS2}$  going low to the end of write cycle.
  12. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.

$$t_{WP} \geq t_{DW} \text{ min} + t_{WHZ} \text{ max}$$


**HITACHI**

**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**


This characteristics is guaranteed only for L, L-L, and L-SL version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq CS2 \leq 0.2\text{ V}$ $V_{in} \geq 0\text{ V}$	
Data retention current	$I_{CCDR}$	—	1	$50^{*1}$	$\mu\text{A}$	$V_{CC} = 3.0\text{ V}$ , $V_{in} \geq 0\text{ V}$ Lversion $\overline{CS1} \geq V_{CC} - 0.2\text{ V}$	
		—	1	$30^{*2}$	$\mu\text{A}$	$CS2 \geq V_{CC} - 0.2\text{ V}$ or L-Lversion $0\text{ V} \leq CS2 \leq 0.2\text{ V}$	
		—	1	$15^{*3}$	$\mu\text{A}$		L-Sversion
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform	
Operation recovery time	$t_R$	5	—	—	ms		

**Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)**



**Low  $V_{CC}$  Data Retention Timing Waveform (2) ( $CS2$  Controlled)**



- Notes:
1.  $20\ \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L version).
  2.  $6\ \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-L version).
  3.  $3\ \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-SL version).
  4.  $CS2$  controls address buffer,  $WE$  buffer,  $\overline{CS1}$  buffer,  $OE$  buffer, and  $Din$  buffer. If  $CS2$  controls data retention mode,  $V_{in}$  levels (address,  $WE$ ,  $OE$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode,  $CS2$  must be  $CS2 \geq V_{CC} - 0.2\text{ V}$  or  $0\text{ V} \leq CS2 \leq 0.2\text{ V}$ . The other input levels (address,  $WE$ ,  $OE$ , I/O) can be in the high impedance state.



## 131,072-word × 9-bit High Speed CMOS Static RAM

The Hitachi HM629128 is a CMOS static RAM organized 128 kword × 9 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 × 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards.

### Features


- High speed  
Fast access time: 70/85/100 ns (max)
- Low power  
Active: 75 mW (typ)  
Standby: 10 μW (typ) (L-/L-L/L-SL version)
- Single 5 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output  
Three state output
- Directly TTL compatible  
All inputs and outputs
- Capability of battery back up operation (L-/L-L/L-SL version)

### Ordering Information

Type No.	Access time	Package
HM629128LP-7	70 ns	600-mil 32-pin plastic DIP (DP-32)
HM629128LP-8	85 ns	
HM629128LP-10	100 ns	
HM629128LP-7L	70 ns	
HM629128LP-8L	85 ns	
HM629128LP-10L	100 ns	
HM629128LP-7SL	70 ns	
HM629128LP-8SL	85 ns	
HM629128LP-10SL	100 ns	
HM629128LFP-7	70 ns	525-mil 32-pin plastic SOP (FP-32D)
HM629128LFP-8	85 ns	
HM629128LFP-10	100 ns	
HM629128LFP-7L	70 ns	
HM629128LFP-8L	85 ns	
HM629128LFP-10L	100 ns	
HM629128LFP-7SL	70 ns	
HM629128LFP-8SL	85 ns	
HM629128LFP-10SL	100 ns	
HM629128LT-7	70 ns	8 mm x 20 mm 32-pin TSOP (normal type) (TFP-32D)
HM629128LT-8	85 ns	
HM629128LT-10	100 ns	
HM629128LT-7L	70 ns	
HM629128LT-8L	85 ns	
HM629128LT-10L	100 ns	
HM629128LT-7SL	70 ns	
HM629128LT-8SL	85 ns	
HM629128LT-10SL	100 ns	

**Note:** The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Pin Arrangement




Pin Description

Pin name	Function
A0 – A16	Address
I/O0 – I/O8	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

# HM629128 Series

## Block Diagram



## Function Table

$\overline{CS1}$	$\overline{CS2}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ current	I/O pin	Ref. cycle
H	X	X	X	Standby	$I_{SB}$ , $I_{SB1}$	High-Z	—
X	L	X	X	Standby	$I_{SB}$ , $I_{SB1}$	High-Z	—
L	H	H	H	Output disable	$I_{CC}$	High-Z	—
L	H	L	H	Read	$I_{CC}$	Dout	Read cycle
L	H	H	L	Write	$I_{CC}$	Din	Write cycle (1)
L	H	L	L	Write	$I_{CC}$	Din	Write cycle (2)

Note: 1. X: H or L

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +7.0	V
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 *1 to $V_{CC} + 0.3$ *2	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

Note: 1. -3.0 V for pulse half-width  $\leq$  30 ns  
 2. Maximum voltage is 7.0V

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input voltage (HM629128-7/8/10)	$V_{IH}$	2.2	—	$V_{CC} + 0.3$	V
	$V_{IL}$	-0.3 *1	—	0.8	V

Note: 1. -3.0 V for pulse half-width  $\leq$  30 ns

## HM629128 Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions	Notes
Input leakage current	I <sub>L</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	—	—	1	μA	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Operating power supply current: DC	I <sub>CC</sub>	—	15	35	mA	$\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , Others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>I/O</sub> = 0 mA	
Operating power supply current	I <sub>CC1</sub>	—	45	70	mA	Min cycle, duty = 100%, $\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , Others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>I/O</sub> = 0 mA	
	I <sub>CC2</sub>	—	15	30	mA	Cycle time = 1 μs, duty = 100%, I <sub>I/O</sub> = 0 mA, $\overline{CS1} \leq 0.2$ V, CS2 > V <sub>CC</sub> - 0.2 V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IL</sub> ≤ 0.2 V	
Standby power supply current: DC	I <sub>SB</sub>	—	1	3	mA	(1) $\overline{CS1} = V_{IH}$ , $CS2 = V_{IH}$ (2) $CS2 = V_{IL}$	
Standby power supply current (1): DC	I <sub>SB1</sub>	—	—	—	—	(1) V <sub>CC</sub> ≥ V <sub>in</sub> ≥ 0 V $\overline{CS1} \geq V_{CC} - 0.2$ V, CS2 ≥ V <sub>CC</sub> - 0.2 V	—
		—	2	115	μA		L-version
		—	2	60	μA	(2) V <sub>CC</sub> ≥ V <sub>in</sub> ≥ 0 V 0.2 V ≥ CS2 ≥ 0 V	L-L/L-SL version
Output voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA	
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA	

Note: 1. Typical values are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.

### Capacitance (Ta = 25°C, f = 1.0 MHz)\*<sup>1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	—	8	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

**Test Conditions**


- Input pulse levels: 0.8V to 2.4V (HM629128-7/8/10)
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate and CL (100pF) (HM629128-7/8/10)  
(Including scope & jig)

**Read Cycle**

Parameter	Symbol	HM629128						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Read cycle time	$t_{RC}$	70	—	85	—	100	—	ns	
Address access time	$t_{AA}$	—	70	—	85	—	100	ns	
Chip selection to output valid	$t_{CO1}$	—	70	—	85	—	100	ns	
	$t_{CO2}$	—	70	—	85	—	100	ns	
Output enable to output valid	$t_{OE}$	—	40	—	45	—	50	ns	
Chip selection to output in low-Z	$t_{LZ1}$	10	—	10	—	10	—	ns	2
	$t_{LZ2}$	10	—	10	—	10	—	ns	2
Output enable to output in low-Z	$t_{OLZ}$	5	—	5	—	5	—	ns	2
Chip deselection to output in high-Z	$t_{HZ1}$	0	25	0	30	0	35	ns	1, 2
	$t_{HZ2}$	0	25	0	30	0	35	ns	1, 2
Output disable to output in high-Z	$t_{OHZ}$	0	25	0	30	0	35	ns	1, 2
Output hold from address change	$t_{OH}$	10	—	10	—	10	—	ns	

# HM629128 Series

## Read Timing Waveform \*3



- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  2. This parameter is sampled and not 100% tested.
  3. WE is high for read cycle.

**HITACHI**


**Write Cycle**

Parameter	Symbol	HM629128						Unit	Notes
		-7		-8		-10			
		Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	70	—	85	—	100	—	ns	
Chip selection to end of write	$t_{CW}$	60	—	75	—	80	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	60	—	75	—	80	—	ns	
Write pulse width	$t_{WP}$	50	—	55	—	60	—	ns	
Write recovery time	$t_{WR}$	0	—	0	—	0	—	ns	
		0	—	0	—	0	—	ns	11
Write to output in high-Z	$t_{WHZ}$	0	25	0	30	0	35	ns	10
Data to write time overlap	$t_{DW}$	30	—	35	—	40	—	ns	
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	ns	10




# HM629128 Series

## Write Timing Waveform (1) ( $\overline{\text{OE}}$ Clock)



**HITACHI**

Write Timing Waveform (2) ( $\overline{OE}$  Low Fixed)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2, and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of write cycle.
  5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  6. If the  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after the  $\overline{WE}$  going low, the outputs remain in a high impedance state.
  7. Dout is the same phase of the latest written data in this write cycle.
  8. Dout is the read data of next address.
  9. If  $\overline{CS1}$  is low and CS2 high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11. This value is measured from CS2 going low to the end of write cycle.
  12. In the write cycle with OE low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.

$$t_{WP} \geq t_{DW} \text{ min} + t_{WHZ} \text{ max}$$

HITACHI

## HM629128 Series


### Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L, L-L, and L-SL version.


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	(1) $CS1 \geq V_{CC} - 0.2$ V, $CS2 \geq V_{CC} - 0.2$ V $V_{in} \geq 0$ V or (2) $0$ V $\leq CS2 \leq 0.2$ V, $V_{in} \geq 0$ V	
Data retention current	$I_{CCDR}$	—	1	$60^{*1}$	$\mu\text{A}$	$V_{CC} = 3.0$ V, $V_{CC} \geq V_{in} \geq 0$ V	Lversion
		—	1	$40^{*2}$	$\mu\text{A}$	(1) $CS1 \geq V_{CC} - 0.2$ V, $CS2 \geq V_{CC} - 0.2$ V	L-Lversion
		—	1	$20^{*3}$	$\mu\text{A}$	or (2) $0$ V $\leq CS2 \leq 0.2$ V	L-SLversion
Chip deselect to data retention time $t_{CDR}$		0	—	—	ns	See retention waveform	
Operation recovery time	$t_R$	5	—	—	ms		

**HITACHI**

Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)



Low  $V_{CC}$  Data Retention Timing Waveform (2) ( $CS2$  Controlled)



- Notes:
1. 25  $\mu A$  max at  $T_a = 0$  to 40°C (Lversion).
  2. 8  $\mu A$  max at  $T_a = 0$  to 40°C (L-Lversion).
  3. 5  $\mu A$  max at  $T_a = 0$  to 40°C (L-SLversion).
  4.  $CS2$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and  $Din$  buffer. If  $CS2$  controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode,  $CS2$  must be  $CS2 > V_{CC} - 0.2 V$  or  $0 V < CS2 < 0.2 V$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

# HM628512 Series

## 524288-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM628512 is a 4M-bit static RAM organized 512-kword × 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.5 μm Hi-CMOS process technology. The device, packaged in a 525-mil SOP (foot print pitch width) or 400 mil TSOP TYPE II or 600-mil plastic DIP, is available for high density mounting. LP-version is suitable for battery back up system.

### Features

- High speed: Fast access time 55/70/85/100 ns (max)
- Low power  
Standby: 10 μW (typ) (L/L-SL version)  
Operation: 75 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L/L-SL version)

### Ordering Information


Type No.	Access time	Package
HM628512P-5	55 ns	600-mil 32-pin
HM628512P-7	70 ns	plastic DIP
HM628512P-8	85 ns	(DP-32)
HM628512P-10	100 ns	
<hr/>		
HM628512LP-5	55 ns	
HM628512LP-7	70 ns	
HM628512LP-8	85 ns	
HM628512LP-10	100 ns	
<hr/>		
HM628512LP-5SL	55 ns	
HM628512LP-7SL	70 ns	
HM628512LP-8SL	85 ns	
HM628512LP-10SL	100 ns	

Type No.	Access time	Package
HM628512FP-5	55 ns	525-mil 32-pin plastic SOP (FP-32D)
HM628512FP-7	70 ns	
HM628512FP-8	85 ns	
HM628512FP-10	100 ns	
<hr/>		
HM628512LFP-5	55 ns	
HM628512LFP-7	70 ns	
HM628512LFP-8	85 ns	
HM628512LFP-10	100 ns	
<hr/>		
HM628512LFP-5SL	55 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM628512LFP-7SL	70 ns	
HM628512LFP-8SL	85 ns	
HM628512LFP-10SL	100 ns	
<hr/>		
HM628512LTT-5* <sup>1</sup>	55 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM628512LTT-7* <sup>1</sup>	70 ns	
HM628512LTT-8* <sup>1</sup>	85 ns	
HM628512LTT-10* <sup>1</sup>	100 ns	
<hr/>		
HM628512LTT-5SL* <sup>1</sup>	55 ns	
HM628512LTT-7SL* <sup>1</sup>	70 ns	
HM628512LTT-8SL* <sup>1</sup>	85 ns	
HM628512LTT-10SL* <sup>1</sup>	100 ns	
<hr/>		
HM628512LRR-5* <sup>1</sup>	55 ns	400-mil 32-pin plastic TSOP II reverse (TTP-32DR)
HM628512LRR-7* <sup>1</sup>	70 ns	
HM628512LRR-8* <sup>1</sup>	85 ns	
HM628512LRR-10* <sup>1</sup>	100 ns	
<hr/>		
HM628512LRR-5SL* <sup>1</sup>	55 ns	
HM628512LRR-7SL* <sup>1</sup>	70 ns	
HM628512LRR-8SL* <sup>1</sup>	85 ns	
HM628512LRR-10SL* <sup>1</sup>	100 ns	

Note: 1. Preliminary

HITACHI

## Pin Arrangement




## Pin Description

Symbol	Function
A0 – A18	Address
I/O0 – I/O7	Input/output
CS	Chip select
WE	Write enable

Symbol	Function
OE	Output enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

# HM628512 Series

## Block Diagram



**HITACHI**

**Function Table**

WE	CS	OE	Mode	V <sub>CC</sub> current	Dout pin	Ref. cycle
X	H	X	Not selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
H	L	H	Output disable	I <sub>CC</sub>	High-Z	—
H	L	L	Read	I <sub>CC</sub>	Dout	Read cycle
L	L	H	Write	I <sub>CC</sub>	Din	Write cycle (1)
L	L	L	Write	I <sub>CC</sub>	Din	Write cycle (2)

Note: X: H or L

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>*1</sup> to +7.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note: 1. -3.0 V for pulse half-width ≤ 30 ns

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.3 <sup>*1</sup>	—	0.8	V

Note: 1. -3.0 V for pulse half-width ≤ 30 ns



## HM628512 Series

DC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions	
Input leakage current	$ I_{LJ} $	—	—	1	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output leakage current	$ I_{LO} $	—	—	1	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	
Operating power supply current: DC	$I_{CCREAD}$	—	15	25	mA	$\overline{CS} = V_{IL}$ , $\overline{WE} = V_{IH}$ , others = $V_{IH}/V_{IL}$ , $I_{I/O} = 0\text{ mA}$	
	$I_{CCWRITE}$	—	20	45	mA	$\overline{CS} = V_{IL}$ , $\overline{WE} = V_{IL}$ , others = $V_{IH}/V_{IL}$ , $I_{I/O} = 0\text{ mA}$	
Operating power supply current	-5	$I_{CC1}$	—	70	100	mA	Min cycle, duty = 100% $\overline{CS} = V_{IL}$ , others = $V_{IH}/V_{IL}$ $I_{I/O} = 0\text{ mA}$
			—	60	90	mA	
			—	55	80	mA	
	-8/10	$I_{CC2}$	—	15	35	mA	Cycle time = $1\ \mu\text{s}$ , duty = 100% $I_{I/O} = 0\text{ mA}$ , $\overline{CS} \leq 0.2\text{ V}$ $V_{IH} \geq V_{CC} - 0.2\text{ V}$ , $V_{IL} \leq 0.2\text{ V}$
Standby power supply current: DC	$I_{SB}$	—	1	3	mA	$\overline{CS} = V_{IH}$	
Standby power supply current (1): DC	$I_{SB1}$	—	0.02	2	mA	$V_{in} \geq 0\text{ V}$ , $\overline{CS} \geq V_{CC} - 0.2\text{ V}$	
		—	2	$100^*2$	$\mu\text{A}$		
		—	2	$50^*3$	$\mu\text{A}$		
Output low voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1\text{ mA}$	
Output high voltage	$V_{OH}$	2.4	—	—	V	$I_{OH} = -1.0\text{ mA}$	

- Notes: 1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading, and not guaranteed.  
 2. This characteristics is guaranteed only for L-version.  
 3. This characteristics is guaranteed only for L-SL version.

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )\*<sup>1</sup>

Parameter	Symbol	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	8	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	10	pF	$V_{I/O} = 0\text{ V}$

- Note: 1. This parameter is sampled and not 100% tested.

HITACHI

**AC Characteristics** (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted.)

**Test Conditions**


- Input pulse levels: 0.8 V to 2.4 V
- Input and output timing reference levels: 1.5 V
- Input rise and fall times: 5 ns
- Output load: 1 TTL Gate + C<sub>L</sub> (100 pF)  
(Including scope & jig)

**Read Cycle**

Parameter	Symbol	HM628512-5		HM628512-7		HM628512-8		HM628512-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t <sub>RC</sub>	55	—	70	—	85	—	100	—	ns	
Address access time	t <sub>AA</sub>	—	55	—	70	—	85	—	100	ns	
Chip select access time	t <sub>CO</sub>	—	55	—	70	—	85	—	100	ns	
Output enable to output valid	t <sub>OE</sub>	—	25	—	35	—	45	—	50	ns	
Chip selection to output in low-Z	t <sub>LZ</sub>	10	—	10	—	10	—	10	—	ns	2, 3
Output enable to output in low-Z	t <sub>OLZ</sub>	5	—	5	—	5	—	5	—	ns	2, 3
Chip deselection to output in high-Z	t <sub>HZ</sub>	0	20	0	25	0	30	0	35	ns	1, 2, 3
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	0	25	0	30	0	35	ns	1, 2, 3
Output hold from address change	t <sub>OH</sub>	10	—	10	—	10	—	10	—	ns	

# HM628512 Series

## Read Timing Waveform \*4



- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min.
  3. This parameter is sampled and not 100% tested.
  4. WE is high for read cycle.


**HITACHI**

Write Cycle

Parameter	Symbol	HM628512-5		HM628512-7		HM628512-8		HM628512-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	t <sub>WC</sub>	55	—	70	—	85	—	100	—	ns	
Chip selection to end of write	t <sub>CW</sub>	50	—	60	—	75	—	80	—	ns	2
Address setup time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns	3
Address valid to end of write	t <sub>AW</sub>	50	—	60	—	75	—	80	—	ns	
Write pulse width	t <sub>WP</sub>	40	—	50	—	55	—	60	—	ns	1, 12
Write recovery time	t <sub>WR</sub>	5	—	5	—	5	—	5	—	ns	4
WE to output in high-Z	t <sub>WHZ</sub>	0	20	0	25	0	30	0	35	ns	10, 11
Data to write time overlap	t <sub>DW</sub>	25	—	30	—	35	—	40	—	ns	
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns	
Output active from end of write	t <sub>OW</sub>	5	—	5	—	5	—	5	—	ns	10


# HM628512 Series

## Write Timing Waveform (1) ( $\overline{\text{OE}}$ Clock)



**HITACHI**

Write Timing Waveform (2) ( $\overline{OE}$  Low Fixed)



- Notes:
1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
  5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  6. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output remain in a high impedance state.
  7. Dout is the same phase of the write data of this write cycle.
  8. Dout is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11.  $t_{WHZ}$  is defined as the time at which the outputs achieve the open circuit conditions and is not referred to output voltage levels.
  12. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.  

$$t_{WP} \geq t_{DW} \text{ min} + t_{WHZ} \text{ max}$$


# HM628512 Series

## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L/L-SL version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions*3
$V_{CC}$ for data retention	$V_{DR}$	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq 0 \text{ V}$
Data retention current	$I_{CCDR}$	—	1	$50^{*1}$	$\mu\text{A}$	$V_{CC} = 3.0 \text{ V}$ , $V_{in} \geq 0 \text{ V}$ $\overline{CS} \geq V_{CC} - 0.2 \text{ V}$
		—	1	$15^{*2}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform
Operation recovery time	$t_R$	5	—	—	ms	

## Low $V_{CC}$ Data Retention Timing Waveform ( $\overline{CS}$ Controlled)



- Notes:
1. For L-version and  $20 \mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .
  2. For SL-version and  $3 \mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .
  3.  $\overline{CS}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. In data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

HITACHI

# HM62W256 Series

3.0 V & 3.3 V  
Supply

32,768-Word × 8-Bit Low Voltage Operation CMOS Static RAM

## Features

- Low voltage operation SRAM  
Single 3.3 V Supply
- 0.8 μm Hi-CMOS process
- High speed  
Access time: 70/85 ns (max)
- Low power  
Standby: 0.66 μW (typ)  
Operation: 17 mW (typ) (f = 1 MHz)
- Completely static memory  
No clock or timing strobe required
- Directly LVTTTL compatible: All inputs and outputs

## Ordering Information

Type No.	Access time	Package
HM62W256LFP-7T	70 ns	450 mil 28-pin plastic SOP (FP-28DA)
HM62W256LFP-8T	85 ns	
HM62W256LFP-7SLT	70 ns	8 mm × 14 mm 32-pin TSOP (normal type) (TFP-32DA)
HM62W256LFP-8SLT	85 ns	
HM62W256LT-7	70 ns	8 mm × 14 mm 32-pin TSOP (normal type) (TFP-32DA)
HM62W256LT-8	85 ns	
HM62W256LT-7SL	70 ns	8 mm × 14 mm 32-pin TSOP (normal type) (TFP-32DA)
HM62W256LT-8SL	85 ns	


## Pin Description

Symbol	Function
A0-A14	Address
I/O0-I/O7	Input/Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
VCC	Power Supply
VSS	Ground



# HM62W256 Series

## Pin Arrangement



**HITACHI**

**Function Table**

$\overline{\text{WE}}$	$\overline{\text{CS}}$	$\overline{\text{OE}}$	Mode	VCC Current	I/O Pin	Ref. Cycle
X	H	X	Standby	ISB, ISB1	High-Z	—
H	L	X	Output Disable	ICC	High-Z	—
H	L	L	Read	ICC	Dout	Read cycle (1)–(3)
L	L	H	Write	ICC	Din	Write cycle (1)
L	L	L	Write	ICC	Din	Write cycle (2)

Note 1. X: H or L

**Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Power Supply Voltage <sup>1</sup>	VCC	-0.5 to 4.6	V
Terminal Voltage <sup>1</sup>	V <sub>T</sub>	-0.5 <sup>2</sup> to +VCC +0.5	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note 1. Relative to VSS  
 2. V<sub>T</sub> (min) = -3.0V for pulse half-width ≤ 50 ns

**Recommended DC Operating Conditions (T<sub>a</sub> = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	3.0	3.3	3.6	V
	VSS	0	0	0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.0	—	VCC+0.3	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.3 <sup>1</sup>	—	0.8	V

Note 1. V<sub>IL</sub> (min) = -3.0 V for pulse half-width ≤ 50 ns



## HM62W256 Series

### DC Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ , $V_{CC} = 3.3\text{ V} \pm 0.3\text{V}$ , $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions	
Input Leakage Current	$ I_{LI} $	—	—	1	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output Leakage Current	$ I_{LO} $	—	—	1	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	
Operating Power Supply Current (DC)	ICCDC1	—	1.5	5.0	mA	$\overline{CS} = V_{IL}$ , others = $V_{IH}/V_{IL}$ $I_{I/O} = 0\text{ mA}$	
	ICCDC2	—	0.5	2.5	mA	$\overline{CS} \geq V_{CC} - 0.2\text{ V}$ , $V_{IH} \leq V_{CC} - 0.2\text{ V}$ , $V_{IL} \leq 0.2\text{ V}$ $I_{I/O} = 0\text{ mA}$	
Operating Power Supply Current	HM62W256-7	ICCAC1	—	—	30	mA	min cycle, duty = 100%, $I_{I/O} = 0\text{ mA}$ $\overline{CS} = V_{IL}$ , others = $V_{IH}/V_{IL}$
	HM62W256-8	ICCAC1	—	—	27	mA	
		ICCAC2	—	5	10	mA	Cycle time $\geq 1\ \mu\text{s}$ , duty = 100% $I_{I/O} = 0\text{ mA}$ , $\overline{CS} \leq 0.2\text{ V}$ , $V_{IH} \geq V_{CC} - 0.2\text{ V}$ , $V_{IL} \leq 0.2\text{ V}$
Standby $V_{CC}$ Current	ISB	—	—	1	mA	$\overline{CS} = V_{IH}$	
	ISB1	—	0.2	50	$\mu\text{A}$	$V_{IN} \geq 0\text{ V}$ , $\overline{CS} \geq V_{CC} - 0.2\text{ V}$	
		—	0.2	10 <sup>2</sup>	$\mu\text{A}$		
Output Low Voltage	VOL	—	—	0.4	V	$I_{OL} = 2.0\text{ mA}$	
	VOL	—	—	0.2	V	$I_{OL} = 100\ \mu\text{A}$	
Output High Voltage	VOH	2.4	—	—	V	$I_{OH} = -2.0\text{ mA}$	
	VOH	$V_{CC} - 2.0$	—	—	V	$I_{OH} = -100\ \mu\text{A}$	

- Note 1. Typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and not guaranteed.  
2. This characteristic is guaranteed only for L-SL version.

### Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1.0\text{ MHz}$ )<sup>1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	—	8	pF	$V_{in} = 0\text{ V}$
Input/Output Capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O} = 0\text{ V}$


- Note 1. This parameter is sampled and not 100% tested.

HITACHI

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ , unless otherwise noted.)

Test Condition


- Input pulse levels: 0.4 V to 2.4 V
- Input timing reference level: 1.4 V
- Input rise and fall times: 5ns
- Output timing reference level: 0.8 V/2.0 V




Read Cycle

Parameter	Symbol	HM62W256-7		HM62W256-8		Unit	Notes
		Min	Max	Min	Max		
Read Cycle Time	t <sub>RC</sub>	70	—	85	—	ns	
Address Access Time	t <sub>AA</sub>	—	70	—	85	ns	
Chip Select Access Time	t <sub>ACS</sub>	—	70	—	85	ns	
Output Enable to Output Valid	t <sub>OE</sub>	—	35	—	45	ns	
Chip Selection to Output in Low-Z	t <sub>CLZ</sub>	10	—	10	—	ns	2
Output Enable to Output in Low-Z	t <sub>OLZ</sub>	5	—	5	—	ns	2
Chip Deselection to Output in High-Z	t <sub>CHZ</sub>	0	25	0	30	ns	1, 2
Output Disable to Output in High-Z	t <sub>OHZ</sub>	0	25	0	30	ns	1, 2
Output Hold From Address Change	t <sub>OH</sub>	10	—	10	—	ns	


**Read Timing Waveform (1) <sup>3</sup>**



**Read Timing Waveform (2) <sup>3, 4, 6</sup>**



Read Timing Waveform (3) 3, 5, 6



- Notes:
1.  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  2. This parameter is sampled and not 100% tested.
  3.  $\overline{WE}$  is high for read cycle.
  4. Device is continuously selected,  $\overline{CS} = V_{IL}$
  5. Address Valid prior to or coincident with  $\overline{CS}$  transition Low.
  6.  $\overline{OE} = V_{IL}$


## HM62W256 Series

### Write Cycle

Parameter	Symbol	HM62W256-7		HM62W256-8		Unit	Notes
		Min	Max	Min	Max		
Write Cycle Time	tWC	70	—	85	—	ns	
Chip Selection to End of Write	tCW	60	—	75	—	ns	2
Address Setup Time	tAS	0	—	0	—	ns	3
Address Valid to End of Write	tAW	80	—	75	—	ns	
Write Pulse Width	tWP	50	—	55	—	ns	1
Write Recovery Time	tWR	0	—	0	—	ns	4
Write to Output in High-Z	tWHZ	0	25	0	30	ns	10, 11
Data to Write Time Overlap	tDW	30	—	40	—	ns	
Data Hold From Write Time	tDH	0	—	0	—	ns	
Output Active From End of Write	tOW	10	—	10	—	ns	10
Output Disable to Output in High-Z	tOHZ	0	25	0	30	ns	10, 11


**HITACHI**

Write Timing Waveform (1) ( $\overline{\text{OE}}$  Clock)





Write Timing Waveform (2) ( $\overline{OE}$  Low Fixed)\*2




- Notes:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
  5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  6. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
  7.  $Dout$  is the same phase of the write data of this write cycle.
  8.  $Dout$  is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the output must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11.  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  12. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP} \text{ min} = t_{WHZ} \text{ max} + t_{DW} \text{ min}$ .

**Low VCC Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

Parameter	Symbol	Min	Typ*1	Max	Unit	Test Conditions
VCC for Data Retention	VDR	2.0	—	3.6	V	$\overline{\text{CS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ , $V_{\text{in}} \geq 0 \text{ V}$
Data Retention Current	I <sub>CCDR</sub>	—	—	T.B.D.	$\mu\text{A}$	$V_{\text{CC}} = \text{T.B.D.}$ , $V_{\text{in}} \geq 0 \text{ V}$ $\overline{\text{CS}} \geq V_{\text{CC}} - 0.2 \text{ V}$
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	See Retention Waveform
Operation Recovery Time	t <sub>R</sub>	t <sub>RC</sub> *1	—	—	ns	See Retention Waveform

**Low VCC Data Retention Timing Waveform**



- Notes:
1. t<sub>RC</sub> = read cycle time.
  2.  $\overline{\text{CS}}$  controls address buffer,  $\overline{\text{WE}}$  buffer,  $\overline{\text{OE}}$  buffer, and D<sub>in</sub> buffer. If  $\overline{\text{CS}}$  controls data retention mode, other input levels (address,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , I/O) can be in the high impedance state.

131072-Word × 8-Bit High Speed CMOS Static RAM

### Description

The Hitachi HM62W8128 is a CMOS static RAM organized 128 kword × 8 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 × 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

### Features


- High Speed  
Fast access time: 100/120 ns (max)
- Low power  
Active: 23 mW (typ)  
Standby: 4 μW (typ) (L-/L-/L-/SL version)
- Single 3.3 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output  
Three state output
- All inputs and outputs CMOS compatible.
- Capability of battery back up operation (L-/L-/L-/SL version)  
2 chip selection for battery back up

### Ordering Information

Type No.	Access time	Package
HM62W8128LP-10	100 ns	
HM62W8128LP-12	120 ns	
HM62W8128LP-10L	100 ns	600-mil 32-pin plastic DIP (DP-32)
HM62W8128LP-12L	120 ns	
HM62W8128LP-10SL	100 ns	
HM62W8128LP-12SL	120 ns	
HM62W8128LFP-10	100 ns	
HM62W8128LFP-12	120 ns	
HM62W8128LFP-10L	100 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62W8128LFP-12L	120 ns	
HM62W8128LFP-10SL	100 ns	
HM62W8128LFP-12SL	120 ns	
HM62W8128LT-10	100 ns	
HM62W8128LT-12	120 ns	8mm × 20mm 32-pin TSOP (normal type) (TFP-32D)
HM62W8128LT-10L	100 ns	
HM62W8128LT-12L	120 ns	
HM62W8128LR-10	100 ns	
HM62W8128LR-12	120 ns	8mm × 20mm 32-pin TSOP (reverse type) (TFP-32DR)
HM62W8128LR-10L	100 ns	
HM62W8128LR-12L	120 ns	

**HITACHI**

Pin Arrangement




Pin Description

Pin name	Function
A0 – A16	Address
I/O0 – I/O7	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable

Pin name	Function
OE	Output enable
NC	No connection
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

# HM62W8128 Series

## Block Diagram



## Function Table

CS1	CS2	OE	WE	Mode	V <sub>CC</sub> current	I/O pin	Ref. cycle
H	X	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
X	L	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	H	H	H	Output disable	I <sub>CC</sub>	High-Z	—
L	H	L	H	Read	I <sub>CC</sub>	Dout	Read cycle
L	H	H	L	Write	I <sub>CC</sub>	Din	Write cycle (1)
L	H	L	L	Write	I <sub>CC</sub>	Din	Write cycle (2)

Note: 1. X: H or L

**HITACHI**

**Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to + 5.5	V
Voltave on any pin relative to $V_{SS}$	$V_T$	-0.5 <sup>*1</sup> to $V_{CC}+0.3$	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to + 70	°C
Storage temperature	$T_{stg}$	-55 to + 125	°C
Storage temperature under bias	$T_{bias}$	-10 to 85	°C

Notes: 1. -1.2 V for pulse half-width  $\leq$  30 ns

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	3.0	3.3	3.6	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.2	—	$V_{CC}+0.3$	V
	$V_{IL}$	-0.3 <sup>*1</sup>	—	0.4	V

Note: 1. -1.2 V for pulse half-width  $\leq$  30 ns

## HM62W8128 Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ±10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	I <sub>I</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	—	—	1	μA	$\overline{CS1} = V_{IH}$ or CS2 = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub> . V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Operating power supply current: DC	I <sub>CC</sub>	—	6	10	mA	$\overline{CS1} = V_{IL}$ , CS2 = V <sub>IH</sub> . Others = V <sub>IH</sub> /V <sub>IL</sub> . I <sub>I/O</sub> = 0 mA	
Operating power supply current	I <sub>CC1</sub>	—	20	25	mA	Min cycle, duty = 100%, $\overline{CS1} = V_{IL}$ , CS2 = V <sub>IH</sub> . Others = V <sub>IH</sub> /V <sub>IL</sub> . I <sub>I/O</sub> = 0 mA	
	I <sub>CC2</sub>	—	7	10	mA	Cycle time = 1 μs, duty = 100%, I <sub>I/O</sub> = 0 mA, $\overline{CS1} \leq 0.2$ V, CS2 ≥ V <sub>CC</sub> - 0.2 V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IL</sub> ≤ 0.2 V	
Standby power supply current: DC	I <sub>SB</sub>	—	0.5	2	mA	$\overline{CS1} = V_{IH}$ , CS2 = V <sub>IH</sub> or CS2 = V <sub>IL</sub>	
Standby power supply current (1): DC	I <sub>SB1</sub>	—	0.01	1	mA	0 V ≤ V <sub>in</sub> ≤ V <sub>CC</sub> $\overline{CS1} \geq V_{CC} - 0.2$ V,	
		—	1.2	70	μA	CS2 ≥ V <sub>CC</sub> - 0.2 V or 0 V ≤ CS2 ≤ 0.2 V	L-version
		—	1.2	50	μA		L-L version
		—	1.2	30	μA		L-SL version
Output voltage	V <sub>OL</sub>	—	—	0.1	V	I <sub>OL</sub> = 100 μA	
	V <sub>OH</sub>	2.9	—	—	V	I <sub>OH</sub> = -100 μA	

Note: 1. Typical values are at V<sub>CC</sub> = 3.3 V, Ta = +25°C and specified loading.

Capacitance (Ta = 25°C, f = 1.0 MHz)\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	—	8	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate and C<sub>L</sub> (50 pF)  
(Including scope & jig)

Read Cycle


Parameter	Symbol	HM62W8128-10		HM62W8128-12		Unit	Notes
		Min	Max	Min	Max		
Read cycle time	t <sub>RC</sub>	100	—	120	—	ns	
Address access time	t <sub>AA</sub>	—	100	—	120	ns	
Chip selection to output valid	t <sub>CO1</sub>	—	100	—	120	ns	
	t <sub>CO2</sub>	—	100	—	120	ns	
Output enable to output valid	t <sub>OE</sub>	—	80	—	100	ns	
Chip selection to output in low-Z	t <sub>LZ1</sub>	15	—	15	—	ns	1, 2, 3
	t <sub>LZ2</sub>	15	—	15	—	ns	1, 2, 3
Output enable to output in low-Z	t <sub>OLZ</sub>	10	—	10	—	ns	1, 2, 3
Chip deselection to output in high-Z	t <sub>HZ1</sub>	0	40	0	50	ns	1, 2, 3
	t <sub>HZ2</sub>	0	40	0	50	ns	1, 2, 3
Output disable to output in high-Z	t <sub>OHZ</sub>	0	40	0	50	ns	1, 2, 3
Output hold from address change	t <sub>OH</sub>	15	—	15	—	ns	1, 2, 3





# HM62W8128 Series

## Read Timing Waveform \*4



- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
  3. This parameter is sampled and not 100% tested.
  4.  $WE$  is high for read cycle.


**HITACHI**

Write Cycle

Parameter	Symbol	HM62W8128-10		HM62W8128-12		Unit	Notes
		Min	Max	Min	Max		
Write cycle time	$t_{WC}$	100	—	120	—	ns	
Chip selection to end of write	$t_{CW}$	90	—	110	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	90	—	110	—	ns	
Write pulse width	$t_{WP}$	80	—	100	—	ns	
Write recovery time	$t_{WR}$	0	—	0	—	ns	
		0	—	0	—	ns	11
Write to output in high-Z	$t_{WHZ}$	0	40	0	50	ns	10
Data to write time overlap	$t_{DW}$	50	—	60	—	ns	
Write hold from write time	$t_{DH}$	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	10	—	10	—	ns	10


# HM62W8128 Series

## Write Timing Waveform (1) ( $\overline{OE}$ Clock)



**HITACHI**

Write Timing Waveform (2) ( $\overline{OE}$  Low Fixed)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high  $CS2$ , and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,  $CS2$  going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high,  $CS2$  going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $CS2$  going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $CS2$  going low to the end of write cycle.
  5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in a high impedance state.
  7.  $D_{out}$  is the same phase of the latest written data in this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If  $\overline{CS1}$  is low and  $CS2$  high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11. This value is measured from  $CS2$  going low to the end of write cycle.




# HM62W8128 Series

## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )


This characteristics is guaranteed only for L-, L-L, and L-SL version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS1} \geq V_{CC} - 0.2 \text{ V}$ , $CS2 \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$ $V_{in} \geq 0 \text{ V}$	
Data retention current	$I_{CCDR}$	—	1	$50^{*1}$	$\mu\text{A}$	$V_{CC} = 3.0 \text{ V}$ , $V_{in} \geq 0 \text{ V}$ $\overline{CS1} \geq V_{CC} - 0.2 \text{ V}$ , $CS2 \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$	Lversion
		—	1	$30^{*2}$	$\mu\text{A}$		L-Lversion
		—	1	$15^{*3}$	$\mu\text{A}$		L-SLversion
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform	
Operation recovery time	$t_R$	5	—	—	ms		

### Low $V_{CC}$ Data Retention Timing Waveform (1) ( $\overline{CS1}$ Controlled)



### Low $V_{CC}$ Data Retention Timing Waveform (2) ( $CS2$ Controlled)



- Notes:
1.  $20 \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (Lversion).
  2.  $6 \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-Lversion).
  3.  $3 \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-SLversion).
  4.  $CS2$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. If  $CS2$  controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode,  $CS2$  must be  $CS2 \geq V_{CC} - 0.2 \text{ V}$  or  $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

**HITACHI**

### 131072-Word × 8-Bit High Speed CMOS Static RAM

#### Description

The Hitachi HM62V8128 is a CMOS static RAM organized 128 kword × 8 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 × 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

#### Features

- High Speed  
Fast access time: 120/150 ns (max)
- Low power  
Active: 18 mW (typ)  
Standby: 3 μW (typ) (L-/L-L/L-SL version)
- Single 3 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output  
Three state output
- All inputs and outputs CMOS compatible.
- Capability of battery back up operation (L-/L-L/L-SL version)  
2 chip selection for battery back up

#### Ordering Information

Type No.	Access time	Package
HM62V8128P-12	120 ns	600-mil 32-pin plastic DIP (DP-32)
HM62V8128P-15	150 ns	
HM62V8128LP-12	120 ns	
HM62V8128LP-15	150 ns	
HM62V8128LP-12SL	120 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V8128LP-15SL	150 ns	
HM62V8128FP-12	120 ns	
HM62V8128FP-15	150 ns	
HM62V8128LFP-12	120 ns	8mm × 20mm 32-pin TSOP (normal type) (TFP-32D)
HM62V8128LFP-15	150 ns	
HM62V8128LFP-12SL	120 ns	
HM62V8128LFP-15SL	150 ns	
HM62V8128T-12	120 ns	8mm × 20mm 32-pin TSOP (normal type) (TFP-32D)
HM62V8128T-15	150 ns	
HM62V8128LT-12	120 ns	
HM62V8128LT-15	150 ns	
HM62V8128LT-12L	120 ns	
HM62V8128LT-15L	150 ns	


Note: Product Preview: This document contains information on a product under development. Hitachi reserves the right to change or discontinue the product without notice.

# HM62V8128 Series

## Ordering Information (cont)

Type No.	Access time	Package
HM62V8128R-12	120ns	
HM62V8128R-15	150ns	
HM62V8128LR-12	120 ns	8mm X 20mm
HM62V8128LR-15	150 ns	32-pin TSOP (reverse type)
HM62V8128LR-12L	120 ns	(TFP-32DR)
HM62V8128LR-15L	150 ns	

## Pin Arrangement




**HITACHI**

Pin Description

Pin name	Function	Pin name	Function
A0 – A16	Address	WE	Write enable
I/O0 – I/O7	Input/output	OE	Output enable
$\overline{CS1}$	Chip select 1	NC	No connection
CS2	Chip select 2	V <sub>CC</sub>	Power supply
		V <sub>SS</sub>	Ground

Block Diagram





## HM62V8128 Series

### Function Table

$\overline{CS}1$	$CS2$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ current	I/O pin	Ref. cycle
H	X	X	X	Standby	$I_{SB}, I_{SB1}$	High-Z	—
X	L	X	X	Standby	$I_{SB}, I_{SB1}$	High-Z	—
L	H	H	H	Output disable	$I_{CC}$	High-Z	—
L	H	L	H	Read	$I_{CC}$	Dout	Read cycle
L	H	H	L	Write	$I_{CC}$	Din	Write cycle (1)
L	H	L	L	Write	$I_{CC}$	Din	Write cycle (2)

Note: 1. X: H or L

### Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to + 5.5	V
Voltage on any pin relative to $V_{SS}$	$V_T$	$-0.5^{*1}$ to $V_{CC}+0.3$	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to + 70	°C
Storage temperature	$T_{stg}$	-55 to + 125	°C
Storage temperature under bias	$T_{bias}$	-10 to 85	°C

Notes: 1. -1.2 V for pulse half-width  $\leq$  30 ns

### Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	2.7	3.0	3.3	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.3	—	$V_{CC}+0.3$	V
	$V_{IL}$	$-0.3^{*1}$	—	0.4	V

Note: 1. -1.2 V for pulse half-width  $\leq$  30 ns

**HITACHI**

DC Characteristics (Ta = 0 to +70°C, VCC = 3 V ±10%, VSS = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	$ I_{LI} $	—	—	1	μA	Vin = VSS to VCC	
Output leakage current	$ I_{LO} $	—	—	1	μA	CS1 = VIH or CS2 = VIL or OE = VIH or WE = VIL, VIO = VSS to VCC	
Operating power supply current: DC	ICC	—	5	10	mA	CS1 = VIL, CS2 = VIH, Others = VIH/VIL IIO = 0 mA	
Operating power supply current	ICC1	—	15	20	mA	Min cycle, duty = 100%, CS1 = VIL, CS2 = VIH, Others = VIH/VIL IIO = 0 mA	
	ICC2	—	6	10	mA	Cycle time = 1 μs, duty = 100%, IIO = 0 mA, CS1 ≤ 0.2 V, CS2 ≥ VCC - 0.2 V VIH ≥ VCC - 0.2 V, VIL ≤ 0.2 V	
Standby power supply current: DC	ISB	—	0.5	2	mA	CS1 = VIH, CS2 = VIH or CS2 = VIL	
Standby power supply current (1): DC	ISB1	—	0.01	1	mA	0 V ≤ Vin ≤ VCC CS1 ≥ VCC - 0.2 V,	
		—	1	60	μA	CS2 ≥ VCC - 0.2 V or	L-version
		—	1	40	μA	0 V ≤ CS2 ≤ 0.2 V	L-L version
		—	1	20	μA		L-SL version
Output voltage	VOL	—	—	0.1	V	IOL = 100 μA	
	VOH	2.6	—	—	V	I0H = -100 μA	

Note: 1. Typical values are at VCC = 3.0 V, Ta = +25°C and specified loading.

Capacitance (Ta = 25°C, f = 1.0 MHz)\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	Cin	—	—	8	pF	Vin = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.



## HM62V8128 Series

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3\text{ V} \pm 10\%$ , unless otherwise noted.)

### Test Conditions


- Input pulse levels: 0.4 V to 2.4 V
  - Input rise and fall times: 5 ns
  - Input and output timing reference levels: 1.5 V
  - Output load:
    - HM62V8128-12 1 TTL Gate and  $C_L$  (50 pF)
    - HM62V8128-15 1 TTL Gate and  $C_L$  (100 pF)
- (Including scope & jig)

### Read Cycle

Parameter	Symbol	HM62V8128-12		HM62V8128-15		Unit	Notes
		Min	Max	Min	Max		
Read cycle time	$t_{RC}$	120	—	150	—	ns	
Address access time	$t_{AA}$	—	120	—	150	ns	
Chip selection to output valid	$t_{CO1}$	—	120	—	150	ns	
	$t_{CO2}$	—	120	—	150	ns	
Output enable to output valid	$t_{OE}$	—	90	—	100	ns	
Chip selection to output in low-Z	$t_{LZ1}$	15	—	20	—	ns	1, 2, 3
	$t_{LZ2}$	15	—	20	—	ns	1, 2, 3
Output enable to output in low-Z	$t_{OLZ}$	10	—	10	—	ns	1, 2, 3
Chip deselection to output in high-Z	$t_{HZ1}$	0	50	0	60	ns	1, 2, 3
	$t_{HZ2}$	0	50	0	60	ns	1, 2, 3
Output disable to output in high-Z	$t_{OHZ}$	0	50	0	60	ns	1, 2, 3
Output hold from address change	$t_{OH}$	15	—	20	—	ns	1, 2, 3

**HITACHI**

Read Timing Waveform \*4



- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
  2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
  3. This parameter is sampled and not 100% tested.
  4.  $WE$  is high for read cycle.


## HM62V8128 Series

### Write Cycle

Parameter	Symbol	HM62V8128-12		HM62V8128-15		Unit	Notes
		Min	Max	Min	Max		
Write cycle time	$t_{WC}$	120	—	150	—	ns	
Chip selection to end of write	$t_{CW}$	110	—	140	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	110	—	140	—	ns	
Write pulse width	$t_{WP}$	100	—	130	—	ns	
Write recovery time	$t_{WR}$	0	—	0	—	ns	
		0	—	0	—	ns	11
Write to output in high-Z	$t_{WHZ}$	0	50	0	60	ns	10
Data to write time overlap	$t_{DW}$	60	—	80	—	ns	
Write hold from write time	$t_{DH}$	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	15	—	20	—	ns	10


**HITACHI**

Write Timing Waveform (1) ( $\overline{OE}$  Clock)



# HM62V8128 Series

## Write Timing Waveform (2) ( $\overline{OE}$ Low Fixed)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high  $\overline{CS2}$ , and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,  $\overline{CS2}$  going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high,  $\overline{CS2}$  going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $\overline{CS2}$  going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $\overline{CS2}$  going low to the end of write cycle.
  5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in a high impedance state.
  7.  $\overline{Dout}$  is the same phase of the latest written data in this write cycle.
  8.  $\overline{Dout}$  is the read data of next address.
  9. If  $\overline{CS1}$  is low and  $\overline{CS2}$  high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11. This value is measured from  $\overline{CS2}$  going low to the end of write cycle.


**HITACHI**

**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**


This characteristics is guaranteed only for L-, L-L, and L-SL version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS1} \geq V_{CC} - 0.2 \text{ V}$ , $CS2 \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$ $V_{in} \geq 0 \text{ V}$	
Data retention current	$I_{CCDR}$	—	1	$50^{+1}$	$\mu\text{A}$	$V_{CC} = 3.0 \text{ V}$ , $V_{in} \geq 0 \text{ V}$	Lversion
		—	1	$30^{+2}$	$\mu\text{A}$	$CS2 \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$	L-Lversion
		—	1	$15^{+3}$	$\mu\text{A}$		L-SLversion
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform	
Operation recovery time	$t_R$	5	—	—	ms		

**Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)**



**Low  $V_{CC}$  Data Retention Timing Waveform (2) ( $CS2$  Controlled)**



- Notes:
1. 20  $\mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (Lversion).
  2. 6  $\mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-Lversion).
  3. 3  $\mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-SLversion).
  4.  $CS2$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. If  $CS2$  controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode,  $CS2$  must be  $CS2 \geq V_{CC} - 0.2 \text{ V}$  or  $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.



131072-Word × 9-Bit High Speed CMOS Static RAM

## Description

The Hitachi HM62W9128 is a CMOS static RAM organized 128 kword × 9 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 × 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards.


## Features

- High Speed  
Fast access time: 100 ns/120 ns (max)
- Low power  
Active: 33 mW (typ)  
Standby: 4 μW (typ) (L-/L-L/L-SL version)
- Single 3.3 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output  
Three state output
- All inputs and outputs CMOS compatible.
- Capability of battery back up operation (L-/L-L/L-SL version)  
2 chip selection for battery back up

## Ordering Information

Type No.	Access time	Package
HM62W9128LFP-10	100 ns	
HM62W9128LFP-12	120 ns	
HM62W9128LFP-10L	100 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62W9128LFP-12L	120 ns	
HM62W9128LFP-10SL	100 ns	
HM62W9128LFP-12SL	120 ns	
HM62W9128LT-10	100 ns	
HM62W9128LT-12	120 ns	
HM62W9128LT-10L	100 ns	8mm × 20mm 32-pin TSOP (normal type) (TFP-32D)
HM62W9128LT-12L	120 ns	
HM62W9128LT-10SL	100 ns	
HM62W9128LT-12SL	120 ns	

Pin Arrangement




Pin Description

Pin name	Function
A0 – A16	Address
I/O0 – I/O8	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

# HM62W9128 Series

## Block Diagram



### Function Table

CS1	CS2	OE	WE	Mode	V <sub>CC</sub> current	I/O pin	Ref. cycle
H	X	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
X	L	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	H	H	H	Output disable	I <sub>CC</sub>	High-Z	—
L	H	L	H	Read	I <sub>CC</sub>	Dout	Read cycle
L	H	H	L	Write	I <sub>CC</sub>	Din	Write cycle (1)
L	H	L	L	Write	I <sub>CC</sub>	Din	Write cycle (2)

Note: 1. X: H or L

**HITACHI**

**Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to + 5.5	V
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 <sup>*1</sup> to $V_{CC}+0.3$ <sup>*2</sup> V	
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to + 70	°C
Storage temperature	$T_{stg}$	-55 to + 125	°C
Storage temperature under bias	$T_{bias}$	-10 to 85	°C

Notes: 1. -1.2 V for pulse half-width  $\leq$  30 ns  
 2. Maximum voltage is 5.5V.

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	3.0	3.3	3.6	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.2	—	$V_{CC}+0.3$	V
	$V_{IL}$	-0.3 <sup>*1</sup>	—	0.4	V

Note: 1. -1.2 V for pulse half-width  $\leq$  30 ns

## HM62W9128 Series

DC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions	Notes
Input leakage current	$I_{L I}$	—	—	1	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output leakage current	$I_{L O}$	—	—	1	$\mu\text{A}$	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or $OE = V_{IH}$ or $WE = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	
Operating power supply current: DC	$I_{CC}$	—	6	10	$\text{mA}$	$\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , Others = $V_{IH}/V_{IL}$ $I_{I/O} = 0\text{ mA}$	
Operating power supply current	$I_{CC1}$	—	20	30	$\text{mA}$	Min cycle, duty = 100%, $\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , Others = $V_{IH}/V_{IL}$ $I_{I/O} = 0\text{ mA}$	
	$I_{CC2}$	—	10	15	$\text{mA}$	Cycle time = 1 $\mu\text{s}$ , duty = 100%, $I_{I/O} = 0\text{ mA}$ , $\overline{CS1} \leq 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ $V_{IH} \geq V_{CC} - 0.2\text{ V}$ , $V_{IL} \leq 0.2\text{ V}$	
Standby power supply current: DC	$I_{SB}$	—	0.5	2	$\text{mA}$	(1) $\overline{CS1} = V_{IH}$ , $CS2 = V_{IH}$ (2) $CS2 = V_{IL}$	
Standby power supply current (1): DC	$I_{SB1}$	—	1.2	80	$\mu\text{A}$	(1) $0\text{ V} \leq V_{in} \leq V_{CC}$ , $\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$	L-version
		—	1.2	60	$\mu\text{A}$	$CS2 \geq V_{CC} - 0.2\text{ V}$	L-L version
		—	1.2	40	$\mu\text{A}$	(2) $0\text{ V} \leq V_{in} \leq V_{CC}$ , $\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ $0\text{ V} \leq CS2 \leq 0.2\text{ V}$	L-SLversion
Output voltage	$V_{OL}$	—	—	0.1	$\text{V}$	$I_{OL} = 100\text{ }\mu\text{A}$	
	$V_{OH}$	2.9	—	—	$\text{V}$	$I_{OH} = -100\text{ }\mu\text{A}$	

Note: 1. Typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )\*<sup>1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	$C_{in}$	—	—	8	$\text{pF}$	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	10	$\text{pF}$	$V_{I/O} = 0\text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ± 0.3 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate and C<sub>L</sub> (50 pF)  
(Including scope & jig)


Read Cycle

Parameter	Symbol	HM62W9128-10		HM62W9128-12		Unit	Notes
		Min	Max	Min	Max		
Read cycle time	t <sub>RC</sub>	100	—	120	—	ns	
Address access time	t <sub>AA</sub>	—	100	—	120	ns	
Chip selection to output valid	t <sub>CO1</sub>	—	100	—	120	ns	
	t <sub>CO2</sub>	—	100	—	120	ns	
Output enable to output valid	t <sub>OE</sub>	—	80	—	100	ns	
Chip selection to output in low-Z	t <sub>LZ1</sub>	15	—	15	—	ns	2
	t <sub>LZ2</sub>	15	—	15	—	ns	2
Output enable to output in low-Z	t <sub>OLZ</sub>	10	—	10	—	ns	2
Chip deselection to output in high-Z	t <sub>HZ1</sub>	0	40	0	50	ns	1, 2
	t <sub>HZ2</sub>	0	40	0	50	ns	1, 2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	40	0	50	ns	1, 2
Output hold from address change	t <sub>OH</sub>	10	—	10	—	ns	



# HM62W9128 Series

## Read Timing Waveform \*3




- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
  2. This parameter is sampled and not 100% tested.
  3.  $\overline{WE}$  is high for read cycle.

**HITACHI**

Write Cycle

Parameter	Symbol	HM62W9128-10		HM62W9128-12		Unit	Notes
		Min	Max	Min	Max		
Write cycle time	$t_{WC}$	100	—	120	—	ns	
Chip selection to end of write	$t_{CW}$	90	—	110	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	90	—	110	—	ns	
Write pulse width	$t_{WP}$	80	—	100	—	ns	
Write recovery time	$t_{WR}$	0	—	0	—	ns	
Write to output in high-Z	$t_{WHZ}$	0	40	0	50	ns	10
Data to write time overlap	$t_{DW}$	50	—	60	—	ns	
Write hold from write time	$t_{DH}$	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	10	—	10	—	ns	10

Write Timing Waveform (1) ( $\overline{OE}$  Clock)




5



# HM62W9128 Series

## Write Timing Waveform (2) ( $\overline{OE}$ Low Fixed)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high  $CS2$ , and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,  $CS2$  going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high,  $CS2$  going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.  $t_{WP} \geq t_{DWH \min} + t_{WHZ \max}$
  2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $CS2$  going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $CS2$  going low to the end of write cycle.
  5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in a high impedance state.
  7.  $Dout$  is the same phase of the latest written data in this write cycle.
  8.  $Dout$  is the read data of next address.
  9. If  $\overline{CS1}$  is low and  $CS2$  high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.


**HITACHI**

Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )


This characteristics is guaranteed only for L-, L-L, and L-SL version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	3.6	V	(1) $\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ , $V_{in} \geq 0\text{ V}$ or (2) $0\text{ V} \leq CS2 \leq 0.2\text{ V}$ , $V_{in} \geq 0\text{ V}$	
Data retention current	$I_{CCDR}$	—	1	60 <sup>1</sup>	$\mu\text{A}$	$V_{CC} = 3.0\text{ V}$ , $V_{CC} \geq V_{in} \geq 0\text{ V}$	Lversion
		—	1	40 <sup>2</sup>	$\mu\text{A}$	(1) $\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ or	L-Lversion
		—	1	20 <sup>3</sup>	$\mu\text{A}$	(2) $0\text{ V} \leq CS2 \leq 0.2\text{ V}$	L-SLversion
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform	
Operation recovery time	$t_R$	5	—	—	ms		

Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)



Low  $V_{CC}$  Data Retention Timing Waveform (2) ( $CS2$  Controlled)



- Notes:
1. 25  $\mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (Lversion).
  2. 8  $\mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-Lversion).
  3. 5  $\mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-SLversion).
  4.  $CS2$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. If  $CS2$  controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ ,  $I/O$ ) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode,  $CS2$  must be  $CS2 > V_{CC} - 0.2\text{ V}$  or  $0\text{ V} < CS2 < 0.2\text{ V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $I/O$ ) can be in the high impedance state.

5

## 131072-Word × 9-Bit High Speed CMOS Static RAM

### Description

The Hitachi HM62V9128 is a CMOS static RAM organized 128 kword × 9 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 × 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards.

### Features


- High Speed  
Fast access time: 150 ns (max)
- Low power  
Active: 30 mW (typ)  
Standby: 3 μW (typ) (L-/L-L/L-SL version)
- Single 3 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output  
Three state output
- All inputs and outputs CMOS compatible.
- Capability of battery back up operation (L-/L-L/L-SL version)  
2 chip selection for battery back up

### Ordering Information

Type No.	Access time	Package
HM62V9128LP-15	150 ns	600-mil 32-pin plastic DIP (DP-32)
HM62V9128LP-15L	150 ns	
HM62V9128LP-15SL	150 ns	
HM62V9128LFP-15	150 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V9128LFP-15L	150 ns	
HM62V9128LFP-15SL	150 ns	
HM62V9128LT-15	150 ns	8mm × 20mm 32-pin TSOP (normal type) (TFP-32D)
HM62V9128LT-15L	150 ns	
HM62V9128LT-15SL	150 ns	

HITACHI

Pin Arrangement




Pin Description

Pin name	Function
A0 – A16	Address
I/O0 – I/O8	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

# HM62V9128 Series

## Block Diagram



### Function Table

CS1	CS2	OE	WE	Mode	V <sub>CC</sub> current	I/O pin	Ref. cycle
H	X	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
X	L	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	H	H	H	Output disable	I <sub>CC</sub>	High-Z	—
L	H	L	H	Read	I <sub>CC</sub>	Dout	Read cycle
L	H	H	L	Write	I <sub>CC</sub>	Din	Write cycle (1)
L	H	L	L	Write	I <sub>CC</sub>	Din	Write cycle (2)

Note: 1. X: H or L

**HITACHI**

**Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to + 5.5	V
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 <sup>*1</sup> to $V_{CC}+0.3$	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to + 70	°C
Storage temperature	$T_{stg}$	-55 to + 125	°C
Storage temperature under bias	$T_{bias}$	-10 to 85	°C

Notes: 1. -1.2 V for pulse half-width  $\leq$  30 ns

2. Maximum voltage is 5.5V.

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	2.7	3.0	3.3	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.3	—	$V_{CC}+0.3$	V
	$V_{IL}$	-0.3 <sup>*1</sup>	—	0.4	V

Note: 1. -1.2 V for pulse half-width  $\leq$  30 ns

## HM62V9128 Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3 V ±10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	I <sub>LI</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	—	—	1	μA	CS <sub>1</sub> = V <sub>IH</sub> or CS <sub>2</sub> = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Operating power supply current: DC	I <sub>CC</sub> (Read)	—	1	5	mA	CS <sub>1</sub> = V <sub>IL</sub> , CS <sub>2</sub> = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub>	
	(Write)	—	5	10	mA	I <sub>I/O</sub> = 0 mA	
Operating power supply current	I <sub>CC1</sub>	—	15	30	mA	Min cycle, duty = 100%, CS <sub>1</sub> = V <sub>IL</sub> , CS <sub>2</sub> = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>I/O</sub> = 0 mA	
	I <sub>CC2</sub> (Read)	—	3	5	mA	Cycle time = 1 μs, duty = 100%, I <sub>I/O</sub> = 0 mA, CS <sub>1</sub> ≤ 0.2 V,	
	(Write)	—	10	15	mA	CS <sub>2</sub> ≥ V <sub>CC</sub> - 0.2 V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IL</sub> ≤ 0.2 V	
Standby power supply current: DC	I <sub>SB</sub>	—	0.5	2	mA	(1) CS <sub>1</sub> = V <sub>IH</sub> , CS <sub>2</sub> = V <sub>IH</sub> (2) CS <sub>2</sub> = V <sub>IL</sub>	
Standby power supply current (1): DC	I <sub>SB1</sub>	—	0.01	1	mA	(1) 0 V ≤ V <sub>in</sub> ≤ V <sub>CC</sub> , CS <sub>1</sub> ≥ V <sub>CC</sub> - 0.2 V,	
		—	1	70	μA	CS <sub>2</sub> ≥ V <sub>CC</sub> - 0.2 V	L-version
	—	—	1	50	μA	(2) 0 V ≤ V <sub>in</sub> ≤ V <sub>CC</sub> 0 V ≤ CS <sub>2</sub> ≤ 0.2 V	L-L version
		—	1	30	μA		L-SLversion
Output voltage	V <sub>OL</sub>	—	—	0.1	V	I <sub>OL</sub> = 100 μA	
	V <sub>OH</sub>	2.6	—	—	V	I <sub>OH</sub> = -100 μA	

Note: 1. Typical values are at V<sub>CC</sub> = 3.0 V, Ta = +25°C and specified loading.

### Capacitance (Ta = 25°C, f = 1.0 MHz)\*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	—	8	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

AC Characteristics (Ta = 0 to +70°C, VCC = 3 V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate and CL (100 pF)  
(Including scope & jig)


Read Cycle

Parameter	Symbol	HM62V9128-15		Unit	Notes
		Min	Max		
Read cycle time	t <sub>RC</sub>	150	—	ns	
Address access time	t <sub>AA</sub>	—	150	ns	
Chip selection to output valid	t <sub>CO1</sub>	—	150	ns	
	t <sub>CO2</sub>	—	150	ns	
Output enable to output valid	t <sub>OE</sub>	—	100	ns	
Chip selection to output in low-Z	t <sub>LZ1</sub>	20	—	ns	2
	t <sub>LZ2</sub>	20	—	ns	2
Output enable to output in low-Z	t <sub>OLZ</sub>	10	—	ns	2
Chip deselection to output in high-Z	t <sub>HZ1</sub>	0	60	ns	1, 2
	t <sub>HZ2</sub>	0	60	ns	1, 2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	60	ns	1, 2
Output hold from address change	t <sub>OH</sub>	20	—	ns	



# HM62V9128 Series

## Read Timing Waveform \*3



- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
  2. This parameter is sampled and not 100% tested.
  3.  $WE$  is high for read cycle.


**HITACHI**

Write Cycle

Parameter	Symbol	HM62V9128-15		Unit	Notes
		Min	Max		
Write cycle time	$t_{WC}$	150	—	ns	
Chip selection to end of write	$t_{CW}$	140	—	ns	
Address setup time	$t_{AS}$	0	—	ns	
Address valid to end of write	$t_{AW}$	140	—	ns	
Write pulse width	$t_{WP}$	130	—	ns	
Write recovery time	$t_{WR}$	0	—	ns	
		0	—	ns	11
Write to output in high-Z	$t_{WHZ}$	0	60	ns	10
Data to write time overlap	$t_{DW}$	80	—	ns	
Write hold from write time	$t_{DH}$	0	—	ns	
Output active from end of write	$t_{OW}$	20	—	ns	10


# HM62V9128 Series

## Write Timing Waveform (1) (OE Clock)



**HITACHI**

Write Timing Waveform (2) ( $\overline{OE}$  Low Fixed)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high  $\overline{CS2}$ , and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,  $\overline{CS2}$  going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high,  $\overline{CS2}$  going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $\overline{CS2}$  going high to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $\overline{CS2}$  going low to the end of write cycle.
  5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in a high impedance state.
  7.  $D_{out}$  is the same phase of the latest written data in this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If  $\overline{CS1}$  is low and  $\overline{CS2}$  high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.
  11. This value is measured from  $\overline{CS2}$  going low to the end of write cycle.


# HM62V9128 Series

## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )


This characteristics is guaranteed only for L-, L-L, and L-SL version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	(1) $\overline{CS1} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq 0 \text{ V}$ or (2) $0 \text{ V} \leq \overline{CS2} \leq 0.2 \text{ V}$ , $V_{in} \geq 0 \text{ V}$	
Data retention current	$I_{CCDR}$	—	1	$60^1$	$\mu\text{A}$	$V_{CC} = 3.0 \text{ V}$ , $V_{CC} \geq V_{in} \geq 0 \text{ V}$	Lversion
		—	1	$40^2$	$\mu\text{A}$	(1) $\overline{CS1} \geq V_{CC} - 0.2 \text{ V}$ , $\overline{CS2} \geq V_{CC} - 0.2 \text{ V}$ or	L-Lversion
		—	1	$20^3$	$\mu\text{A}$	(2) $0 \text{ V} \leq \overline{CS2} \leq 0.2 \text{ V}$	L-SLversion
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform	
Operation recovery time	$t_R$	5	—	—	ms		

### Low $V_{CC}$ Data Retention Timing Waveform (1) ( $\overline{CS1}$ Controlled)



### Low $V_{CC}$ Data Retention Timing Waveform (2) ( $\overline{CS2}$ Controlled)



- Notes:
1.  $25 \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (Lversion).
  2.  $8 \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-Lversion).
  3.  $5 \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-SLversion).
  4.  $\overline{CS2}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. If  $\overline{CS2}$  controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode,  $\overline{CS2}$  must be  $\overline{CS2} > V_{CC} - 0.2 \text{ V}$  or  $0 \text{ V} < \overline{CS2} < 0.2 \text{ V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

**HITACHI**

# SECTION 6

## PSEUDO STATIC RAMs

- 5.0 V Supply
- 3.0 V & 3.3 V Supply

**HITACHI**

32,768-word × 8-bit High Speed Pseudo Static RAM

## Features


- Single 5 V (±10%)
- Access time
  - $\overline{CE}$  access time: 100/120/150/200 ns
  - Address access time: 50/60/75/100 ns (in static column mode)
- Cycle time
  - Random read/write cycle time: 160/190/235/310 ns
  - Static column mode cycle time: 55/65/80/105 ns
- Low power: 175 mW typ. active
- All inputs and outputs TTL compatible
- Static column mode capability
- Non-multiplexed address
- 256 refresh cycles (4 ms)
- Refresh functions
  - Address refresh
  - Automatic refresh
  - Self refresh

Type No.	Access time	Package
HM65256BLSP-10	100 ns	300-mil 28-pin plastic DIP (DP-28N)
HM65256BLSP-12	120 ns	
HM65256BLSP-15	150 ns	
HM65256BLSP-20	200 ns	
HM65256BFP-10T	100 ns	28-pin plastic SOP (FP-28DA)
HM65256BFP-12T	120 ns	
HM65256BFP-15T	150 ns	
HM65256BFP-20T	200 ns	
HM65256BLFP-10T	100 ns	
HM65256BLFP-12T	120 ns	
HM65256BLFP-15T	150 ns	
HM65256BLFP-20T	200 ns	

## Ordering Information

Type No.	Access time	Package
HM65256BP-10	100 ns	600-mil 28-pin plastic DIP (DP-28)
HM65256BP-12	120 ns	
HM65256BP-15	150 ns	
HM65256BP-20	200 ns	
HM65256BLP-10	100 ns	
HM65256BLP-12	120 ns	
HM65256BLP-15	150 ns	
HM65256BLP-20	200 ns	
HM65256BSP-10	100 ns	300-mil 28-pin plastic DIP (DP-28N)
HM65256BSP-12	120 ns	
HM65256BSP-15	150 ns	
HM65256BSP-20	200 ns	


## Pin Arrangement





# HM65256B Series

## Block Diagram



## Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	I/O Pin	Mode
L	L	H	Low Z	Read
L	x	L	High Z	Write
L	H	H	High Z	—
H	L	x	High Z	Refresh
H	H	x	High Z	Standby

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Terminal voltage with respect to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.2	—	6.0	V
	$V_{IL}$	-0.5*	—	0.8	V

Note:  $V_{IL}$  min = -3.0 V for pulse width  $\leq 10$  ns.

## HM65256B Series

DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%)

Parameter	Symbol	HM65256B			HM65256BL			Unit	Test conditions
		Min	Typ	Max	Min	Typ	Max		
Operating power supply current	I <sub>CC1</sub>	—	35	65	—	35	65	mA	I <sub>I/O</sub> = 0 mA toyc = min
Standby power supply current	I <sub>SB1</sub>	—	1	2	—	1	2	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IH}, V_{in} \geq 0$ v
	I <sub>SB2</sub>	—	—	—	—	0.05	0.1	mA	$\overline{CE} > V_{CC} - 0.2$ V, $\overline{OE} \geq V_{CC} - 0.2$ , V <sub>in</sub> ≥ 0
Operating power supply current in self refresh mode	I <sub>CC2</sub>	—	1	2	—	0.6	1	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}, V_{in} \geq 0$ V
	I <sub>CC3</sub>	—	—	—	—	50	100	μA	$\overline{CE} \geq V_{CC} - 0.2$ V, $\overline{OE} \leq 0.2$ V, V <sub>in</sub> ≥ 0V
Input leakage current	I <sub>LI</sub>	-10	—	10	-10	—	10	μA	V <sub>CC</sub> = 5.5 V, V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	-10	—	10	-10	—	10	μA	$\overline{OE} = V_{IH}, V_{I/O} = V_{SS}$ to V <sub>CC</sub>
Output voltage	V <sub>OL</sub>	—	—	0.4	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA
	V <sub>OH</sub>	2.4	—	—	2.4	—	—	V	I <sub>OH</sub> = -1 mA

## Capacitance

Parameter	Symbol	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	5	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	7	pF	V <sub>I/O</sub> = 0 V

Note: These parameters are sampled and not 100% tested.

**HITACHI**

## AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%)

### AC Test Conditions:

- Input pulse levels: 2.4 V, 0.4 V
- Input rise and fall times: 5 ns
- Timing measurement level: 2.2 V, 0.8 V
- Reference level: V<sub>OH</sub> = 2.0 V  
V<sub>OL</sub> = 0.8 V
- Output load: 1 TTL and 100 pF  
(including scope and jig)

Parameter	Symbol	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Random read or write cycle time	t <sub>RC</sub>	160	—	190	—	235	—	310	—	ns
Static column mode read or write cycle	t <sub>RSC</sub>	55	—	65	—	80	—	105	—	ns
Chip enable access time	t <sub>CEA</sub>	—	100	—	120	—	150	—	200	ns
Address access time	t <sub>AA</sub>	—	50	—	60	—	75	—	100	ns
Output enable access time	t <sub>OEA</sub>	—	40	—	50	—	60	—	75	ns
Chip disable to output in high Z	t <sub>CHZ</sub>	—	25	—	25	—	30	—	35	ns
Chip enable to output in low Z	t <sub>CLZ</sub>	30	—	30	—	35	—	40	—	ns
Output enable to output in low Z	t <sub>OLZ</sub>	10	—	10	—	10	—	10	—	ns
Output disable to output in high Z	t <sub>OHZ</sub>	—	25	—	25	—	30	—	35	ns
Chip enable pulse width	t <sub>CE</sub>	100 ns 4 ms		120 ns 4 ms		150 ns 4 ms		200 ns 4 ms		
Chip enable precharge time	t <sub>p</sub>	50	—	60	—	75	—	100	—	ns
Address set-up time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns
Row address hold time	t <sub>RAH</sub>	20	—	20	—	25	—	30	—	ns
Column address hold time	t <sub>CAH</sub>	100	—	120	—	150	—	200	—	ns
Read command set-up time	t <sub>RCS</sub>	0	—	0	—	0	—	0	—	ns
Read command hold time	t <sub>RCH</sub>	0	—	0	—	0	—	0	—	ns
Output enable hold time	t <sub>OHC</sub>	0	—	0	—	0	—	0	—	ns
Output enable to chip enable delay time	t <sub> OCD</sub>	0	—	0	—	0	—	0	—	ns
Output hold time from column address	t <sub>OH</sub>	5	—	5	—	5	—	10	—	ns
Write command pulse width	t <sub>WP</sub>	25	—	25	—	30	—	35	—	ns
Chip enable to end of write	t <sub>CW</sub>	100	—	120	—	150	—	200	—	ns



## HM65256B Series

### AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%) (cont)


Parameter	Symbol	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Column address set-up time	t <sub>ASW</sub>	0	—	0	—	0	—	0	—	ns
Column address hold time after write	t <sub>AHW</sub>	0	—	0	—	0	—	0	—	ns
Data valid to end of write	t <sub>DW</sub>	20	—	20	—	25	—	30	—	ns
Data in hold time for write	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns
Output active from end of write	t <sub>OW</sub>	5	—	5	—	5	—	5	—	ns
Write to output in high Z	t <sub>WHZ</sub>	—	25	—	25	—	30	—	35	ns
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns
Refresh command delay time	t <sub>RFD</sub>	50	—	60	—	75	—	100	—	ns
Refresh precharge time	t <sub>FP</sub>	30	—	30	—	30	—	30	—	ns
Refresh command pulse width for automatic refresh	t <sub>FAP</sub>	80	10000	80	10000	80	10000	80	10000	ns
Automatic refresh cycle time	t <sub>FC</sub>	160	—	190	—	235	—	310	—	ns
Refresh command pulse width for self refresh	t <sub>FAS</sub>	10000	—	10000	—	10000	—	10000	—	ns
Refresh reset time for self refresh	t <sub>FRS</sub>	160	—	190	—	235	—	310	—	ns
Refresh period	t <sub>REF</sub>	—	4	—	4	—	4	—	4	ns

- Notes:
1. t<sub>CHZ</sub>, t<sub>OHZ</sub>, and t<sub>WHZ</sub> are defined as the time at which the output achieves the open circuit conditions.
  2. t<sub>CLZ</sub>, t<sub>OLZ</sub> and t<sub>OW</sub> are sampled under the condition of t<sub>T</sub> = 5 ns, and not 100% tested.
  3. A write occurs during the overlap of a low **CE** and low **WE**.
  4. If **CE** goes low simultaneously with **WE** going low or after **WE** going low, the outputs remain in high impedance state.
  5. If input signals of opposite phase to the outputs are applied in a write cycle, **OE** or **WE** must disable output buffers prior to applying data to the device and data inputs must be floating prior to **OE** or **WE** turning on output buffers.
  6. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  7. An initial pause of 100 μs is required after power-up followed by a minimum of 8 initialization cycles.
  8. At the end of self refresh, refresh reset time (t<sub>FRS</sub>) is required to reset the internal self refresh operation of the RAM. During t<sub>FRS</sub>, **CE** and **OE** must be kept high. If auto refresh follows self refresh, low transition of **OE** at the beginning of auto refresh must not occur during t<sub>FRS</sub> period.

**HITACHI**


Timing Waveforms

Read Cycle (1) ( $\overline{CE}$  controlled)




# HM65256B Series

## Read Cycle (2) ( $\overline{OE}$ controlled)



HITACHI


Write Cycle (1) ( $\overline{OE}$  Clock)






# HM65256B Series

## Write Cycle (2) ( $\overline{OE}$ fixed low)




**HITACHI**

Static Column Mode Read Cycle




# HM65256B Series


## Static Column Mode Write Cycle



## Automatic Refresh Cycle



## Self Refresh Cycle



**HITACHI**

# HM658128A Series

## 131072-word × 8-bit High Speed CMOS Pseudo Static RAM

The Hitachi HM658128A is a pseudo-static RAM organized as 131,072-word × 8-bit. HM658128A realizes low power consumption and high speed access time by employing 1.3 μm CMOS process technology.

The HM658128A supports 3 refresh functions: address refresh, auto refresh and self refresh. Low power version dissipates only 0.5 mW (typ) in self refresh mode and retains the data with battery. Self refresh mode is guaranteed only for L-version and LL-version.

The HM658128A is pin-compatible with 1-Mbit static RAM.

### Features

- Single 5 V (±10%)
- High speed
  - Access time
    - CE Access time: 80/100/120 ns
  - Cycle time
    - Random read/
    - Write cycle time : 130/160/190 ns
- Low power: 300 mW typ (active)  
0.5 mW (standby)
- All inputs and outputs TTL compatible
- Non multiplexed address
- 512 refresh cycles (8 ms)
- Refresh functions
  - Address refresh
  - Automatic refresh
  - Self refresh (Only for L-version and LL-version)


### Ordering Information

Type No.	Access time	Package
HM658128ADP-8	80 ns	600-mil 32-pin plastic DIP (DP-32)
HM658128ADP-10	100 ns	
HM658128ADP-12	120 ns	
HM658128ALP-8	80 ns	
HM658128ALP-10	100 ns	
HM658128ALP-12	120 ns	
HM658128ALP-8L	80 ns	
HM658128ALP-10L	100 ns	
HM658128ALP-12L	120 ns	
HM658128ADFP-8	80 ns	32-pin plastic SOP (FP-32D)
HM658128ADFP-10	100 ns	
HM658128ADFP-12	120 ns	
HM658128ALFP-8	80 ns	
HM658128ALFP-10	100 ns	
HM658128ALFP-12	120 ns	
HM658128ALFP-8L	80 ns	
HM658128ALFP-10L	100 ns	
HM658128ALFP-12L	120 ns	
HM658128ALT-8	80 ns	8 mm × 20 mm 32-pin plastic TSOP (TFP-32D)
HM658128ALT-10	100 ns	
HM658128ALT-12	120 ns	
HM658128ALT-8L	80 ns	
HM658128ALT-10L	100 ns	
HM658128ALT-12L	120 ns	
HM658128ADT-8	80 ns	
HM658128ADT-10	100 ns	
HM658128ADT-12	120 ns	
HM658128ADR-8	80 ns	8 mm × 20 mm 32-pin plastic TSOP reverse type (TFP-32DR)
HM658128ADR-10	100 ns	
HM658128ADR-12	120 ns	
HM658128ALR-8	80 ns	
HM658128ALR-10	100 ns	
HM658128ALR-12	120 ns	
HM658128ALR-8L	80 ns	
HM658128ALR-10L	100 ns	
HM658128ALR-12L	120 ns	

# HM658128A Series


## Pin Arrangement

### HM658128AP/AFP Series



(Top View)


### HM658128AT Series



(Top View)

**HITACHI**

## Pin Arrangement (cont)




## Pin Description

Symbol	Pin name
A0 – A16	Address inputs
I/O0 – I/O7	Data input/output
RFSH	Refresh
CE	Chip enable
OE	Output enable
WE	Write enable
CS	Chip select
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

# HM658128A Series

## Block Diagram



### Truth Table

$\overline{CE}$	CS at $\overline{CE}$ going low	$\overline{RFSH}$	$\overline{OE}$	$\overline{WE}$	I/O pin	Mode
L	H	X	L	H	Low-Z	Read
L	H	X	X	L	High-Z	Write
L	H	X	H	H	High-Z	—
L	L	X	X	X	High-Z	CS Standby
H	X	L	X	X	High-Z	Refresh <sup>*1</sup>
H	X	H	X	X	High-Z	Standby

Note: 1. Self refresh is guaranteed only for L-version and LL-version.

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Terminal voltage with respect to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

**Recommended DC Operating Conditions ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.2	—	6.0	V
	$V_{IL}$	-0.5 <sup>1</sup>	—	0.8	V

Note: 1.  $V_{IL}$  min = -3.0 V for pulse width  $\leq 10$  ns.



## HM658128A Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%)

Parameter	Symbol	Min	Typ	Max	Unit	Test condition	
Operating power supply current	I <sub>CC1</sub>	—	60	85	mA	I <sub>I/O</sub> = 0 mA t <sub>yc</sub> = min.	
Standby power supply current	I <sub>SB1</sub>	—	1	2	mA	$\overline{CE} = V_{IH}$ RFSH = V <sub>IH</sub> , Vin ≥ 0 V	
Standby power supply current	I <sub>SB2</sub>	—	100 <sup>*1</sup>	200 <sup>*1</sup>	μA	$\overline{CE} \geq V_{CC} - 0.2 V$ RFSH ≥ V <sub>CC</sub> - 0.2 V, Vin ≥ 0 V	
		—	70 <sup>*2</sup>	100 <sup>*2</sup>	μA		
Operating power supply current in self refresh mode	I <sub>CC2</sub>	—	1 <sup>*1, *2</sup>	2 <sup>*1, *2</sup>	mA	$\overline{CE} = V_{IH}$ RFSH = V <sub>IL</sub> , Vin ≥ 0 V	
		I <sub>CC3</sub>	—	100 <sup>*1</sup>	200 <sup>*1</sup>	μA	$\overline{CE} \geq V_{CC} - 0.2 V$ RFSH ≤ 0.2 V, Vin ≥ 0 V
			—	70 <sup>*2</sup>	100 <sup>*2</sup>	μA	
Input leakage current	I <sub>LI</sub>	-10	—	10	μA	V <sub>CC</sub> = 5.5 V Vin = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	-10	—	10	μA	$\overline{OE} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA	
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1 mA	

- Notes: 1. This characteristics is guaranteed only for L-version.  
2. This characteristics is guaranteed only for LL-version.

### Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Typ	Max	Unit	Test condition
Input capacitance	C <sub>in</sub>	—	8	pF	Vin = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0 V

Note: This parameter is sampled and not 100% tested.

**HITACHI**

## AC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10%)

### Test Conditions

- Input pulse levels: 2.4 V, 0.4 V
- Input rise and fall times: 5 ns
- Timing measurement level: 2.2 V, 0.8 V
- Reference level: V<sub>OH</sub> = 2.0 V, V<sub>OL</sub> = 0.8 V
- Output load: 1 TTL and 100 pF (including scope and jig)

Parameter	Symbol	HM658128A-8		HM658128A-10		HM658128A-12		Unit
		Min	Max	Min	Max	Min	Max	
Random read or write cycle time	t <sub>RC</sub>	130	—	160	—	190	—	ns
Random read-modify-write cycle time	t <sub>RWC</sub>	190	—	220	—	260	—	ns
Chip enable access time	t <sub>CEA</sub>	—	80	—	100	—	120	ns
Output enable access time	t <sub>OEA</sub>	—	30	—	30	—	40	ns
Chip disable to output in high-Z	t <sub>CHZ</sub>	0	30	0	30	0	35	ns
Chip enable to output in low-Z	t <sub>CLZ</sub>	20	—	20	—	20	—	ns
Output disable to output in high-Z	t <sub>OHZ</sub>	—	25	—	25	—	30	ns
Output enable to output in low-Z	t <sub>OLZ</sub>	0	—	0	—	0	—	ns
Chip enable pulse width	t <sub>CE</sub>	80 ns	10 μs	100 ns	10 μs	120 ns	10 μs	
Chip enable precharge time	t <sub>p</sub>	40	—	50	—	60	—	ns
Address setup time	t <sub>AS</sub>	0	—	0	—	0	—	ns
Address hold time	t <sub>AH</sub>	30	—	30	—	35	—	ns
Read command setup time	t <sub>RCS</sub>	0	—	0	—	0	—	ns
Read command hold time	t <sub>RCH</sub>	0	—	0	—	0	—	ns
RFSH hold time	t <sub>RHC</sub>	15	—	15	—	15	—	ns
Chip select setup time	t <sub>CSS</sub>	0	—	0	—	0	—	ns
Chip select hold time	t <sub>CSH</sub>	30	—	30	—	35	—	ns
Write command pulse width	t <sub>WP</sub>	30	—	30	—	35	—	ns
Chip enable to end of write	t <sub>CW</sub>	80	—	100	—	120	—	ns
Data in to end of write	t <sub>DW</sub>	25	—	25	—	30	—	ns
Data in hold time for write	t <sub>DH</sub>	0	—	0	—	0	—	ns



# HM658128A Series

## AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%) (cont)


Parameter	Symbol	HM658128A-8		HM658128A-10		HM658128A-12		Unit
		Min	Max	Min	Max	Min	Max	
Output active from end of write	t <sub>OW</sub>	5	—	5	—	5	—	ns
Write to output in high-Z	t <sub>WHZ</sub>	—	25	—	25	—	30	ns
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns
Refresh command delay time	t <sub>RFD</sub>	40	—	50	—	60	—	ns
Refresh precharge time	t <sub>FP</sub>	40	—	40	—	40	—	ns
Refresh command pulse width	t <sub>RP</sub>	—	8	—	8	—	8	μs
Refresh command pulse width for automatic refresh	t <sub>FAP</sub>	80 ns	8 μs	80 ns	8 μs	80 ns	8 μs	
Automatic refresh cycle time	t <sub>FC</sub>	130	—	160	—	190	—	ns
Refresh command pulse width for self refresh	t <sub>FAS</sub> <sup>*9</sup>	8	—	8	—	8	—	μs
Refresh reset time for self refresh	t <sub>RFS</sub> <sup>*9</sup>	130	—	160	—	190	—	ns
Refresh period (512 cycles)	t <sub>REF</sub>	—	8	—	8	—	8	ms

- Notes:
1. t<sub>CHZ</sub>, t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time at which the output achieves the open circuit conditions.
  2. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OHZ</sub>, t<sub>OLZ</sub>, t<sub>WHZ</sub> and t<sub>OW</sub> are sampled under the condition of t<sub>T</sub> = 5 ns and not 100% tested.
  3. A write occurs during the overlap of a low  $\overline{CE}$  and a low  $\overline{WE}$ . Write ends at the earlier of  $\overline{WE}$  going high or  $\overline{CE}$  going high.
  4. If the  $\overline{CE}$  low transition occurs simultaneously with or later from the  $\overline{WE}$  low transition, the output buffers remain in high impedance state.
  5. In write cycle,  $\overline{OE}$  or  $\overline{WE}$  must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to  $\overline{OE}$  or  $\overline{WE}$  turning on output buffers.
  6. Transition time t<sub>T</sub> is measured between V<sub>IH</sub> min and V<sub>IL</sub> max.
  7. After power-up, pause more than 100 μs and execute at least 8 initialization cycles.
  8. 512 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15 μs after self refresh, in order to meet the refresh specification of 8 ms and 512 cycles.
  9. This characteristics is guaranteed only for L-version and LL-version.
  10. At the end of self refresh, refresh reset time (t<sub>RFS</sub>) is required to reset the internal self refresh operation of the RAM. During t<sub>RFS</sub>,  $\overline{CE}$  and  $\overline{RFSH}$  must be kept high. If auto refresh follows self refresh, low transition of  $\overline{RFSH}$  at the beginning of auto refresh must not occur during t<sub>RFS</sub> period.

**HITACHI**


Timing Waveforms

Read Cycle




# HM658128A Series

## Write Cycle ( $\overline{OE}$ clock)




HITACHI

Write Cycle ( $\overline{OE}$  Low Fix)




# HM658128A Series

## Read-Modify-Write Cycle




**HITACHI**


Auto Refresh Cycle



Self Refresh Cycle



CS Standby Mode





# HM658512 Series

524288-Word × 8-Bit High Speed Pseudo Static RAM

## Features


- Single 5 V ( $\pm 10\%$ )
- High speed
  - Access time
    - CE access time: 80/85/100/120 ns
  - Cycle time
    - Random read/write cycle time: 130/160/190 ns
- Low power
  - 250 mW typ active
  - 350  $\mu$ W typ standby (L-version)
  - 200  $\mu$ W typ standby (LV-version)
- All inputs and outputs TTL compatible
- Package
  - 32-pin dual-in-line plastic package
  - 32-pin SOP package
  - 32-pin TSOP package
- Non multiplexed address
- 2048 refresh cycles (32 ms)
- Refresh functions
  - L-version: Address refresh  
LV-version Automatic refresh  
Self refresh
  - D-version: Address refresh  
Automatic refresh

## Ordering Information

Type No.	Access	Package
HM658512LP-8	80 ns	600 mil 32-pin plastic DIP (DP-32)
HM658512LP-10	100 ns	
HM658512LP-12	120 ns	
HM658512LP-8V	80 ns	
HM658512LP-10V	100 ns	
HM658512LP-12V	120 ns	
HM658512DP-8	80 ns	
HM658512DP-10	100 ns	
HM658512DP-12	120 ns	
HM658512LFP-8	80 ns	32-pin plastic SOP (FP-32D)
HM658512LFP-85	85 ns	
HM658512LFP-10	100 ns	
HM658512LFP-12	120 ns	
HM658512LFP-8V	80 ns	
HM658512LFP-85V	85 ns	
HM658512LFP-10V	100 ns	
HM658512LFP-12V	120 ns	
HM658512DFP-8	80 ns	
HM658512DFP-10	100 ns	
HM658512DFP-12	120 ns	
HM658512DTT-8	80 ns	400 mil 32-pin plastic TSOP (TTP-32D)
HM658512DTT-10	100 ns	
HM658512DTT-12	120 ns	
HM658512LTT-8	80 ns	
HM658512LTT-85	85 ns	
HM658512LTT-10	100 ns	
HM658512LTT-12	120 ns	
HM658512LTT-8V	80 ns	
HM658512LTT-85V	85 ns	
HM658512LTT-10V	100 ns	
HM658512LTT-12V	120 ns	
HM658512DRR-8	80 ns	400 mil 32-pin plastic TSOP reverse type (TTP-32DR)
HM658512DRR-10	100 ns	
HM658512DRR-12	120 ns	
HM658512LRR-8	80 ns	
HM658512LRR-10	100 ns	
HM658512LRR-12	120 ns	
HM658512LRR-8V	80 ns	
HM658512LRR-10V	100 ns	
HM658512LRR-12V	120 ns	

HITACHI

## Pin Arrangement



## Pin Description


Pin name	Function
A0 – A18	Address
I/O0 – I/O7	Input/output
CE	Chip enable
OE/RFSH	Output enable/refresh

Pin name	Function
WE	Write enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

**HITACHI**

# HM658512 Series

## Block Diagram



## Function Table

$\overline{CE}$	$\overline{OE/RFSH}$	$\overline{WE}$	I/O pin	Mode
L	L	H	Low-Z	Read
L	X	L	High-Z	Write
L	H	H	High-Z	—
H	L	X	High-Z	Refresh *2
H	H	X	High-Z	Standby

- Notes: 1. X means don't care  
 2. Self refresh is guaranteed only for L-version and LV-version.

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Terminal voltage with respect to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

**Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.4	—	6.0	V
	$V_{IL}$	-1.0 *1	—	0.8	V

Note: 1.  $V_{IL}$  min = -3.0 V for pulse width 30 ns

**DC Characteristics ( $T_a = 0$  to +70°C,  $V_{CC} = 5$  V  $\pm$  10%)**

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Operating power supply current	$I_{CC1}$	—	—	75	mA	$I_{I/O} = 0$ $t_{cyc} = \text{min}$
Standby power supply current	$I_{SB1}$	—	1	2	mA	$\overline{CE} = V_{IH}$ , $V_{in} \geq 0$ V $OE/RFSH = V_{IH}$
	$I_{SB2}$	—	20 *1	200 *1	$\mu$ A	$\overline{CE} \geq V_{CC} - 0.2$ V, $V_{in} \geq 0$ V $OE/RFSH \geq V_{CC} - 0.2$ V
Operating power supply current in self refresh mode	$I_{CC2}$	—	1 *1,2	2 *1,2	mA	$\overline{CE} = V_{IH}$ $OE/RFSH = V_{IL}$ , $V_{in} \geq 0$ V
	$I_{CC3}$	—	70 *1	200 *1	$\mu$ A	$\overline{CE} \geq V_{CC} - 0.2$ V $OE/RFSH \leq 0.2$ V $V_{in} \geq 0$ V
Input leakage current	$I_{LI}$	-10	—	10	$\mu$ A	$V_{CC} = 5.5$ V $V_{in} = V_{SS}$ to $V_{CC}$
				100 *2		

- Notes: 1. This characteristics is guaranteed only for L-version.  
2. This characteristics is guaranteed only for LV-version.

## HM658512 Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%) (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Output leakage current	I <sub>LO</sub>	-10	—	10	μA	OE/RFSH = V <sub>IH</sub> V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1 mA

### Capacitance

Parameter	Symbol	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	8	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

### AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%)

#### Test Conditions

Input pulse levels: 2.4 V, 0.4 V

Input rise and fall times: 5 ns

Timing measurement level: 2.2 V, 0.8 V

Reference level: V<sub>OH</sub> = 2.0 V, V<sub>OL</sub> = 0.8 V

Output load: 1 TTL and 100 pF

Parameter	Symbol	HM658512-8		HM658512-85		HM658512-10		HM658512-12		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	130	—	135	—	160	—	190	—	ns	
Chip enable access time	t <sub>CEA</sub>	—	80	—	85	—	100	—	120	ns	
Read-modify-write cycle time	t <sub>RWC</sub>	180	—	190	—	220	—	260	—	ns	
Output enable access time	t <sub>OEA</sub>	—	30	—	30	—	40	—	50	ns	
Chip disable to output in high-Z	t <sub>CHZ</sub>	0	25	0	25	0	25	0	30	ns	1, 2

HITACHI

**AC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10%) (cont)**

Parameter	Symbol	HM658512-8		HM658512-85		HM658512-10		HM658512-12		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Chip enable to output in low-Z	tCLZ	20	—	20	—	20	—	20	—	ns	2
Output disable to output in high-Z	tOHZ	—	25	—	25	—	25	—	30	ns	1
Output enable to output in low-Z	tOLZ	0	—	0	—	0	—	0	—	ns	2
Chip enable pulse width	tCE	80ns	10μs	85ns	10μs	100ns	10μs	120ns	10μs		
Chip enable precharge time	tP	40	—	40	—	50	—	60	—	ns	
Address setup time	tAS	0	—	0	—	0	—	0	—	ns	
Address hold time	tAH	20	—	20	—	25	—	30	—	ns	
Read command setup time	tRCS	0	—	0	—	0	—	0	—	ns	
Read command hold time	tRCH	0	—	0	—	0	—	0	—	ns	
Write command pulse width	tWP	25	—	25	—	30	—	35	—	ns	
Chip enable to end of write	tCW	80	—	85	—	100	—	120	—	ns	
Chip enable to output delay time	tOCD	0	—	0	—	0	—	0	—	ns	
Output enable hold time	tOHC	15	—	15	—	15	—	15	—	ns	
Data in to end of write	tDW	20	—	20	—	25	—	30	—	ns	
Data in hold time for write	tDH	0	—	0	—	0	—	0	—	ns	
Output active from end of write	tOW	5	—	5	—	5	—	5	—	ns	2
Write to output in high-Z	tWHZ	—	20	—	20	—	25	—	30	ns	1
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	



## HM658512 Series

### AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%) (cont)


Parameter	Symbol	HM658512-8		HM658512-85		HM658512-10		HM658512-12		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Refresh command delay time	t <sub>RFD</sub>	40	—	40	—	50	—	60	—	ns	
Refresh precharge time	t <sub>FP</sub>	40	—	40	—	40	—	40	—	ns	
Refresh command pulse width for automatic refresh	t <sub>FAP</sub>	80ns	8μs	80ns	8μs	80ns	8μs	80ns	8μs		
Automatic refresh cycle time	t <sub>FC</sub>	130	—	135	—	160	—	190	—	ns	
Refresh command pulse width for self refresh	t <sub>FAS</sub>	8	—	8	—	8	—	8	—	μs	
Refresh reset time from self refresh	t <sub>RFS</sub>	600	—	600	—	600	—	600	—	ns	
Refresh period	t <sub>REF</sub>	—	32	—	32	—	32	—	32	ms	2048 cycle

- Notes:
1. t<sub>CHZ</sub>, t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time at which the output achieves the open circuit condition.
  2. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OHZ</sub>, t<sub>OLZ</sub>, t<sub>WHZ</sub> and t<sub>OW</sub> are sampled under the condition of t<sub>T</sub> = 5 ns and not 100% tested.
  3. A write occurs during the overlap of low  $\overline{CE}$  and low  $\overline{WE}$ .
  4. If the  $\overline{CE}$  low transition occurs simultaneously with or latter from the  $\overline{WE}$  low transition, the output buffers remain in high impedance state.
  5. In write cycle,  $\overline{OE}$  or  $\overline{WE}$  must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to  $\overline{OE}$  or  $\overline{WE}$  turning on output buffers.
  6. Transition time t<sub>T</sub> is measured between V<sub>IH</sub> min and V<sub>IL</sub> max.
  7. After power-up, pause for more than 100 μs and execute at least 8 initialization cycles.
  8. 2048 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15μs after self refresh, in order to meet the refresh specification of 32 ms and 2048 cycles.
  9. This characteristics is guaranteed only for L-version and LL-version.
  10. At the end of self refresh, refresh reset time (t<sub>RFS</sub>) is required to reset the internal self refresh operation of the RAM. During t<sub>RFS</sub>,  $\overline{CE}$  and  $\overline{OE/RFSH}$  must be kept high. If auto refresh follows self refresh, low transition of  $\overline{OE/RFSH}$  at the beginning of auto refresh must not occur during t<sub>RFS</sub> period.

**HITACHI**

Timing Waveforms


Read Cycle






# HM658512 Series

## Write Cycle (1) (OE High)




**HITACHI**

Write Cycle (2) ( $\overline{OE}$  Low)




Automatic Refresh Cycle




# HM658512 Series

## Self Refresh Cycle



## Read-Modify-Write Cycle




**HITACHI**

Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )

This characteristics is guaranteed only for LV-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	3.0	—	5.5	V	
Self refresh current	$I_{CCDR}$	—	—	50	$\mu\text{A}$	$V_{CC} = 3.0\text{ V}$ , $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ $\overline{OE}/\overline{FSH} \leq 0.2$ $V_{in} \geq 0\text{ V}$
		—	—	100	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ $\overline{OE}/\overline{FSH} \leq 0.2$ $V_{in} \geq 0\text{ V}$
Refresh setup time	$t_{FS}$	0	—	—	ns	
Operation recovery time	$t_{FR}$	5	—	—	ms	

Low  $V_{CC}$  Data Retention Timing Waveform



- Notes:
1. Rise time and fall time of power supply voltage must be smaller than 0.05 V/ms.
  2. Keep  $\overline{CE} \geq V_{CC} - 0.2\text{ V}$  during data retention mode.
  3. Regarding  $t_{RFD}$ ,  $t_{FP}$ ,  $t_{FAS}$  and  $t_{RFS}$ , refer to AC characteristics.
  4. Input voltage should be lower than  $V_{CC} + 1.5\text{ V}$  in data retention mode.

# HM65V8512 Series

3.0 V & 3.3 V  
Supply

524288-Word × 8-Bit High Speed Pseudo Static RAM

## Description

HM65V8512 is a pseudo-static RAM organized as 524,288-word × 8-bit. HM65V8512 realized low power consumption by employing 0.8 μm CMOS process technology.

Power supply voltage is 3 V ± 10% and all inputs and outputs are CMOS compatible. The low power version dissipates only 60 μW (typ) in self refresh mode, so it retains the data with battery.

The HM65V8512 is pin-compatible with 4-Mbit static RAM and with 4-Mbits 5 V operation Pseudo Static RAM.

## Features


- Single 3 V (±10%)
- High speed
  - Access time
    - CE access time: 120 ns/150 ns (max)
  - Cycle time
    - Random read/write cycle time:  
190 ns/230 ns (min)
- Low power
  - 75 mW typ active
  - 60 μW typ standby
- All inputs and outputs CMOS compatible
- Package
  - 32-pin SOP package
  - 32-pin TSOP package
- Non multiplexed address
- 2048 refresh cycles (32 ms)
- Refresh functions:
  - L/LV-version: Address refresh
    - Automatic refresh
    - Self refresh
  - D-version: Address refresh
    - Automatic refresh

## Ordering Information

Type No.	Access time	Package
HM65V8512DFP-12	120 ns	
HM65V8512DFP-15	150 ns	
HM65V8512LFP-12	120 ns	32-pin plastic SOP (FP-32D)
HM65V8512LFP-15	150 ns	
HM65V8512LFP-12V	120 ns	
HM65V8512LFP-15V	150 ns	
HM65V8512DTT-12	120 ns	
HM65V8512DTT-15	150 ns	
HM65V8512LTT-12	120 ns	8 mm × 20 mm 32-pin plastic TSOP (TTP-32D)
HM65V8512LTT-15	150 ns	
HM65V8512LTT-12V	120 ns	
HM65V8512LTT-15V	150 ns	
HM65V8512DRR-12	120 ns	
HM65V8512DRR-15	150 ns	
HM65V8512LRR-12	120 ns	8 mm × 20 mm 32-pin plastic TSOP reverse type (TTP-32DR)
HM65V8512LRR-15	150 ns	
HM65V8512LRR-12V	120 ns	
HM65V8512LRR-15V	150 ns	

HITACHI

## Pin Arrangement



## Pin Description


Pin name	Function
A0 – A18	Address
I/O0 – I/O7	Input/output
CE	Chip enable
OE/RFSH	Output enable/refresh

Pin name	Function
WE	Write enable
Vcc	Power supply
Vss	Ground

**HITACHI**

# HM65V8512 Series

## Block Diagram



## Function Table

$\overline{CE}$	$\overline{OE/RFSH}$	$\overline{WE}$	I/O pin	Mode
L	L	H	Low-Z	Read
L	X	L	High-Z	Write
L	H	H	High-Z	—
H	L	X	High-Z	Refresh <sup>2</sup>
H	H	X	High-Z	Standby

- Notes: 1. X means don't care  
 2. Self refresh is guaranteed only for L-version and LV-version.

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Terminal voltage with respect to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to +6.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	2.7	3.0	3.3	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.1	—	6.0	V
	V <sub>IL</sub>	-0.5 <sup>1</sup>	—	0.7	V

Note: 1. V<sub>IL</sub> min = -1.2 V for pulse width 30 ns

**DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3 V ± 10%)**

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Operating power supply current	I <sub>CC1</sub>	—	25	40	mA	I <sub>I/O</sub> = 0 t <sub>cyc</sub> = min
Standby power supply current	I <sub>SB1</sub>	—	—	0.5	mA	CE = V <sub>IH</sub> , Vin ≥ 0V OE/RFSH = V <sub>IH</sub>
	I <sub>SB2</sub>	—	8	20	μA	CE ≥ V <sub>CC</sub> - 0.2 V, Vin ≥ 0 V OE/RFSH ≥ V <sub>CC</sub> - 0.2 V
Operating power supply current in self refresh mode	I <sub>CC2</sub>	—	—	0.5 <sup>1</sup>	mA	CE = V <sub>IH</sub> OE/RFSH = V <sub>IL</sub> , Vin ≥ 0 V
	I <sub>CC3</sub>	—	20 <sup>1</sup>	40 <sup>1</sup>	μA	CE ≥ V <sub>CC</sub> - 0.2 V OE/RFSH ≤ 0.2 V Vin ≥ 0 V
Input leakage current	I <sub>LI</sub>	-5	—	5	μA	V <sub>CC</sub> = 3.3 V Vin = V <sub>SS</sub> to V <sub>CC</sub>

Notes: 1. This characteristics is guaranteed only for L-version and LV-version.

6



## HM65V8512 Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3 V ± 10%) (cont)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Output leakage current	I <sub>LO</sub>	-5	—	5	μA	OE/RFSH = V <sub>IH</sub> V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output voltage	V <sub>OL</sub>	—	—	0.1	V	I <sub>OL</sub> = 100 μA
	V <sub>OH</sub>	2.6	—	—	V	I <sub>OH</sub> = -100 μA

### Capacitance

Parameter	Symbol	Typ	Max	Unit	Test conditions
Input capacitance	C <sub>in</sub>	—	8	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

### AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3 V ± 10%)

#### Test Conditions

Input pulse levels: 2.4 V, 0.6 V

Input rise and fall times: 5 ns

Timing measurement level: 1.5 V

Reference level: V<sub>OH</sub> = 2.1 V, V<sub>OL</sub> = 0.9 V

Output load: 50 pF

Parameter	Symbol	HM65V8512-12		HM65V8512-15		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	190	—	230	—	ns	
Chip enable access time	t <sub>CEA</sub>	—	120	—	150	ns	
Read-modify-write cycle time	t <sub>RWC</sub>	250	—	290	—	ns	
Output enable access time	t <sub>OEA</sub>	—	60	—	80	ns	
Chip disable to output in high-Z	t <sub>CHZ</sub>	0	30	0	30	ns	1, 2
Chip enable to output in low-Z	t <sub>CLZ</sub>	20	—	20	—	ns	2
Output disable to output in high-Z	t <sub>OHZ</sub>	—	30	—	30	ns	1, 2
Output enable to output in low-Z	t <sub>OLZ</sub>	0	—	0	—	ns	2

**HITACHI**

## AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3 V ± 10%) (cont)


Parameter	Symbol	HM65V8512-12		HM65V8512-15		Unit	Notes
		Min	Max	Min	Max		
Chip enable pulse width	t <sub>CE</sub>	120 ns	10 μs	150 ns	10 μs		
Chip enable precharge time	t <sub>p</sub>	70	—	80	—	ns	
Address setup time	t <sub>AS</sub>	0	—	0	—	ns	
Address hold time	t <sub>AH</sub>	30	—	30	—	ns	
Read command setup time	t <sub>RCS</sub>	0	—	0	—	ns	
Read command hold time	t <sub>RCH</sub>	0	—	0	—	ns	
Write command pulse width	t <sub>WP</sub>	35	—	35	—	ns	
Chip enable to end of write	t <sub>CW</sub>	120	—	150	—	ns	
Chip enable to output enable delay time	t <sub>OCD</sub>	0	—	0	—	ns	
Output enable hold time	t <sub>OHC</sub>	15	—	15	—	ns	
Data in to end of write	t <sub>DW</sub>	30	—	30	—	ns	
Data in hold time for write	t <sub>DH</sub>	0	—	0	—	ns	
Output active from end of write	t <sub>OW</sub>	5	—	5	—	ns	2
Write to output in high-Z	t <sub>WHZ</sub>	—	30	—	30	ns	1, 2
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	ns	6
Refresh command delay time	t <sub>RFD</sub>	70	—	80	—	ns	
Refresh precharge time	t <sub>FP</sub>	40	—	40	—	ns	
Refresh command pulse width for automatic refresh	t <sub>FAP</sub>	80 ns	8 μs	80 ns	8 μs		
Automatic refresh cycle time	t <sub>FC</sub>	190	—	230	—	ns	
Refresh command pulse width for self refresh	t <sub>FAS</sub> <sup>9</sup>	8	—	8	—	μs	
Refresh reset time from self refresh	t <sub>RFS</sub> <sup>9</sup>	600	—	600	—	ns	
Refresh period	t <sub>REF</sub>	—	32	—	32	ms	2048 cycle

# HM65V8512 Series

- Notes:
1.  $t_{CHZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the output achieves the open circuit condition.
  2.  $t_{CHZ}$ ,  $t_{CLZ}$ ,  $t_{OHZ}$ ,  $t_{OLZ}$ ,  $t_{WHZ}$  and  $t_{OW}$  are sampled under the condition of  $t_T = 5$  ns and not 100% tested.
  3. A write occurs during the overlap of low  $\overline{CE}$  and low  $\overline{WE}$ .
  4. If the  $\overline{CE}$  low transition occurs simultaneously with or latter from the  $\overline{WE}$  low transition, the output buffers remain in high impedance state.
  5. In write cycle,  $\overline{OE}$  or  $\overline{WE}$  must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to  $\overline{OE}$  or  $\overline{WE}$  turning on output buffers.
  6. Transition time  $t_T$  is measured between  $V_{IH}$  min and  $V_{IL}$  max.
  7. After power-up, pause for more than 100  $\mu$ s and execute at least 8 initialization cycles.
  8. 2048 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15 $\mu$ s after self refresh, in order to meet the refresh specification of 32 ms and 2048 cycles.
  9. This characteristics is guaranteed only for L-version and LV-version.
  10. At the end of self refresh, refresh reset time ( $t_{RFS}$ ) is required to reset the internal self refresh operation of the RAM. During  $t_{RFS}$ ,  $\overline{CE}$  and  $\overline{OE/RFSH}$  must be kept high. If auto refresh follows self refresh, low transition of  $\overline{OE/RFSH}$  at the beginning of auto refresh must not occur during  $t_{RFS}$  period.


## Timing Waveforms

### Read Cycle




HITACHI

Write Cycle (1) ( $\overline{OE}$  High)




# HM65V8512 Series

## Write Cycle (2) ( $\overline{OE}$ Low)




## Automatic Refresh Cycle




HITACHI

Self Refresh Cycle



Read-Modify-Write Cycle




# HM65V8512 Series

## Low $V_{CC}$ Data Retention Characteristics ( $T_a = 0$ to $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	3.3	V	
Self refresh current	$I_{CCDR}$	—	—	25	$\mu\text{A}$	$V_{CC} = 2.0\text{ V}$ others $\geq 0\text{ V}$ $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ $\overline{OE}/\overline{RFSH} \leq 0.2\text{ V}$
		—	—	40	$\mu\text{A}$	$V_{CC} = 3.3\text{ V}$ others $\geq 0\text{ V}$ $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ $\overline{OE}/\overline{RFSH} \leq 0.2\text{ V}$
Refresh to data retention time	$t_{FS}$	0	—	—	ns	
Operation recovery time	$t_{FR}$	5	—	—	ms	

Note: This characteristics is guaranteed only for LV-version.

## Low $V_{CC}$ Data Retention Timing Waveform



- Notes:
1.  $t_R$ ,  $t_F$  of power supply voltage must be smaller than 0.05 V/ms.
  2. Keep  $\overline{CE} \geq V_{CC} - 0.2\text{ V}$  during data retention mode.
  3. Regarding  $t_{RFS}$ ,  $t_{FP}$ ,  $t_{FAS}$  and  $t_{RFS}$ , refer to AC characteristics.

HITACHI

524,288-word × 8-bit High Speed Pseudo Static RAM

## Description

HM65W8512 is a pseudo-static RAM organized as 524,288-word × 8-bit. Power supply voltage is 3.3 V ± 0.3 V. HM65W8512 utilizes the same die as HM65V8512, V<sub>CC</sub> of which is 3.0 V ± 10%. Therefore, the electrical characteristics is same as that of HM65V8512 except mentioned below.

## Features

- Single 3.3 V ± 0.3 V
- High speed
  - Access time
  - CE access time: 120 ns/150 ns (max)
  - Cycle time
  - Random read/Write cycle time: 190 ns/230 ns (max)
- Low power
  - 100 mW typ (active)
  - 85 μW typ (standby)
- Package
  - 32-pin SOP package
  - 32-pin TSOP package
- Non multiplexed address
- 2048 refresh cycles (32 ms)
- Refresh functions
  - L/LV version: Address refresh
    - Automatic refresh
    - Self refresh
  - D version: Address refresh
    - Automatic refresh

The characteristics of HM65W8512 is same as that of HM65V8512 except mentioned below. Regarding pin arrangement, function table, absolute maximum ratings, capacitance and AC characteristics, please refer to the pages of HM65V8512.

## Ordering Information

Type No.	Access time	Package
HM65W8512DFP-12	120 ns	32-pin plastic SOP (FP-32D)
HM65W8512DFP-15	150 ns	
HM65W8512LFP-12	120 ns	32-pin plastic SOP (FP-32D)
HM65W8512LFP-15	150 ns	
HM65W8512LFP-12V	120 ns	8 mm × 20 mm 32-pin plastic TSOP (TTP-32D)
HM65W8512LFP-15V	150 ns	
HM65W8512DTT-12	120 ns	8 mm × 20 mm 32-pin plastic TSOP (TTP-32D)
HM65W8512DTT-15	150 ns	
HM65W8512LTT-12	120 ns	8 mm × 20 mm 32-pin plastic TSOP reverse type (TTP-32DR)
HM65W8512LTT-15	150 ns	
HM65W8512LTT-12V	120 ns	8 mm × 20 mm 32-pin plastic TSOP reverse type (TTP-32DR)
HM65W8512LTT-15V	150 ns	
HM65W8512DRR-12	120 ns	8 mm × 20 mm 32-pin plastic TSOP reverse type (TTP-32DR)
HM65W8512DRR-15	150 ns	
HM65W8512LRR-12	120 ns	8 mm × 20 mm 32-pin plastic TSOP reverse type (TTP-32DR)
HM65W8512LRR-15	150 ns	
HM65W8512LRR-12V	120 ns	8 mm × 20 mm 32-pin plastic TSOP reverse type (TTP-32DR)
HM65W8512LRR-15V	150 ns	



## HM65W8512 Series

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.4	—	6.0	V
	V <sub>IL</sub>	-0.5 <sup>1</sup>	—	0.8	V

Note: 1. V<sub>IL</sub> min = -1.2 V for pulse width 30 ns

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ± 0.3 V)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Operating power supply current	I <sub>CC1</sub>	—	30	50	mA	I <sub>VO</sub> = 0 t <sub>cy</sub> = min
Standby power supply current	I <sub>SB1</sub>	—	—	1.0	mA	CE = V <sub>IH</sub> , Vin ≥ 0V OE/RFSH = V <sub>IH</sub>
	I <sub>SB2</sub>	—	15	30	μA	CE ≥ V <sub>CC</sub> - 0.2 V, Vin ≥ 0V OE/RFSH ≥ V <sub>CC</sub> - 0.2 V
Operating power supply current in self refresh mode	I <sub>CC2</sub>	—	—	1.0 <sup>1</sup>	mA	CE = V <sub>IH</sub> OE/RFSH = V <sub>IL</sub> , Vin ≥ 0 V
	I <sub>CC3</sub>	—	25 <sup>1</sup>	50 <sup>1</sup>	μA	CE ≥ V <sub>CC</sub> - 0.2 V OE/RFSH ≤ 0.2 V Vin ≥ 0V
Input leakage current	I <sub>LI</sub>	-5	—	5	μA	V <sub>CC</sub> = 3.3 V Vin = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	-5	—	5	μA	OE/RFSH = V <sub>IH</sub> V <sub>VO</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2 mA
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -2 mA

Note: 1. This characteristics is guaranteed only for L-version and LV-version.

**HITACHI**

**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^{\circ}\text{C}$ )**

This characteristics is guaranteed only for LV-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	3.6	V	
Self refresh current	$I_{CCDR}$	—	—	25	$\mu\text{A}$	$V_{CC} = 2.0\text{ V}$ others $\geq 0\text{ V}$ $CE \geq V_{CC} - 0.2\text{ V}$ $OE/RFSH \leq 0.2\text{ V}$
		—	—	50	$\mu\text{A}$	$V_{CC} = 3.6\text{ V}$ others $\geq 0\text{ V}$ $CE \geq V_{CC} - 0.2\text{ V}$ $OE/RFSH \leq 0.2\text{ V}$
Refresh to data retention time $t_{FS}$		0			ns	
Operation recovery time $t_{FR}$		5			ms	

**Timing Waveform**

Regarding low  $V_{CC}$  data retention timing waveform, please refer to HM65V8512.

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

# SECTION 7

## STATIC RAM MODULES

- Medium Speed Static RAM Modules

# HITACHI

# HM66205L Series

## 524,288-word × 8-bit High Density CMOS Static RAM Module

The HM66205L is a high density 4-Mbit static RAM module which consists of 4 pieces HM628128LT products (TSOP type 1M static RAM) and a HD74ACT138FP equivalent product (SOP type CMOS decoder logic).

An outline of the HM66205L is the standard 600-mil width 32-pin dual-in-line package. Its pin arrangement is completely compatible with 4-Mbit monolithic static RAM.

The HM66205L offers the features of low power and high speed by using high speed CMOS devices. And, the HM66205L makes high density mounting possible without surface mount technology.

These features make the HM66205L ideally suited for high density compacted memory systems.


### Features

- High density 32-pin DIP
  - Mounting 4 pcs. of 1M static RAM (TSOP; HM628128LT) and CMOS decoder logic (SOP; HD74ACT138FP equivalent)
- Pin compatible with 4M monolithic static RAM
- High speed
  - Fast access time: 85 ns/100 ns/120 ns (max)
- Equal access and cycle time
- Completely static RAM
  - No clock or timing strobe required
- Low power standby and low power operation
  - Standby: 40  $\mu$ W (typ)
  - Operation: 80 mW (typ)
- Comon data input and output, three state outputs
- Capable of battery backup operation
- Directry TTL compatible: All inputs and outputs

### Ordering Information

Type No.	Access time	Package
HM66205L-85	85 ns	600-mil 32-pin DIP
HM66205L-10	100 ns	
HM66205L-12	120 ns	

### Pin Arrangement




### Pin Description

Pin name	Function
A0 – A18	Address
I/O1 – I/O8	Input/output
CS	Chip select
WE	Write enable
OE	Output enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

# HM66205L Series

## Block Diagram



## Truth Table

Mode	$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	I/O	Current	Ref. cycle
Not selected (Power down)	H	X	X	High-Z	$I_{SB}, I_{SB1}$	
Read	L	H	L	Dout	$I_{CC}$	Read cycle (1) - (3)
Write	L	L	H	Din	$I_{CC}$	Write cycle (1)
	L	L	L	Din	$I_{CC}$	Write cycle (2)

Note: X = Don't care (H or L)

**HITACHI**

**Absolute Maximum Ratings**

Parameter	Symbol	Ratings	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to +7.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature range	T <sub>opr</sub>	0 to +70	°C
Storage temperature range	T <sub>stg</sub>	-55 to +125	°C
Storage temperature range under bias	T <sub>bias</sub>	-10 to +85	°C

**Recommended DC Operating Conditions (T<sub>a</sub> = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	6.0	V
	V <sub>IL</sub>	-0.3*1	—	0.8	V

Note: 1. -3.0 V for pulse half-width ≤ 30 ns.



## HM66205L Series

DC Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = 0\text{ to }+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test conditions
Input leakage current	$ I_{LI} $	—	—	8	$\mu\text{A}$	$V_{in} = V_{SS}\text{ to }V_{CC}$
Output leakage current	$ I_{LO} $	—	—	8	$\mu\text{A}$	$\overline{CS} = V_{IH}$ , $\overline{OE} = V_{IH}$ or $V_{I/O} = V_{SS}\text{ to }V_{CC}$
Operating power supply current: DC	$I_{CC}$	—	19	46	mA	$\overline{CS} = V_{IL}$ , others $V_{IH}/V_{IL}$ $I_{I/O} = 0\text{ mA}$
Average operating power supply current (1)	$I_{CC1}$	—	48	89	mA	Min cycle, duty = 100% $\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{ mA}$ , others $V_{IH}/V_{IL}$
Average operating power supply current (2)	$I_{CC2}$	—	16	36	mA	Cycle time = 1 $\mu\text{s}$ , duty = 100%, $I_{I/O} = 0\text{ mA}$ , $\overline{CS} \leq 0.2\text{ V}$ , $V_{IH} = V_{CC} - 0.2\text{ V}$ , $V_{IL} \leq 0.2\text{ V}$
Standby power supply current: DC	$I_{SB}$	—	4	12	mA	$\overline{CS} = V_{IH}$
Standby power supply current (1)	$I_{SB1}$	—	8	400	$\mu\text{A}$	$V_{in} \geq 0\text{ V}$ $\overline{CS} = V_{CC} - 0.2$
Output low voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1\text{ mA}$
Output high voltage	$V_{OH}$	2.4	—	—	V	$I_{OH} = -1.0\text{ mA}$

Note: 1. Typical values are at  $V_{CC} = 5.0\text{ V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

## Capacitance ( $T_a = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ )

Parameter	Symbol	Typ	Max	Unit	Test conditions	Notes
Input capacitance (1)	$C_{in1}$	—	45	pF	$V_{in} = 0\text{ V}$	A0 – A16, WE, $\overline{OE}$
Input capacitance (2)	$C_{in2}$	—	45	pF	$V_{in} = 0\text{ V}$	A17 – A18, $\overline{CS}$
Input/output capacitance	$C_{I/O}$	—	50	pF	$V_{I/O} = 0\text{ V}$	I/O1 – I/O8

Note: 1. This parameter is sampled and not 100% tested.

**HITACHI**

## AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted.)


### Test Condition

- Input pulse levels: 0.8 V to 2.4 V
- Input rise and fall times: 5 ns
- Input and output timing reference level: 1.5 V
- Output load: 1 TTL Gate and CL = 100 pF (Including scope and jig)

### Read Cycle

Parameter	Symbol	HM66205L-85		HM66205L-10		HM66205L-12		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	t <sub>RC</sub>	85	—	100	—	120	—	ns
Address access time	t <sub>AA</sub>	—	85	—	100	—	120	ns
Chip select access time	t <sub>ACS</sub>	—	85	—	100	—	120	ns
Output enable to output valid	t <sub>OE</sub>	—	45	—	50	—	60	ns
Chip selection to output in low-Z	t <sub>CLZ</sub>	10	—	10	—	10	—	ns
Output enable to output in low-Z	t <sub>OLZ</sub>	5	—	5	—	5	—	ns
Chip deselection to output in high-Z	t <sub>CHZ</sub>	0	30	0	35	0	45	ns
Output disable to output in high-Z	t <sub>OHZ</sub>	0	30	0	35	0	45	ns
Output hold from address change	t <sub>OH</sub>	10	—	10	—	10	—	ns


### Read Timing Waveform (1) \*1




**HITACHI**

# HM66205L Series

## Read Timing Waveform (2) \*1, \*2, \*4



## Read Timing Waveform (3) \*1, \*3, \*4




- Notes:
1. WE is high for read cycle.
  2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  3. Address should be valid prior to or coincident with  $\overline{CS}$  transition low.
  4.  $\overline{OE} = V_{IL}$

**HITACHI**

Write Cycle

Parameter	Symbol	HM66205L-85		HM66205L-10		HM66205L-12		Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	$t_{WC}$	85	—	100	—	120	—	ns
Chip selection to end of write	$t_{CW}$	75	—	90	—	100	—	ns
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns
Address valid to end of write	$t_{AW}$	75	—	90	—	100	—	ns
Write pulse width	$t_{WP}$	65	—	75	—	85	—	ns
Write recovery	$t_{WR}$	5	—	5	—	10	—	ns
Write to output in high-Z	$t_{WHZ}$	0	30	0	35	0	40	ns
Data to write time overlap	$t_{DW}$	35	—	40	—	45	—	ns
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	ns
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	ns

Write Timing Waveform (1) ( $\overline{OE}$  Clock)




HITACHI



Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $A17 \cdot A18 \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq 0 \text{ V}$
Data retention current	$I_{CCDR}$	—	4	200	$\mu\text{A}$	$V_{CC} = 3.0 \text{ V}$ , $\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq 0 \text{ V}$
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform
Operation recovery time	$t_R$	5	—	—	ms	


Low  $V_{CC}$  Data Retention Waveform



# HM66205L Series

## Package Dimension

Unit: mm (inch)



**HITACHI**

# NOTES



---

## REGIONAL OFFICES

---

### Northeast Region

Hitachi America, Ltd.  
77 S. Bedford Street  
Burlington, MA 01803  
(617) 229-2150

### Southeast Region

Hitachi America, Ltd.  
5511 Capital Center Drive  
Suite 204  
Raleigh, NC 27606  
(919) 233-0800

### North Central Region

Hitachi America, Ltd.  
500 Park Boulevard  
Suite 415  
Itasca, IL 60143  
(708) 773-4864

### South Central Region

Hitachi America, Ltd.  
Two Lincoln Centre  
5420 LBJ Freeway  
Suite 1446  
Dallas, TX 75240  
(214) 991-4510

### Pacific Mountain Region

Hitachi America, Ltd.  
Metropoint  
4600 S. Ulster Street  
Suite 690  
Denver, CO 80237  
(303) 779-5535

---

## THIRD-PARTY ASIC DESIGN CENTERS

---

### Indiana Microelectronics

**Center**  
118 E. Ludwig Road  
Fort Wayne, IN 46825  
(219) 482-8200

### Northwest Region

Hitachi America, Ltd.  
1740 Technology Drive  
Suite 500  
San Jose, CA 95110  
(408) 451-9570

### Southwest Region

Hitachi America, Ltd.  
2030 Main Street  
Suite 450  
Irvine, CA 92714  
(714) 553-8500

### IBM Region

Hitachi America, Ltd.  
21 Old Main Street  
Suite 104  
Fishkill, NY 12524  
(914) 897-3000

### Automotive Region

Hitachi America, Ltd.  
290 Town Center Drive  
Suite 311  
Dearborn, MI 48126  
(313) 271-4410

---

## DISTRICT OFFICES

---

### Florida

Hitachi America, Ltd.  
4901 N.W. 17th Way  
Suite 302  
Ft. Lauderdale, FL 33309  
(305) 491-6154

### Mid-Atlantic

Hitachi America, Ltd.  
325 Columbia Turnpike  
Suite 203  
Florham Park, NJ 07032  
(201) 514-2100

### Minnesota

Hitachi America, Ltd.  
3800 W. 80th Street  
Suite 1050  
Bloomington, MN 55431  
(612) 896-3444

### Texas

Hitachi America, Ltd.  
10777 Westheimer Drive  
Suite 1040  
Houston, TX 77042  
(713) 974-0534

Hitachi America, Ltd.  
9600 Great Hills Trail  
Suite 150 W  
Austin, TX 78759  
(512) 502-3033

### Canada

Hitachi (Canadian) Ltd.  
320 March Road  
Suite 602  
Kanata, Ontario, Canada  
K2K2E3  
(613) 591-1990

---

## DISTRIBUTORS

---

Cronin Electronics, Inc.  
ITT Multicomponents Canada  
Marsh Electronics, Inc.  
Marshall Industries  
Milgray Electronics, Inc.  
Reptron Electronics  
Sterling Electronics  
Vantage Components Inc.  
Western Micro Technology

---

## MAIN OFFICES

---

### Hitachi America, Ltd.

Semiconductor & I.C. Division  
San Francisco Center  
2000 Sierra Point Parkway  
Brisbane, CA 94005-1819  
(415) 589-8300

### Engineering Facility

Hitachi Micro Systems, Inc.  
179 East Tasman Drive  
San Jose, CA 95134

### Manufacturing Facility

Hitachi Semiconductor  
(America) Inc.  
6431 Loughorn Drive  
Irving, TX 75063

---

# HITACHI®

## Hitachi America, Ltd.

Semiconductor & I.C. Division  
2000 Sierra Point Parkway  
Brisbane, CA 94005-1819  
415-589-8300





# HITACHI®

Our Standards Set Standards



Hitachi America, Ltd.  
Semiconductor & I.C. Division  
Hitachi Plaza

2000 Sierra Point Parkway, Brisbane, CA 94005-1819  
1-415-589-8300

---

© Copyright 1993, Hitachi America, Ltd.  
All rights reserved. Printed in U.S.A.



1093/GI/5M/PJM  
Order Number: M12T059  
Printed on recycled paper.