

Keyboard Encoder

FEATURES


- One integrated circuit required for complete keyboard assembly
- N key rollover or lock out operation
- Quad mode operation
- Lock out/rollover selection under external control (option)
- Self-contained or slave oscillator circuit
- 10 output data bits available
- Outputs directly compatible with TTL/DTL or MOS logic arrays
- Output data buffer register included
- Output enable provided (option)
- External data complement control provided (option)
- Pulse or level data ready output signal provided (option)
- "Any Key Down" output provided (option)
- Externally controlled delay network provided to eliminate the effect of contact bounce
- Programmable coding with a single mask change
- Static charge protection on all input and output terminals
- Entire circuit protected by a layer of glass passivation

DESCRIPTION


The General Instrument AY-5-3600 is a Keyboard Encoder containing a 3600 bit Read Only Memory and all the logic necessary to encode single pole single throw keyboard closures into a usable 10 bit code. Data, Any Key Down and Data Ready outputs are directly compatible with TTL/DTL or MOS logic arrays without the need for any special interface components.

The AY-5-3600 is fabricated with MTNS technology and contains 5000 P channel enhancement mode transistors on a single monolithic chip.

PIN CONFIGURATION 40 LEAD DUAL IN LINE



BLOCK DIAGRAM



FROM

CUSTOM CODING INFORMATION

The custom coding information for General Instrument's AY-5-3600 Keyboard Encoder ROM should be transmitted to General Instrument in the form of 80 column punched cards. Each ROM pattern requires 92 cards (1 title card, 1 circuit option card and 90 ROM pattern cards). (See Note 1)

If it is not possible to supply punched cards, then the Truth Table should be completed (See Note 1). However, there would be a

substantial savings in both the coding charge and turn-around time if punched cards were used. Upon receipt of the punched cards or the Truth Table, General Instrument will prepare a computer-generated Truth Table which will be returned to the user for verification.

NOTE 1: Card and Truth Table format available upon request.

PIN OPTIONS

Pins 6-40 of the AY-5-3600 are permanently assigned. The functions assigned to pins 1-5 depend on which functional options are selected from the following:

External Clock

—requires one package pin to input an external clock source.

Internal Oscillator

—requires three package pins interconnected with an external RC network to develop the clock required.

Lockout/Rollover (LO/RO)

—requires one package pin to externally select N-Key Lockout or N-Key Rollover. LO = +5V, RO = GND.

Complement Control (CC)

—requires one package pin to externally control the logic state of the data bits (B1-B10) and, if required, the Data Ready output.

Chip Enable (CE)

—requires one package pin to control the data bits (B1-B10) and, if required, the Data Ready and Any Key Output.

Any Key Output (AKO)

—requires one package pin to indicate a key depression.

Output Data Bit 10 (B10)

—requires one package pin when ten data bits are required to encode each key.

Select the pin options desired:

External Clock + 4 of the following functions

OR

Internal Oscillator + 2 of the following functions

LO/RO, CC, CE, AKO, BIO

The following chart lists the pin assignments according to the functions selected above:

PIN 1	PIN 2	PIN 3	PIN 4	PIN 5
External Clock	LO/RO	CC	CE	AKO
External Clock	LO/RO	CC	CE	BIO
External Clock	LO/RO	CC	AKO	BIO
External Clock	LO/RO	CE	AKO	BIO
External Clock	CC	CE	AKO	BIO
Internal Oscillator			LO/RO	CC
			LO/RO	CE
			LO/RO	AKO
			LO/RO	BIO
			CC	CE
			CC	AKO
			CC	BIO
			CE	AKO
CE	BIO			
AKO	BIO			

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

V_{DD} and V_{GG} (with respect to V_{CC}) -20V to +0.3V
 Logic input voltages (with respect to V_{CC}) -20V to +0.3V
 Storage Temperature -65°C to +150°C
 Operating Temperature Range. 0°C to +70°C

*Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions is not implied—operating ranges are specified below.

Standard Conditions (unless otherwise noted)

V_{CC} = +5 Volts ±0.5 Volts
 V_{GG} = -12 Volts ±1.0 Volts, V_{DD} = GND
 (V_{CC} = Substrate Voltage)
 Operating Temperature (T_A) = 0°C to +70°C

ROM

ELECTRICAL CHARACTERISTICS

Characteristics	Sym	Min	Typ**	Max	Units	Conditions
Clock Frequency	f	10	50	100	kHz	See Block diagram footnote* for typical R-C values
External Clock Width		7	—	—	μs	
Clock Input	V _{IO} V _{I1}	V _{DD} V _{CC} -1.4	—	.15 V _{CC} +0.3	V	
Data Input (Shift, Control, Complement Control, Lockout/Rollover, Chip Enable & External Clock)	V _{IO} V _{I1}	V _{DD} V _{CC} -1.1	—	+0.75 V _{CC} +0.3	V	
Logic "0" Level						
Logic "1" Level						
Shift & Control Input Current	I _{NSC}	75	95	120	μA	V _I = +5V
X Output (X₀-X₈) Logic "1" Output Current	I _{X1}	40 600 900 1500 3000	170 1300 1600 3800 6000	400 2500 3500 6000 10000	μA	V _{OUT} = V _{CC} (See Note 2) V _{OUT} = V _{CC} -1.3V V _{OUT} = V _{CC} -2.0V V _{OUT} = V _{CC} -5V V _{OUT} = V _{CC} -10V
Logic "0" Output Current	I _{X0}	8 6 5 2 —	15 11 10 5 0.5	50 35 30 15 5	μA	V _{OUT} = V _{CC} V _{OUT} = V _{CC} -1.3V V _{OUT} = V _{CC} -2.0V V _{OUT} = V _{CC} -5V V _{OUT} = V _{CC} -10V
Y Input (Y₀-Y₉) Trip Level	V _Y	V _{CC} -5	V _{CC} -3	V _{CC} -2	V	Y Input Going Positive (See Note 2)
Hysteresis	ΔV _Y	0.5	0.9	1.4	V	(See Note 1)
Selected Y Input Current	I _{YS}	18 14 13 6	36 28 25 12	100 90 80 60	μA	V _{IN} = V _{CC} V _{IN} = V _{CC} -1.3V V _{IN} = V _{CC} -2.0V V _{IN} = V _{CC} -5V
Unselected Y Input Current	I _{YU}	— 9 7 6 3 —	1 18 14 13 6 0.5	30 50 45 40 30 15	μA	V _{IN} = V _{CC} -10V V _{IN} = V _{CC} V _{IN} = V _{CC} -1.3V V _{IN} = V _{CC} -2.0V V _{IN} = V _{CC} -5V V _{IN} = V _{CC} -10V
Input Capacitance	C _{IN}	—	3	10	pF	at 0V (All Inputs)
X-Y Precharge Characteristics	φ _P	1500 200	3500 600	5000 1500	μA	V = V _{CC} V = V _{CC} -5 (See Note 2)
Switch Characteristics Minimum Switch Closure Contact Closure Resistance	Z _{CC} Z _{CO}	— 1 × 10 ⁷	— —	300 —	Ω	See Timing Diagram
Strobe Delay Trip Level (Pin 31)	V _{SD}	V _{CC} -4	V _{CC} -3	V _{CC} -2	V	
Hysteresis	V _{SD}	0.5	0.9	1.4	V	(See Note 1)
Quiescent Voltage (Pin 31)		-3	-5	-9	V	With Internal Switched Resistor
Data Output (B1-B10), Any Key Down Output, Data Ready Logic "0"	—	—	—	.55	V	I _{OL} = .25mA
Logic "1"	—	—	—	0.8	V	I _{OL} = 1.6mA
Power	—	V _{CC} -1.3	—	—	V	I _{OH} = .95mA
I _{CC}	—	—	8	13	mA	V _{CC} = +5V
I _{GG}	—	—	8	13	mA	V _{GG} = -12V

**Typical values are at +25°C and nominal voltages.

NOTE

- Hysteresis is defined as the amount of return required to unlatch an input.
- Precharge of X outputs and Y inputs occurs during each scanned clock cycle.

OPERATION

The AY-5-3600 contains (see Block Diagram) a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for n key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby condition, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X₀ thru X₈) and one input of the 10-bit comparator (Y₀-Y₉). After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

N KEY ROLLOVER

— When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still de-

pressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

N KEY LOCKOUT

— When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

SPECIAL PATTERNS

— Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the AY-5-3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes. The ASCII code in conjunction with internal oscillator, 10 data outputs and any key down output, is available as a standard pattern (See Figure 2).

ROM

TIMING DIAGRAM




Fig.1

SYMBOL	MODE				SYMBOL	MODE			
	N	S	C	SC		N	S	C	SC
⊙		X1 Y0, X0 Y8			SDH			X0 Y8	X5 Y0, X0 Y8
A		X0 Y2		X1 Y2	STX			X1 Y8	X4 Y0, X1 Y8
B		X5 Y3		X2 Y2	ETX	X4 Y4	X4 Y4	X4 Y4	X4 Y4, X6 Y0
C		X5 Y3		X3 Y2	EOT				X4 Y1
D		X2 Y3		X4 Y2	ENQ				X3 Y1
E		X2 Y1		X5 Y2	ACK			X2 Y8	X7 Y1, X2 Y8
F		X3 Y2		X6 Y2	BEL			X3 Y8	X6 Y1, X3 Y8
G		X4 Y2		X7 Y2	BS				X3 Y4
H	X0 Y5	X0 Y5, X5 Y2	X0 Y5	X0 Y5	HT	X0 Y4	X0 Y4	X0 Y4, X8 Y9	X8 Y9
I		X7 Y1		X0 Y4	LF	X7 Y6			
J		X6 Y2		X6 Y6	VT	X3 Y7	X3 Y7		X3 Y7
K		X7 Y2		X3 Y6	FF	X7 Y8		X7 Y8	X7 Y8
L	X2 Y6	X2 Y6, X8 Y2	X2 Y6	X2 Y6	CR	X3 Y5	X3 Y5	X3 Y5, X1 Y8	X1 Y6
M		X7 Y3		X3 Y5	SO	X0 Y7		X0 Y7, X1 Y8	X0 Y7, X1 Y8
N		X6 Y3		X4 Y5	SI	X1 Y7	X1 Y7	X1 Y7	X1 Y7
O		X8 Y1		X0 Y2, X0 Y3	DLE				X0 Y1
P		X5 Y6		X1 Y3	DC1				X5 Y1
Q		X3 Y1		X2 Y3	DC2				X6 Y7
R		X1 Y2		X4 Y3	OC3				X2 Y1
S		X4 Y1		X6 Y3	OC4				X3 Y0
T		X0 Y1		X5 Y3	NAK				X2 Y0
U		X4 Y3		X7 Y3	SYN				X5 Y4
V		X1 Y1		X6 Y5	ETB				X1 Y0
W		X1 Y3		X8 Y2	CAN	X3 Y4		X3 Y4	
X		X5 Y1		X5 Y6	EM				X8 Y0
Y		X0 Y3		X5 Y5	SUB				X0 Y0
Z					ESC				X7 Y0
a	X0 Y2		X0 Y2		FS				X1 Y4
b	X5 Y3		X5 Y3		GS				X7 Y6
c	X2 Y3		X2 Y3		RS	X1 Y4	X1 Y4	X1 Y4	
d	X2 Y2		X2 Y2		US	X2 Y7	X2 Y7	X2 Y7	X2 Y7
e	X2 Y1		X2 Y1		↑	X3 Y3, X4 Y9	X4 Y9, X3 Y3	X4 Y9, X3 Y3	X4 Y8, X3 Y3
f	X3 Y2		X3 Y2		↓	X5 Y9	X5 Y9, X0 Y9	X5 Y9	X5 Y9
g	X4 Y2		X4 Y2		~	X3 Y8	X3 Y8, X7 Y5, X1 Y9	X3 Y8	X3 Y9, X7 Y5
h	X5 Y2		X5 Y2		≠	X6 Y9	X6 Y9, X2 Y0	X6 Y9	X6 Y9
i	X7 Y1		X7 Y1		\$	X2 Y5	X2 Y5, X3 Y0	X2 Y5	X2 Y5
!	X6 Y2		X6 Y2		%	X1 Y5	X1 Y5, X4 Y0	X1 Y5	X1 Y5
#	X1 Y2, X2 Y9		X1 Y2		∞	X8 Y8	X8 Y0, X6 Y8, X2 Y8	X8 Y8	X6 Y8
∫	X8 Y2		X8 Y2		∞	X7 Y5	X3 Y8	X7 Y5	X7 Y4
m	X7 Y3, X1 Y6		X7 Y3		∞	X7 Y9	X7 Y4, X3 Y4, X8 Y0	X7 Y9	X7 Y9
n	X6 Y3, X1 Y8		X6 Y3		∞	X4 Y8	X4 Y8, X6 Y7, X8 Y9	X4 Y8	X4 Y8
o	X8 Y1		X8 Y1		∞	X5 Y8	X5 Y8, X7 Y0, X5 Y4	X5 Y8	X5 Y8
p	X6 Y6, X0 Y8		X6 Y6		∞	X0 Y6	X0 Y6, X5 Y6, X7 Y7	X0 Y6	X0 Y6, X7 Y7
q	X0 Y1		X0 Y1		∞	X8 Y3	X8 Y3	X8 Y3	X8 Y3
r	X3 Y1		X3 Y1		∞	X2 Y4	X2 Y4, X8 Y7	X2 Y4	X8 Y7
s	X1 Y2		X1 Y2		∞	X8 Y4	X8 Y4	X8 Y4	X8 Y4
t	X4 Y1		X4 Y1		/	X7 Y4		X7 Y4	
u	X6 Y1		X6 Y1		0	X6 Y7, X8 Y8	X8 Y8	X8 Y7, X8 Y8	X8 Y8
v	X4 Y3		X4 Y3		1	X0 Y0, X0 Y9		X0 Y0	
w	X1 Y1		X1 Y1		2	X1 Y0, X1 Y9		X1 Y0	
x	X1 Y3		X1 Y3		3	X2 Y6		X2 Y6	
y	X5 Y1		X5 Y1		4	X3 Y0		X3 Y0	
z	X0 Y3		X0 Y3		5	X4 Y0		X4 Y0	
[X8 Y6, X2 Y9		X4 Y6, X8 Y6	6	X5 Y0, X2 Y8		X5 Y0	
\				X1 Y1	7	X8 Y0, X3 Y8		X8 Y0	
]	X8 Y6	X1 Y6	X8 Y6	X8 Y1	8	X7 Y0		X7 Y0	
^	X1 Y8	X1 Y8	X8 Y6	X2 Y4	9	X8 Y0, X8 Y9		X8 Y0	
_	X4 Y7, X8 Y7		X4 Y7, X8 Y7	X4 Y7	.	X5 Y4	X8 Y5	X5 Y4	X8 Y5
{	X3 Y6	X3 Y6	X4 Y6	X3 Y6	∞	X8 Y5, X5 Y8		X8 Y5, X5 Y8	
	X4 Y5	X4 Y5	X4 Y5	X4 Y5	<	X6 Y5	X7 Y8, X8 Y5, X0 Y0	X8 Y5	
~			X2 Y8	X6 Y4	=	X7 Y7, X8 Y4, X4 Y7		X8 Y4	
DEL			X2 Y9	X2 Y9	>	X5 Y5	X5 Y5, X5 Y0, X0 Y7	X5 Y5	
NULL	X5 Y7	X5 Y7	X5 Y7, X0 Y8	X5 Y7, X0 Y8	∞	X4 Y6	X4 Y6, X7 Y4	X4 Y6	

Note 1. Bits 1 to 6 and bit 8 of the AY-5-3600 correspond to bits 1 to 7 of ASC II.


Note 2. Codes 0000011 and 0011111 are not present in the standard AY-5-3600 pattern.

Fig.2 STANDARD AY-5-3600 CODE ASSIGNMENTS ASCII CODE

OPTIONS PROVIDED WITH STANDARD ENCODER


- Device Marking: AY-5-3600
- Internal Oscillator on Pin Nos. 1, 2, 3
- Any Key Output on Pin No. 4
- Any Key Output True (Logic 1) During Key Depression
- Output Data Bit B10 on Pin No. 5
- N-Key Rollover Only
- True Outputs Only
- Pulse Data Ready Signal
- Internal Resistor to V_{DD} on Shift/Control Pin
- Plastic Package

ROM




"Y" INPUT STAGE FROM KEYBOARD

Fig.3



"X" OUTPUT STAGE TO KEYBOARD



OUTPUT DRIVER

NOTE: Output driver capable of driving one TTL load with no external resistor.
Capable of driving two TTL loads using an external 6.8KΩ resistor to V_{cc}.

TYPICAL CHARACTERISTIC CURVES




Fig.4 STROBE DELAY vs. C₁




Fig.5 OSCILLATOR FREQUENCY vs. C₂




Fig.6 TYPICAL OUTPUT ON RESISTANCE (R_{DON}) vs. GATE BIAS VOLTAGE (V_{GS})





Fig.7 TYPICAL POWER CONSUMPTION (mW)

Keyboard Encoder and PROM/EPROM Application

The AY-5-3600-PRO is pre-programmed during manufacture to provide specific yet simple binary coded outputs thus allowing the purchase of off-the-shelf devices (distributors, etc.). To enhance the device flexibility, the binary outputs have been organized to provide direct interface with a PROM/EPROM.



The PROM (Programmable Read Only Memory) permits the programming of the required output code in the factory or the field within minutes, thus making it extremely suitable for small quantity, fast turnaround keyboard requirements. The EPROM (Erasable Programmable Read Only Memory) is ideally suited for prototyping, where patterns are quite variable, allowing the EPROM to be erased and reprogrammed repeatedly. Similar advantages are realized in the field where pattern changes are necessary in order to respond to redefined requirements or to subtle system peculiarities not previously encountered.

Technical Description

The AY-5-3600-PRO is a binary coded MOS-LSI device programmed to furnish 360 unique 9-bit codes (90 keys \times 4 modes \times 9 bits). Option selections include such popular functions as Internal Oscillator, Lockout/Rollover and an Any Key Down output. For further, more explicit device characteristics refer to the preceding pages. The internal oscillator is a self contained (on-chip) circuit option which eliminates the need for any external clock source. For applications necessitating an external clock source the internal oscillator input pins may be utilized to function in the slave mode of operation. Lockout or Rollover is selectable via an input pin, thus allowing the versatility required on various keyboard applications. The Any Key Down output performs the function of a gating signal by acknowledging both a key depression and release, making it a convenient signal for use in a repeat application.

For ease of translation, each key is assigned an X-Y coordinate and, in turn, each X-Y coordinate has been identified with a

specific yet simple binary coded output. Two formats are described: the first for application with a 64 key 4 mode keyboard and the second for a 90 key 4 mode keyboard.

The 64 key 4 mode application as illustrated in Fig. 8 utilized keyboard encoder addresses X0 Y0 thru X6 Y3. A unique combination of one input (Y) and one output (X) is assigned to each key, for a total coverage of 64 keys. Binary coded outputs B2-B9 have been arranged to provide the necessary 8-bit address inputs to the PROM/EPROM, with B2 and B3 representing the variable mode identification and B4-B9 each specific key closure.

When a key is depressed a path is completed between one X line and one Y line thus addressing that specific X-Y ROM coordinate in the AY-5-3600-PRO. The 8-bit binary code for that X-Y location (ref. Truth Table page 14-15) is transferred into a one character 8-bit output latch (B2-B9) thus providing the appropriate 8-bit address to the 256 \times 8 PROM/EPROM.

Expansion to a 90 key 4 mode operation (see Fig. 9) is identical to the 64 key 4 mode except: the 90 key 4 mode version utilizes the full complement of addresses X0 Y0 thru X6 Y9 (90 keys). The 8-bit binary code (B2-B9) previously produced to address the 256 \times 8 PROM/EPROM is now expanded to a 9-bit binary code (B1-B9) for addressing to a 512 \times 8 PROM/EPROM. With expansion to a 90 key 4 mode application outputs B1-B3 now serve as the variable mode identification.

The interface to a PROM/EPROM enables the custom programming of the required output data in the PROM/EPROM to directly coincide to the specific address inputs from the AY-5-3600-PRO. Any PROM whether it be bipolar, ultraviolet erasable or electrically alterable, may be employed to provide a wide variety of "off-the-shelf" keyboards. Once the keyboard assembly has gone beyond the prototyping stage, and assuming the quantity/cost permit, the PROM/EPROM data can be converted to the standard AY-5-3600 data format (ref. AY-5-3600 Custom Coding Information sheet) and produced in production quantities. This eliminates the PROM/EPROM expense while assuring the absence of undefined coding changes.

Summary of Important Features

- Ability to deliver complete keyboard assemblies within days without sacrificing the features offered in the AY-5-3600 Keyboard Encoder
- Ability to buy off-the-shelf devices (distributor, etc.)
- Ability to verify the specific pattern format using a PROM/EPROM prior to a 'custom' encoder commitment

ROM

		NORMAL									
X	Y	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇	B ₈	B ₉	
0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	1
0	2	0	0	0	0	0	0	0	0	1	0
0	3	0	0	0	0	0	0	0	0	1	1
0	4	0	0	0	0	0	0	0	1	0	0

MODE IDENT. ILLUSTRATED USING
 NORMAL MODE ONLY, FOR REMAINING
 MODES REFER TO TRUTH TABLE




Fig.8 64 KEY 4 MODE KEYBOARD APPLICATION

		NORMAL									
X	Y	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇	B ₈	B ₉	
0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	1
0	2	0	0	0	0	0	0	0	0	1	0
0	3	0	0	0	0	0	0	0	0	1	1
0	4	0	0	0	0	0	0	0	1	0	0

MODE IDENT. ILLUSTRATED USING
 NORMAL MODE ONLY, FOR REMAINING
 MODES REFER TO TRUTH TABLE




Fig.9 90 KEY 4 MODE KEYBOARD APPLICATION



OPTIONS

- Device Marking: AY-5-3600-PRO
- Internal Oscillator on Pin Nos. 1, 2, 3
- Lockout/Rollover on Pin No. 4
Internal Resistor to V_{DD} on Lockout/Rollover Pin
- True Outputs Only
- Any Key Output on Pin No. 5.
- Any Key Output True (Logic 1) During Key Depression
- Pulse Data Ready Signal
- Plastic Package
- Internal Resistor to V_{DD} on Shift/Control Pin

XY	NORMAL	SHIFT	CONTROL	SHFT/CTR	XY	NORMAL	SHIFT	CONTROL	SHFT/CTR
0	00000000	00100000	01000000	01100000	45	00010101	00110101	01010101	01110101
1	00000001	00100001	01000001	01100001	46	00010110	00110110	01010110	01110110
2	00000010	00100010	01000010	01100010	47	00010111	00110111	01010111	01110111
3	00000011	00100011	01000011	01100011	48	00011000	00111000	01011000	01111000
4	00000100	00100100	01000100	01100100	49	00011001	00111001	01011001	01111001
5	00000101	00100101	01000101	01100101	50	00011010	00111010	01011010	01111010
6	00000110	00100110	01000110	01100110	51	00011011	00111011	01011011	01111011
7	00000111	00100111	01000111	01100111	52	00011100	00111100	01011100	01111100
8	00000100	00100100	01000100	01100100	53	00011101	00111101	01011101	01111101
9	00000101	00100101	01000101	01100101	54	00011110	00111110	01011110	01111110
10	00000110	00100110	01000110	01100110	55	00011111	00111111	01011111	01111111
11	00000111	00100111	01000111	01100111	56	00011100	00111100	01011100	01111100
12	00000100	00100100	01000100	01100100	57	00011101	00111101	01011101	01111101
13	00000101	00100101	01000101	01100101	58	00011110	00111110	01011110	01111110
14	00000110	00100110	01000110	01100110	59	00011111	00111111	01011111	01111111
15	00000111	00100111	01000111	01100111	60	00011100	00111100	01011100	01111100
16	00001000	00101000	01001000	01101000	61	00011110	00111110	01011110	01111110
17	00001001	00101001	01001001	01101001	62	00011111	00111111	01011111	01111111
18	00001010	00101010	01001010	01101010	63	00011111	00111111	01011111	01111111
19	00001011	00101011	01001011	01101011	64	10000000	10100000	11000000	11100000
20	00001100	00101100	01001100	01101100	65	10000001	10100001	11000001	11100001
21	00001101	00101101	01001101	01101101	66	10000010	10100010	11000010	11100010
22	00001110	00101110	01001110	01101110	67	10000011	10100011	11000011	11100011
23	00001111	00101111	01001111	01101111	68	10000010	10100010	11000010	11100010
24	00001100	00101100	01001100	01101100	69	10000011	10100011	11000011	11100011
25	00001101	00101101	01001101	01101101	70	10000010	10100010	11000010	11100010
26	00001110	00101110	01001110	01101110	71	10000011	10100011	11000011	11100011
27	00001111	00101111	01001111	01101111	72	10000100	10100100	11000100	11100100
28	00001100	00101100	01001100	01101100	73	10000101	10100101	11000101	11100101
29	00001101	00101101	01001101	01101101	74	10000110	10100110	11000110	11100110
30	00001110	00101110	01001110	01101110	75	10000111	10100111	11000111	11100111
31	00001111	00101111	01001111	01101111	76	10000100	10100100	11000100	11100100
32	00010000	00110000	01010000	01110000	77	10000101	10100101	11000101	11100101
33	00010001	00110001	01010001	01110001	78	10000110	10100110	11000110	11100110
34	00010010	00110010	01010010	01110010	79	10000111	10100111	11000111	11100111
35	00010011	00110011	01010011	01110011	80	10001000	10100000	11001000	11101000
36	00010100	00110100	01010100	01110100	81	10001001	10100001	11001001	11101001
37	00010101	00110101	01010101	01110101	82	10001010	10100010	11001010	11101010
38	00010110	00110110	01010110	01110110	83	10001011	10100011	11001011	11101011
39	00010111	00110111	01010111	01110111	84	10001100	10101000	11001100	11101100
40	00010100	00110100	01010100	01110100	85	10001101	10101001	11001101	11101101
41	00010101	00110101	01010101	01110101	86	10001110	10101010	11001110	11101110
42	00010110	00110110	01010110	01110110	87	10001111	10101011	11001111	11101111
43	00010111	00110111	01010111	01110111	88	10001100	10101000	11001100	11101100
44	00010110	00110110	01010110	01110110	89	10001101	10101001	11001101	11101101

ROM