


# ECL RAM Products

1990  
DATA  
BOOK



ECL RAM Products

ECL RAMs	<b>1</b>
BiCMOS ECL RAMs	<b>2</b>
Application-Specific ECL BiPolar RAMs	<b>3</b>
Quality and Reliability	<b>4</b>
Ordering Information	<b>5</b>
Sales Information	<b>6</b>
Appendices – Design Information	<b>7</b>





## ***ECL RAM Products***

---

**1990  
Data  
Book**

Fujitsu Limited  
Tokyo, Japan

Fujitsu Microelectronics, Inc.  
San Jose, California, U.S.A.

Fujitsu Mikroelektronik GmbH  
Frankfurt, F.R. Germany

Fujitsu Microelectronics Asia PTE Limited  
Singapore

Copyright© 1990 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc., 3545 North First Street, San Jose, California, U.S.A. 95134-1804; U.S.A.

Printed in the U.S.A.

Edition 1.0

## Contents and Alphanumeric Product List

### ECL RAM Products

---

Introduction — ECL RAM Products .....	vii
---------------------------------------	-----

---

<b>Section 1 – ECL RAMs — <i>At a Glance</i></b> .....	1–1/1–2
--	---------

MBM10422A-5/-7	256 x 4 bits ECL Bipolar RAM .....	1–3
MBM100422A-5/-7	256 x 4 bits ECL Bipolar RAM .....	1–9
MBM10470A-7	4096 x 1 bit ECL Bipolar RAM .....	1–17
MBM100470A-7	4096 x 1 bit ECL Bipolar RAM .....	1–27
MBM10470A-10/-15/-20	4096 x 1 bit ECL Bipolar RAM .....	1–37
MBM100470A-10-15	4096 x 1 bit ECL Bipolar RAM .....	1–47
MBM10A474A-3	1024 x 4 bits ECL Bipolar RAM .....	1–57
MBM101474A-3	1024 x 4 bits ECL Bipolar RAM .....	1–65
MBM10474A-5/-7	1024 x 4 bits ECL Bipolar RAM .....	1–73
MBM100474A-5/-7	1024 x 4 bits ECL Bipolar RAM .....	1–83
MBM10474A-10/-15	1024 x 4 bits ECL Bipolar RAM .....	1–93
MBM100474A-10/-15	1024 x 4 bits ECL Bipolar RAM .....	1–103
MBM10480A-8	16384 x 1 bit ECL Bipolar RAM .....	1–113
MBM100480A-8	16384 x 1 bit ECL Bipolar RAM .....	1–123
MBM10480A-10	16384 x 1 bit ECL Bipolar RAM .....	1–133
MBM100480A-10	16384 x 1 bit ECL Bipolar RAM .....	1–143
MBM10480-15/-25	16384 x 1 bit ECL Bipolar RAM .....	1–153
MBM100480-15/-25	16384 x 1 bit ECL Bipolar RAM .....	1–165
MBM10A484-5	4096 x 4 bits ECL Bipolar RAM .....	1–177
MBM101A484-5	4096 x 4 bits ECL Bipolar RAM .....	1–185
MBM10484A-8	4096 x 4 bits ECL Bipolar RAM .....	1–193
MBM100484A-8	4096 x 4 bits ECL Bipolar RAM .....	1–203
MBM10484A-10	4096 x 4 bits ECL Bipolar RAM .....	1–213
MBM100484A-10	4096 x 4 bits ECL Bipolar RAM .....	1–225
MBM10484-15	4096 x 4 bits ECL Bipolar RAM .....	1–237
MBM100484-15	4096 x 4 bits ECL Bipolar RAM .....	1–245
MBM10490-15/-25	65536 x 1 bit ECL Bipolar RAM .....	1–253
MBM100490-15/-25	65536 x 1 bit ECL Bipolar RAM .....	1–261
MBM10494-7	16384 x 4 bits ECL Bipolar RAM .....	1–269
MBM101494-7/-8	16384 x 4 bits ECL Bipolar RAM .....	1–277

---

## Contents and Alphanumeric Product List (Continued)

### ECL RAM Products

---

<b>Section 2 – BiCMOS ECL RAMs — <i>At a Glance</i></b> .....	2–1
MBM10C490-15                   65536 x 1 bit BiCMOS ECL RAM .....	2–3
MBM100C490-15               65536 x 1 bit BiCMOS ECL RAM .....	2–13
MBM10C494-15               16384 x 4 bits BiCMOS ECL RAM .....	2–23
MBM100C494-15               16384 x 4 bits BiCMOS ECL RAM .....	2–33
MBM10C500-15               262144 x 1 bit BiCMOS ECL RAM .....	2–43
MBM100C500-15               262144 x 1 bit BiCMOS ECL RAM .....	2–53
MBM101C500-15               262144 x 1 bit BiCMOS ECL RAM .....	2–61
MBM100C504-15               65536 x 4 bits BiCMOS ECL RAM .....	2–71

---

<b>Section 3 – Application-Specific ECL Bipolar RAMs — <i>At a Glance</i></b> .....	3–1
MBM10423LL-6                256 x 4 bits ECL Bipolar RAM .....	3–3
MBM100423LL-6               256 x 4 bits ECL Bipolar RAM .....	3–15
MBM10476LL-9               1024 x 4 bits ECL Bipolar Self-timed RAM .....	3–27
MBM10476RR-9               1024 x 4 bits ECL Bipolar Self-timed RAM .....	3–39
MBM10476RL-9               1024 x 4 bits ECL Bipolar Self-timed RAM .....	3–49
MBM100476LL-9               1024 x 4 bits ECL Bipolar Self-timed RAM .....	3–59
MBM100476RR-9               1024 x 4 bits ECL Bipolar Self-timed RAM .....	3–71
MBM100476RL-9               1024 x 4 bits ECL Bipolar Self-timed RAM .....	3–81
MBM10486LL-13               4096 x 4 bits ECL Bipolar Self-timed RAM .....	3–91
MBM10486RR-13               4096 x 4 bits ECL Bipolar Self-timed RAM .....	3–103
MBM10486RL-13               4096 x 4 bits ECL Bipolar Self-timed RAM .....	3–111
MBM100486LL-13               4096 x 4 bits ECL Bipolar Self-timed RAM .....	3–119
MBM100486RR-13               4096 x 4 bits ECL Bipolar Self-timed RAM .....	3–131
MBM100486RL-13               4096 x 4 bits ECL Bipolar Self-timed RAM .....	3–139

---

<b>Section 4 – Quality and Reliability — <i>At a Glance</i></b> .....	4–1
Quality Control at Fujitsu .....	4–3
Quality Control Processes at Fujitsu .....	4–4

---

<b>Section 5 – Ordering Information — <i>At a Glance</i></b> .....	5–1
Product Marking .....	5–3
Ordering Codes (Part Number) .....	5–3
Package Codes .....	5–3

---

## Contents and Alphanumeric Product List (Continued)

### ECL RAM PRODUCTS

---

<b>Section 6 – Sales Information — <i>At a Glance</i></b> .....	6-1
Introduction to Fujitsu .....	6-3
Integrated Circuits Corporate Headquarters – Worldwide .....	6-7
FMI Sales Offices for North and South America .....	6-8
FMI Representatives – USA .....	6-9
FMI Representatives – Canada .....	6-11
FMI Representatives – Mexico .....	6-11
FMI Representatives – Puerto Rico .....	6-11
FMI Distributors – USA .....	6-12
FMI Distributors – Canada .....	6-16
FMG Sales Offices for Europe .....	6-17
FMG Distributors – Europe .....	6-18
FMA Sales Offices for Asia and Australia .....	6-20
FMA Representatives – Asia .....	6-21
FMA Distributors – Asia and Australia .....	6-22

---

<b>Section 7 – Appendices – Design Information — <i>At a Glance</i></b> .....	7-1
Appendix 1. ECL RAMs — <i>Introduction to Emitter-Coupled Logic</i> .....	7-3
Appendix 2. ECL RAMs — <i>PNP Load Cell Design:</i> <i>A Design Strategy to Eliminate Soft Errors</i> .....	7-7
Appendix 3. Application Note: <i>How to Design Efficient ECL Systems</i> .....	7-15

---



## Contents and Alphanumeric Product List (Continued)

### ECL RAM PRODUCTS

---

#### Alphanumeric List of Fujitsu Part Numbers

MBM10422A-5/-7	1-3	MBM100423LL-6	3-15
MBM10423LL-6	3-3	MBM100470A-10/-15	1-47
MBM10470A-7	1-17	MBM100470A-7	1-27
MBM10470A-10/-15/-20	1-37	MBM100474A-5/-7	1-83
MBM10474A-5/-7	1-73	MBM100474A-10/-15	1-103
MBM10474A-10/-15	1-93	MBM100476LL-9	3-59
MBM10A474-3	1-57	MBM100476RL-9	3-81
MBM10476LL-9	3-27	MBM100476RR-9	3-71
MBM10476RL-9	3-49	MBM100480A-8	1-123
MBM10476RR-9	3-39	MBM100480A-10	1-143
MBM10480A-8	1-113	MBM100480-15/-25	1-165
MBM10480A-10	1-133	MBM100484A-10	1-225
MBM10480-15/-25	1-153	MBM100484A-8	1-203
MBM10484-15	1-237	MBM100484-15	1-245
MBM10484A-8	1-193	MBM100486LL-13	3-119
MBM10484A-10	1-213	MBM100486RL-13	3-139
MBM10A484-5	1-177	MBM100486RR-13	1-131
MBM10486LL-13	3-91	MBM100490-15/-25	1-261
MBM10486RL-13	3-111	MBM100C490-15	2-13
MBM10486RR-13	3-103	MBM100C494-15	2-33
MBM10490-15/-25	1-253	MBM100C500-15	2-53
MBM10C490-15	2-3	MBM100C504-15	2-71
MBM10494-7	1-269	MBM101474A-3	1-65
MBM10C494-15	2-23	MBM101494-7/-8	1-277
MBM10C500-15	2-43	MBM101A484-5	1-185
MBM100422A-5/-7	1-9	MBM101C500-15	2-61

---

# Introduction

Page	
ix	Fujitsu's ECL RAM Products



## Fujitsu's ECL RAM Products

---

### Introduction

Fujitsu manufactures a wide range of integrated circuits that includes linear products, microprocessors, telecommunications circuits, ASICs, high-speed ECL logic, power components (consisting of both discrete transistors and transistor arrays), and both static and dynamic RAMs.

The ECL RAM product line offers devices for use in a wide range of applications. These memories are manufactured to meet the high standard of quality and reliability that is found in all Fujitsu products.

This data book includes product information on the following DRAM products:

### ECL and TTL Bipolar RAMs

FMI currently offers fast ECL I/O RAMs ranging in density from 1K to 256K. The pure ECL RAMs are available in the following organizations: 512 x 4 to 16K x 4 and 4K x 1 to 64K x 1. Fujitsu has the fastest pure ECL RAMs available, with speeds as fast as 3 ns, 5 ns, and 7 ns for 4K, 16K, and 64K densities, respectively.

### BICMOS ECL RAMs

Fujitsu offers BiCMOS ECL I/O RAMs in both 64K and 256K densities. The 64K devices are pin compatible with the pure ECL devices and are also offered in 16K x 4 and 64K x 1 organizations. The 256K BiCMOS ECL I/O RAMs have both the x1 and x4 organizations and have a  $T_{AA}$  of 15 ns maximum.

### Application Specific RAMs

To address the increasing system speed of high performance mainframes and minicomputers, Fujitsu is improving access time with process improvements on conventional ECL RAMs. Fujitsu has also addressed timing problems associated with conventional RAMs. Self-timed RAMs (STRAMs) are pipelined memory devices that shrink access times, cut board space and reduce the number of connections between discrete parts.



ECL RAMs — *At a Glance*

Page	Device	Maximum Access Time (ns)	Capacity	Package Options
1-3	MBM10422A-5	5	1024 bits	24-pin Ceramic DIP, FPT
	-7	7	(256w x 4b)	24-pad Ceramic LCC
1-9	MBM100422A-5	5	1024 bits	24-pin Ceramic DIP, FPT
	-7	7	(256w x 4b)	24-pad Ceramic LCC
1-17	MBM10470A-7	7	4096 bits	18-pin Ceramic DIP, FPT
			(4096w x 1b)	18-pad Ceramic LCC
1-27	MBM100470A-7	7	4096 bits	18-pin Ceramic DIP, FPT
			(4096w x 1b)	18-pad Ceramic LCC
1-37	MBM10470A-10	10	4096 bits	18-pin Ceramic DIP, FPT
	-15	15	(4096w x 1b)	18-pad Ceramic LCC
	-20	20		
1-47	MBM100470A-10	10	4096 bits	18-pin Ceramic DIP, FPT
	-15	15	(4096w x 1b)	18-pad Ceramic LCC
1-57	MBM10A474-3	3	4096 bits	24-pin Ceramic DIP, FPT
			(1024w x 4b)	
1-65	MBM101474A-3	3	4096 bits	24-pin Ceramic DIP, FPT
			(1024w x 4b)	
1-73	MBM10474A-5	5	4096 bits	24-pin Ceramic DIP, FPT
	-7	7	(1024w x 4b)	24-pad Ceramic LCC
1-83	MBM100474A-5	5	4096 bits	24-pin Ceramic DIP, FPT
	-7	7	(1024w x 4b)	24-pad Ceramic LCC
1-93	MBM10474A-10	10	4096 bits	24-pin Ceramic DIP, FPT
	-15	15	(1024w x 4b)	24-pad Ceramic LCC
1-103	MBM100474A-10	10	4096 bits	24-pin Ceramic DIP, FPT
	-15	15	(1024w x 4b)	24-pad Ceramic LCC
1-113	MBM10480A-8	8	16384 bits	20-pin Ceramic DIP, FPT
			(16384w x 1b)	20-pad Ceramic LCC
1-123	MBM100480A-8	8	16384 bits	20-pin Ceramic DIP, FPT
			(16384w x 1b)	20-pad Ceramic LCC
1-133	MBM10480A-10	10	16384 bits	20-pin Ceramic DIP, FPT
			(16384w x 1b)	20-pad Ceramic LCC
1-143	MBM100480A-10	10	16384 bits	20-pin Ceramic Di, FPTP
			(16384w x 1b)	20-pad Ceramic LCC
1-153	MBM10480-15	15	16384 bits	20-pin Ceramic DIP, FPT
	-25	25	(16384w x 1b)	20-pad Ceramic LCC
1-165	MBM100480-15	15	16384 bits	20-pin Ceramic DIP, FPT
	-25	25	(16384w x 1b)	20-pad Ceramic LCC
1-177	MBM10A484-5	5	16384 bits	28-pin Ceramic DIP, FPT
			(4096w x 4b)	
1-185	MBM101A484-5	5	16384 bits	28-pin Ceramic DIP, FPT
			(4096w x 4b)	

ECL RAMS — *At a Glance* (Continued)

Page	Device	Maximum Access Time (ns)	Capacity	Package Options
1-193	MBM10484A-8	8	16384 bits (4096w x 4b)	28-pin Ceramic DIP, FPT 28-pad Ceramic LCC
1-203	MBM100484A-8	8	16384 bits (4096w x 4b)	28-pin Ceramic DIP, FPT 28-pad Ceramic LCC
1-213	MBM10484A-10	10	16384 bits (4096w x 4b)	28-pin Ceramic DIP, FPT 28-pad Ceramic LCC
1-225	MBM100484A-10	10	16384 bits (4096w x 4b)	28-pin Ceramic DIP, FPT 28-pad Ceramic LCC
1-237	MBM10484-15	15	16384 bits (4096w x 4b)	28-pin Ceramic DIP, FPT
1-245	MBM100484-15	15	16384 bits (4096w x 4b)	28-pin Ceramic DIP, FPT
1-253	MBM10490-15 -25	15 25	65536 bits (65536w x 1b)	22-pin Ceramic DIP, FPT
1-261	MBM100490-15 -25	15 25	65536 bits (65536w x 1b)	22-pin Ceramic DIP, FPT
1-269	MBM10494-7 -8	7 8	65536 bits (16384w x 4b)	28-pin Ceramic DIP, FPT
1-277	MBM101494-7 -8	7 8	65536 bits (16384w x 4b)	28-pin Ceramic DIP, FPT

# FUJITSU

## ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

### MBM 10422A-5 MBM 10422A-7

April 1986  
Edition 3.0

### 1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10422A is fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10422A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.



Operation for the MBM 10422A is specified over a temperature range of from 0° to 75°C (T<sub>A</sub> for DIP, T<sub>C</sub> for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10 K-series ECL families.

- 256 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time: 5 ns max. (MBM 10422A-5)  
7 ns max. (MBM 10422A-7)
- Block select access time: 3 ns max. (MBM 10422A-5)  
4 ns max. (MBM 10422A-7)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.7 mW/bit typ.
- DOPOS and IOP-II processing
- Pin compatible with the F10422

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>A</sub> for DIP	-55 to +125	°C
	T <sub>C</sub> for Flat Package and LCC	-55 to +125	
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



1



## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM 10422A-5			MBM 10422A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			5		5	7	ns
Block Select Access Time	$t_{AB}$			3		2.5	4	ns
Block Select Recovery Time	$t_{RB}$			3		2.5	4	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 10422A-5			MBM 10422A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	3.5			5			ns
Write Disable Time	$t_{WS}$			3.5			4	ns
Write Recovery Time	$t_{WR}$			3.5			8	ns
Address Set Up Time	$t_{SA}$	0.5			1			ns
Block Select Set Up Time	$t_{SB}$	0.5			1			ns
Data Set Up Time	$t_{SD}$	0.5			1			ns
Address Hold Time	$t_{HA}$	1.0			1			ns
Block Select Hold Time	$t_{HB}$	1.0			1			ns
Data Hold Time	$t_{HD}$	1.0			1			ns

**1**




**RISE TIME and FALL TIME**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

## TYPICAL CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 9 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**




## PACKAGE DIMENSIONS

CERAMIC DIP (: -CZ)




**1**

CERAMIC FPT (: -ZF)




# PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)




LCC-24C-F02

## PAD CONFIGURATION



### 24-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER (CASE No.: LCC-24C-F02)



\*Shape of Pin 1 index: Subject to change without notice

Dimensions in inches (millimeters)

# FUJITSU

## ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM 100422A-5**  
**MBM 100422A-7**

April 1987  
Edition 3.0

### 1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100422A is fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM 100422A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 100422A is specified over a temperature range of from 0° to 85°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.


- 256 words x 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K-series ECL families
- Address access time: 5 ns max. (MBM 100422A-5)  
7 ns max. (MBM 100422A-7)
- Block select access time: 3 ns max. (MBM 100422A-5)  
4 ns max. (MBM 100422A-7)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.7mW/bit
- DOPOS and IOP-II processing.
- Pin compatible with the F100422.

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature Under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC		
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1





CERAMIC PACKAGE  
DIP-24C-05



CERAMIC PACKAGE  
FPT-24C-02

LCC-24C-F02: See Page 8

#### PIN ASSIGNMENT




\* $V_{CC}$  grounded

LCC PAD CONFIGURATION: See Page 8

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

1

Fig. 1 – MBM 100422A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
BS	WE	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	D <sub>OUT</sub>	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100422A is fully decoded 1024-bit read/write random access memory organized as 256 words by 4 bits. Memory cell selection is achieved by means of a 8-bit address designated A<sub>0</sub> through A<sub>7</sub>. The active low Block Select (BS) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{BS}$  held low, the data at D<sub>IN</sub> is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{BS}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Value			Unit	Ambient Temperature for DIP Case Temperature for Flat Package and LCC
		Min	Typ	Max		
Supply Voltage	V	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V$ , Output Load =  $50\Omega$  to  $-2.0V$ ,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, Air flow  $\geq 2.5$  m/s,  $T_C = 0^\circ C$  to  $85^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu A$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu A$
$\overline{BS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu A$
Power Supply Current (All Inputs and Outputs Open)	$I_{EE}$	-200			mA

## CAPACITANCE

Parameter	Symbol	MBM 100422A-5			MBM 100422A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Input Pin Capacitance	$C_{IN}$			6			5	pF
Output Pin Capacitance	$C_{OUT}$			7			8	pF

**1**







**MBM 100422A-5**  
**MBM 100422A-7**

## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, Air flow  $\geq 2.5$  m/s,  $T_C = 0^\circ C$  to  $85^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
(including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM 100422A-5			MBM 100422A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$	1.5		5			7	ns
Block Select Access Time	$t_{AB}$	0.5		3			4	ns
Block Select Recovery Time	$t_{RB}$	0.5		3			4	ns

### READ CYCLE TIMING DIAGRAMS









**MBM 100422A-5**  
**MBM 100422A-7**

## TYPICAL CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 9 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**




# PACKAGE DIMENSIONS

CERAMIC DIP (: -CZ)



1

CERAMIC FPT (: -ZF)








**MBM 100422A-5**  
**MBM 100422A-7**

# PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)

**1**



# FUJITSU

## ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

### MBM10470A-7

August 1988  
Edition 1.0

### 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10470A is a fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM10470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM10470A is specified over a temperature range of from 0°C to 75°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 4096 words x 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time :7 ns max.
- Chip select access time :3.5 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation :0.22 mW/bit (typ.)
- DOPOS and IOP-II processing
- Pin compatible with the F10470


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





CERAMIC PACKAGE  
DIP-18C-C01



CERAMIC PACKAGE  
FPT-18C-C01

LCC-18C-F01 See Page 10

#### PIN ASSIGNMENT




\* $V_{CC}$  grounded

LCC PAD CONFIGURATION: See Page 10

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

Fig. 1 — MBM10470A BLOCK DIAGRAM



TRUTH TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	H	X	$D_{OUT}$	Read

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated  $A_0$  through  $A_{11}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75°C

1

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load =  $50\Omega$  and  $30pF$  to  $-2.0V$ ,  $T_A = 0^\circ C$  to  $75^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $75^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A/T_C$
Output High Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0 °C 25 °C 75 °C
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0 °C 25 °C 75 °C
Output High Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OHC}$	-1020 -980 -920			mV	0 °C 25 °C 75 °C
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OLC}$			-1645 -1630 -1605	mV	0 °C 25 °C 75 °C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0 °C 25 °C 75 °C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0 °C 25 °C 75 °C
Input High Current ( $V_{IN} = V_{IH}$ max )	$I_{IH}$			-220	$\mu A$	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL}$ min )	$I_{IL}$	-50			$\mu A$	0°C to 75°C
CS Input Low Current ( $V_{IN} = V_{IL}$ min )	$I_{IL}$	0.5		170	$\mu A$	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-200			mA	0°C to 75°C

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF



## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $75^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $75^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC TEST CONDITION




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM10470A-7			Unit
		Min	Typ	Max	
Address Access Time	$t_{AA}$			7	ns
Chip Select Access Time	$t_{AC}$			3.5	ns
Chip Select Recovery Time	$t_{RC}$			3.5	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM10470A-7			Unit
		Min	Typ	Max	
Write Pulse Width	$t_{WW}$	7			ns
Write Disable Time	$t_{WS}$			3.5	ns
Write Recovery Time	$t_{WR}$			8	ns
Address Set Up Time	$t_{SA}$	1			ns
Chip Select Set Up Time	$t_{SC}$	0			ns
Data Set Up Time	$t_{SD}$	0			ns
Address Hold Time	$t_{HA}$	1			ns
Chip Select Hold Time	$t_{HC}$	0			ns
Data Hold Time	$t_{HD}$	0			ns

**WRITE CYCLE TIMING DIAGRAMS**



**RISE TIME and FALL TIME**

Parameter	Symbol	MBM10470A-7			Unit
		Min	Typ	Max	
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

## TYPICAL PERFORMANCE CHARACTERISTICS

FIG. 3 - OUTPUT HIGH VOLTAGE VS AMBIENT TEMPERATURE




FIG. 4 - OUTPUT HIGH VOLTAGE VS SUPPLY VOLTAGE




FIG. 5 - OUTPUT LOW VOLTAGE VS AMBIENT TEMPERATURE




FIG. 6 - OUTPUT LOW VOLTAGE VS SUPPLY VOLTAGE





FIG. 7 - SUPPLY CURRENT VS AMBIENT TEMPERATURE



# TYPICAL PERFORMANCE CHARACTERISTICS

FIG. 8 - ADDRESS ACCESS TIME VS AMBIENT TEMPERATURE




FIG. 9 - ADDRESS ACCESS TIME VS SUPPLY VOLTAGE




FIG. 10 - WRITE PULSE WIDTH VS AMBIENT TEMPERATURE





FIG. 11 - WRITE PULSE WIDTH VS SUPPLY VOLTAGE




1




MBM10470A-7

# PACKAGE DIMENSIONS

1




## PACKAGE DIMENSIONS (continued)



1


## PACKAGE DIMENSIONS (continued)

1




LCC-18C-F01

### PAD CONFIGURATION



### 18-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER

(CASE No.: LCC-18C-F01)



\* Shape of Pin 1 index: Subject to change without notice

Dimension in inches and (millimeters)



# ECL 4096-BIT BIPOlar RANDOM ACCESS MEMORY

## MBM100470A-7

August 1988  
Edition 1.0

### 4096-BIT BIPOlar ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100470A is a fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100470A is specified over a temperature range of from 0°C to 85°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.

- 4096 words x 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K-series ECL families
- Address access time :7 ns max.
- Chip select access time :3.5 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation :0.19 mW/bit (typ.)
- DOPOS and IOP-II processing
- Pin compatible with the F100470


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.



#### PIN ASSIGNMENT




1



1

Fig. 1 — MBM100470A BLOCK DIAGRAM



TRUTH TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	H	X	$D_{OUT}$	Read

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM100470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated  $A_0$  through  $A_{11}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V$ , Output Load = 50Ω and 30pF to -2.0V,  $T_A = 0°C$  to 85°C for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0°C$  to 85°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	μA
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			μA
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	μA
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-200			mA

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

1

## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ C$  to  $85^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note: All timing measurements referenced to 50% input levels.


### READ CYCLE

Parameter	Symbol	MBM100470A-7			Unit
		Min	Typ	Max	
Address Access Time	$t_{AA}$			7	ns
Chip Select Access Time	$t_{AC}$			3.5	ns
Chip Select Recovery Time	$t_{RC}$			3.5	ns

### READ CYCLE TIMING DIAGRAMS



WRITE CYCLE					
Parameter	Symbol	MBM100470A-7			Unit
		Min	Typ	Max	
Write Pulse Width	$t_{WW}$	7			ns
Write Disable Time	$t_{WS}$			3.5	ns
Write Recovery Time	$t_{WR}$			8	ns
Address Set Up Time	$t_{SA}$	1			ns
Chip Select Set Up Time	$t_{SC}$	0			ns
Data Set Up Time	$t_{SD}$	0			ns
Address Hold Time	$t_{HA}$	1			ns
Chip Select Hold Time	$t_{HC}$	0			ns
Data Hold Time	$t_{HD}$	0			ns



RISE TIME and FALL TIME					
Parameter	Symbol	MBM100470A-7			Unit
		Min	Typ	Max	
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

## TYPICAL PERFORMANCE CHARACTERISTICS

1

FIG. 3 - OUTPUT HIGH VOLTAGE VS AMBIENT TEMPERATURE




FIG. 4 - OUTPUT HIGH VOLTAGE VS SUPPLY VOLTAGE




FIG. 5 - OUTPUT LOW VOLTAGE VS AMBIENT TEMPERATURE




FIG. 6 - OUTPUT LOW VOLTAGE VS SUPPLY VOLTAGE





FIG. 7 - SUPPLY CURRENT VS AMBIENT TEMPERATURE



# TYPICAL PERFORMANCE CHARACTERISTICS

FIG. 8 - ADDRESS ACCESS TIME VS AMBIENT TEMPERATURE




FIG. 9 - ADDRESS ACCESS TIME VS SUPPLY VOLTAGE




FIG. 10 - WRITE PULSE WIDTH VS AMBIENT TEMPERATURE






FIG. 11 - WRITE PULSE WIDTH VS SUPPLY VOLTAGE



1



## PACKAGE DIMENSIONS (continued)




1




**PACKAGE DIMENSIONS (continued)**

**1**




LCC-18C-F01

**PAD CONFIGURATION**



**18-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-18C-F01)**



\*Shape of Pin 1 index: Subject to change without notice

Dimension in inches and (millimeters)

© FUJITSU LIMITED 1987 C18009S-2C

# FUJITSU

## ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

MBM 10470A-10  
MBM 10470A-15  
MBM 10470A-20

July 1984  
Edition 2.0

### 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10470A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM 10470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.



Operation for the MBM 10470A is specified over a temperature range of from 0° to 75°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 4096 words x 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time: 10 nsec. max. (MBM 10470A-10)  
15 nsec. max. (MBM 10470A-15)  
20 nsec. max. (MBM 10470A-20)
- Chip select access time: 6 nsec. max. (MBM 10470A-10)  
8 nsec. max. (MBM 10470A-15)  
15 nsec. max. (MBM 10470A-20)
- Open emitter output for ease of memory expansion
- Low power dissipation: 0.22mW/bit
- DOPOS and IOP-II processing
- Pin compatible with the F10470

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature Under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.




Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

1



**MBM 10470A-10**  
**MBM 10470A-15**  
**MBM 10470A-20**

Fig. 1 – MBM 10470A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
CS	WE	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	D <sub>OUT</sub>	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated A<sub>0</sub> through A<sub>11</sub>. The active low Chip Select ( $\overline{\text{CS}}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{\text{WE}}$ ) input. With  $\overline{\text{WE}}$  and  $\overline{\text{CS}}$

held low, the data at D<sub>IN</sub> is written into the addressed location. To read,  $\overline{\text{WE}}$  is held high, while  $\overline{\text{CS}}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load = 50Ω and 30pF to -2.0V,  $T_A = 0^\circ C$  to 75°C for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to 75°C for Flat Package and LCC unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A/T_C$
Output High Voltage ( $V_{IN} = V_{IH \max}$ or $V_{IL \min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH \max}$ or $V_{IL \min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage ( $V_{IN} = V_{IH \min}$ or $V_{IL \max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH \min}$ or $V_{IL \max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current ( $V_{IN} = V_{IH \max}$ )	$I_{IH}$			-220	μA	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL \min}$ )	$I_{IL}$	-50			μA	0°C to 75°C
CS Input Low Current ( $V_{IN} = V_{IL \min}$ )	$I_{IL}$	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-200			mA	0°C to 75°C

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

**1**





**MBM 10470A-10**  
**MBM 10470A-15**  
**MBM 10470A-20**

## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $75^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $75^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

## READ CYCLE

Parameter	Symbol	MBM 10470A-10			MBM 10470A-15			MBM 10470A-20			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			10			15			20	ns
Chip Select Access Time	$t_{AC}$			6			8			15	ns
Chip Select Recovery Time	$t_{RC}$			6			8			15	ns


## READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 10470A-10			MBM 10470A-15			MBM 10470A-20			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	12			15			15			ns
Write Disable Time	$t_{WS}$			6			8			15	ns
Write Recovery Time	$t_{WR}$			10			10			15	ns
Address Set Up Time	$t_{SA}$	1			1			3			ns
Chip Select Set Up Time	$t_{SC}$	1			1			2			ns
Data Set Up Time	$t_{SD}$	1			1			2			ns
Address Hold Time	$t_{HA}$	2			2			2			ns
Chip Select Hold Time	$t_{HC}$	2			2			2			ns
Data Hold Time	$t_{HD}$	2			2			2			ns

**1**



**RISE TIME and FALL TIME**


Parameter	Symbol	MBM 10470A-10			MBM 10470A-15			MBM 10470A-20			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Output Rise Time	$t_r$		1.5			1.5			1.5		ns
Output Fall Time	$t_f$		1.5			1.5			1.5		ns



**MBM 10470A-10**  
**MBM 10470A-15**  
**MBM 10470A-20**


## TYPICAL CHARACTERISTICS CURVES

**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




$T_A$ , AMBIENT TEMPERATURE (°C) for DIP

**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




$T_A$ , AMBIENT TEMPERATURE (°C) for DIP

**Fig. 5 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




$V_{EE}$ , SUPPLY VOLTAGE (V)

**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**



$V_{EE}$ , SUPPLY VOLTAGE (V)


**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




$T_A$ , AMBIENT TEMPERATURE (°C) for DIP




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**



**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



**Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




1






MBM 10470A-10  
MBM 10470A-15  
MBM 10470A-20

## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS






**1**



MBM 10470A-10  
 MBM 10470A-15  
 MBM 10470A-20

# PACKAGE DIMENSIONS

1



# FUJITSU

## ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM 100470A-10**  
**MBM 100470A-15**

July 1984  
Edition 2.0

### 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100470A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM 100470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM 100470A is specified over a temperature range of from 0° to 85°C (T<sub>A</sub> for DIP, T<sub>C</sub> for Flat Package and LCC). It also features 18-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.


- 4096 words x 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin.
- Fully compatible with industry-standard 100K-series ECL families
- Address access time: 10 nsec.max. (MBM 100470A-10)  
15 nsec.max. (MBM 100470A-15)
- Chip select access time: 6 nsec.max. (MBM 100470A-10)  
8 nsec.max. (MBM 100470A-15)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.19mW/bit
- DOPOS and IOP-II processing
- Pin compatible with the F100470

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>A</sub> for DIP	-55 to +125	°C
	T <sub>C</sub> for Flat Package and LCC	-55 to +125	
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

1





**CERAMIC PACKAGE  
DIP-18C-C01**



**CERAMIC PACKAGE  
FPT-18C-C01**

LCC-18C-F01 : See Page 10

#### PIN ASSIGNMENT




\*V<sub>CC</sub> grounded  
LCC PAD CONFIGURATION : See Page 10

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

**1**

Fig. 1 – MBM 100470A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{OUT}$	READ

H = High Voltage Level  
L = Low Voltage Level  
X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100470A is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated  $A_0$  through  $A_{11}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$

held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V$ , Output Load = 50Ω and 30pF to -2.0V,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $85^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	μA
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			μA
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	μA
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-200			mA

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

1

### AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $85^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM 100470A-10			MBM 100470A-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			10			15	ns
Chip Select Access Time	$t_{AC}$			6			8	ns
Chip Select Recovery Time	$t_{RC}$			6			8	ns

### READ CYCLE TIMING DIAGRAMS






**WRITE CYCLE**

Parameter	Symbol	MBM 100470A-10			MBM 100470A-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	12			15			ns
Write Disable Time	$t_{WS}$			6			8	ns
Write Recovery Time	$t_{WR}$			12			12	ns
Address Set Up Time	$t_{SA}$	1			1			ns
Chip Select Set Up Time	$t_{SC}$	1			1			ns
Data Set Up Time	$t_{SD}$	1			1			ns
Address Hold Time	$t_{HA}$	2			2			ns
Chip Select Hold Time	$t_{HC}$	2			2			ns
Data Hold Time	$t_{HD}$	2			2			ns

1




**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns




## TYPICAL CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 5 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**



**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**




**Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**



1






# PACKAGE DIMENSIONS



1

**PACKAGE DIMENSIONS**

**1**



# MBM10A474-3

## 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10A474 is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM10A474 offers extremely small cell size, realized through those of Fujitsu's patented DOPOS (Doped Polysilicon), as well as ESPER (Emitter-base Self aligned structure with Polysilicon Electrodes and Resistors.) processing.

Operation for the MBM10A474 is specified over a case temperature range of from 0°C to 55°C (Tc). It also features 24-pin DIP, Flat Package or LCC. It is fully compatible with Industry standard 10K-ECK families.


- 1024 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Address access time : 3ns
- Chip select access time : 2ns
- Power dissipation : 1560mW max
- Open emitter output for ease of memory expansion
- DOPOS and ESPER processing

### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Parameter	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -6.0	V
Input Voltage	VIN	+0.5 to -2.0	V
Output Current (DC, Output High)	IOUT	-30	mA
Case Temperature under Bias	TC	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY





CERAMIC PACKAGE  
DIP-24C-C05



CERAMIC PACKAGE  
FPT-24C-C02

LCC-24C-F02 : See Page 8


### PIN ASSIGNMENT



LCC Pad Configuration : See Page 8

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM10A474 BLOCK DIAGRAM



TRUTH TABLE

INPUT		DIN	OUTPUT	MODE
CS	WE			
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DOUT	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10A474 is fully decoded read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable (WE) input. With WE and CS held low, the data at DIN

is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (TC)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 55°C

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 55°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	TC
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 55°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 55°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1020 -980 -920			mV	0°C 25°C 55°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1645 -1630 -1605	mV	0°C 25°C 55°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 55°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 55°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 55°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 55°C
$\overline{CS}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA	0°C to 55°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-330			mA	0°C to 55°C

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4.0		pF
Output Pin Capacitance	C <sub>OUT</sub>		5.0		pF



1



# AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 55°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load : RL = 50Ω  
 CL = 30pF  
 (including jig and stray capacitance)

Note : All timing measurements referenced to 50% input levels.

## READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	t <sub>AA</sub>			3.0	ns
Chip Select Access Time	t <sub>AC</sub>			2.0	ns
Chip Select Recovery Time	t <sub>RC</sub>			2.0	ns

Fig. 3 - READ CYCLE TIMING DIAGRAM



WRITE CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	5.0			ns
Write Disable Time	$t_{WS}$			2.0	ns
Write Recovery Time	$t_{WR}$			4.0	ns
Address Set Up Time	$t_{SA}$	0.5			ns
Chip Select Set Up Time	$t_{SC}$	0.0			ns
Data Set Up Time	$t_{SD}$	0.0			ns
Address Hold Time	$t_{HA}$	0.5			ns
Chip Select Hold Time	$t_{HC}$	0.5			ns
Data Hold Time	$t_{HD}$	0.5			ns




READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

# PACKAGE DIMENSIONS




1




1


1



**PIN ASSIGNMENT**



**24-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-24C-F02)**



\* Shape of PIN NO. 1 INDEX: Subject to change without notice.

© 1988 FUJITSU LIMITED C24007S-5C

Dimensions in inches  
(millimeters)

# MBM101474A-3

## 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM101474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 1024 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM101474A offers extremely small cell size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as ESPER (Emitter-base Self aligned structure with Polysilicon Electrodes and Resistors.) processing.

Operation for the MBM101474A is specified over a case temperature range of from 0°C to 55°C (T<sub>C</sub>). It also features 24-pin DIP, FlatPackage or LCC. It is fully compatible with Industry standard 100K-ECK families.

- 1024 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time : 3ns
- Chip select access time : 2ns
- Power dissipation : 1560mW max
- Open emitter output for ease of memory expansion
- DOPOS and ESPER processing

### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -6.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to -2.0	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**PRELIMINARY**

**CERAMIC PACKAGE  
DIP-24C-C05**

**CERAMIC PACKAGE  
FPT-24C-C02**

LCC-24C-F02 : See Page 8

### PIN ASSIGNMENT


DI2	1	24	DI1
DI3	2	23	CS
DI4	3	22	WE
DO1	4	21	A9
DO2	5	20	A8
VCC	6	19	A7
VCC	7	18	VEE
DO3	8	17	NC
DO4	9	16	A6
A0	10	15	A5
A1	11	14	A4
A2	12	13	A3

V<sub>CC</sub> grounded

LCC Pad Configuration : See Page 8

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM101474A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	DIN		
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DO <sub>OUT</sub>	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM101474A is fully decoded read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at DIN

is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to DO<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (TC)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 55°C

## DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TC = 0°C to 55°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
$\overline{CS}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-330			mA

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4.0		pF
Output Pin Capacitance	C <sub>OUT</sub>		5.0		pF


1




# AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 55°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS



Output Load : RL = 50Ω  
 CL = 30pF  
 (including jig and stray capacitance)




Note : All timing measurements referenced to 50% input levels.

## READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	t <sub>AA</sub>			3.0	ns
Chip Select Access Time	t <sub>AC</sub>			2.0	ns
Chip Select Recovery Time	t <sub>RC</sub>			2.0	ns

Fig. 3 - READ CYCLE TIMING DIAGRAM



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	5.0			ns
Write Disable Time	$t_{WS}$			2.0	ns
Write Recovery Time	$t_{WR}$			4.0	ns
Address Set Up Time	$t_{SA}$	0.5			ns
Chip Select Set Up Time	$t_{SC}$	0.0			ns
Data Set Up Time	$t_{SD}$	0.0			ns
Address Hold Time	$t_{HA}$	0.5			ns
Chip Select Hold Time	$t_{HC}$	0.5			ns
Data Hold Time	$t_{HD}$	0.5			ns




**READ CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

# PACKAGE DIMENSIONS


24-LEAD CERAMIC (CERDIP) DUAL IN-LINE PACKAGE  
(CASE No.: DIP-24C-C05)



Dimensions in inches (millimeters)


©1988 FUJITSU LIMITED, D24020S-3C

1




1


LCC-24C-F02



PIN ASSIGNMENT



24-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-24C-F02)



\* Shape of PIN NO. 1 INDEX: Subject to change without notice.

© 1988 FUJITSU LIMITED C24007S-5C

Dimensions in inches  
(millimeters)

# FUJITSU

## ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM 10474A-5**  
**MBM 10474A-7**

June 1987  
Edition 1.0

### 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as U-Fox (U-groove isolation with thick field oxide) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 10474A is specified over a temperature range of from 0° to 75°C (T<sub>A</sub> for DIP, T<sub>C</sub> for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10 K-series ECL families.

- 1024 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time: 5 ns max. (MBM 10474A-5)  
7 ns max. (MBM 10474A-7)
- Chip select access time: 3 ns max. (MBM 10474A-5)  
5 ns max. (MBM 10474A-7)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.33 mW/bit typ. (MBM 10474A-5)  
0.24 mW/bit typ. (MBM 10474A-7)
- DOPOS and U-Fox processing
- Pin compatible with the F10474


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>A</sub> for DIP	-55 to +125	°C
	T <sub>C</sub> for Flat Package and LCC	-55 to +125	
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





**CERAMIC PACKAGE  
DIP-24C-C05**



**CERAMIC PACKAGE  
FPT-24C-C02**

LCC-24C-F02: See page 10


#### PIN ASSIGNMENT



V<sub>CC</sub> grounded  
LCC PAD CONFIGURATION : See page 10

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

Fig. 1 – MBM 10474A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{OUT}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10474A is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated  $A_0$  through  $A_9$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0° C to 75° C

1

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -5.2$  V, Output Load = 50  $\Omega$  to -2.0 V,  $T_A = 0^\circ$  C to 75° C for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ$  C to 75° C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A$
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0° C 25° C 75° C
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0° C 25° C 75° C
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0° C 25° C 75° C
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0° C 25° C 75° C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0° C 25° C 75° C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0° C 25° C 75° C
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu$ A	0° C to 75° C
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu$ A	0° C to 75° C
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu$ A	0° C to 75° C
Power Supply Current (All Inputs and Outputs Open)	$I_{EE}$	MBM 10474A-5		-300	mA	0° C to 75° C
		MBM 10474A-7		-220		

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	5	pF
Output Pin Capacitance	$C_{OUT}$		5	6	pF



## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 – AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM 10474A-5			MBM 10474A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$	1.2		5	1.2		7	ns
Chip Select Access Time	$t_{AC}$	0.5		3	0.5		5	ns
Chip Select Recovery Time	$t_{RC}$	0.5		3	0.5		5	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 10474A-5			MBM 10474A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	8			5			ns
Write Disable Time	$t_{WS}$	0.3		3	0.3		6.5	ns
Write Recovery Time	$t_{WR}$	0.5		7	0.5		8	ns
Address Set Up Time	$t_{SA}$	1			1			ns
Chip Select Set Up Time	$t_{SC}$	0			0			ns
Data Set Up Time	$t_{SD}$	0			0			ns
Address Hold Time	$t_{HA}$	1			1			ns
Chip Select Hold Time	$t_{HC}$	1			1			ns
Data Hold Time	$t_{HD}$	1			1			ns

**1**



**RISE TIME and FALL TIME**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns




## CHARACTERISTICS CURVES

1


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**







**Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE**






1

## PACKAGE DIMENSIONS



1




# PACKAGE DIMENSIONS



1

## PACKAGE DIMENSIONS

1





# ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM 100474A-5**  
**MBM 100474A-7**

June 1987  
Edition 1.0

## 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as U-Fox (U-groove isolation with thick field oxide) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 100474A is specified over a temperature range of from 0° to 85°C (T<sub>A</sub> for DIP, T<sub>C</sub> for Flat Package and LCC). It also features 24-pin DIP, Flat package, or LCC. It is fully compatible with industry-standard 100 K-series ECL families.

- 1024 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families
- Address access time: 5 ns max. (MBM 100474A-5)  
7 ns max. (MBM 100474A-7)
- Chip select access time: 3 ns max. (MBM 100474A-5)  
5 ns max. (MBM 100474A-7)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.28 mW/bit typ. (MBM 100474A-5)  
0.20 mW/bit typ. (MBM 100474A-7)
- DOPOS and U-Fox processing
- Pin compatible with the F100474


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>A</sub> for DIP	-55 to +125	°C
	T <sub>C</sub> for Flat Package and LCC	-55 to +125	
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





**CERAMIC PACKAGE  
DIP-24C-C05**



**CERAMIC PACKAGE  
FPT-24C-C02**

LCC-24C-F02: See page 10

### PIN ASSIGNMENT




V<sub>CC</sub> grounded  
LCC PAD CONFIGURATION : See page 10

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



**1**

Fig. 1 – MBM 100474A BLOCK DIAGRAM



**TRUTH TABLE**

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{OUT}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

**FUNCTIONAL DESCRIPTION**

The Fujitsu MBM 100474A is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designed A<sub>0</sub> through A<sub>9</sub>. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC.
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

1

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -4.5$  V, Output Load = 50Ω to -2.0 V,  $T_A = 0^\circ\text{C}$  to 85°C for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to 85°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	μA
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			μA
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	μA
Power Supply Current (All inputs and Outputs Open)	MBM 100474A-5	$I_{EE}$		-300	mA
	MBM 100474A-7			-220	



## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	5	pF
Output Pin Capacitance	$C_{OUT}$		5	6	pF

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -4.5\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 – AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

## READ CYCLE

Parameter	Symbol	MBM 100474A-5			MBM 100474A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$	1.2		5	1.2		7	ns
Chip Select Access Time	$t_{AC}$	0.5		3	0.5		5	ns
Chip Select Recovery Time	$t_{RC}$	0.5		3	0.5		5	ns


## READ CYCLE TIMING DIAGRAMS



WRITE CYCLE

Parameter	Symbol	MBM 100474A-5			MBM 100474A-7			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	8			5			ns
Write Disable Time	$t_{WS}$	0.3		3	0.3		6.5	ns
Write Recovery Time	$t_{WR}$	0.5		7	0.5		8	ns
Address Set Up Time	$t_{SA}$	1			1			ns
Chip Select Set Up Time	$t_{SC}$	0			0			ns
Data Set Up Time	$t_{SD}$	0			0			ns
Address Hold Time	$t_{HA}$	1			1			ns
Chip Select Hold Time	$t_{HC}$	1			1			ns
Data Hold Time	$t_{HD}$	1			1			ns

1



RISE TIME and FALL TIME

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

1

Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE




Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE




Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE







Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE




**Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 9 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



1

## PACKAGE DIMENSIONS


(Suffix: -CZ)



1

# PACKAGE DIMENSIONS

(Suffix: -ZF)






1



# PACKAGE DIMENSIONS

(Suffix: -TV)

**1**



# FUJITSU

## ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

### MBM 10474A-10 MBM 10474A-15

August 1985  
Edition 2.0

#### 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM 10474A is specified over a temperature range of from 0° to 75°C (T<sub>A</sub> for DIP, T<sub>C</sub> for Flat Package and LCC). It also features 24-pin DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10 K-series ECL families.


- 1024 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time: 10 ns max. (MBM 10474A-10)  
15 ns max. (MBM 10474A-15)
- Chip select access time: 6 ns max. (MBM 10474A-10)  
8 ns max. (MBM 10474A-15)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.26 mW/bit typ. (MBM 10474A-10)  
0.20 mW/bit typ. (MBM 10474A-15)
- DOPOS and IOP-II processing
- Pin compatible with the F10474

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>A</sub> for DIP	-55 to +125	°C
	T <sub>C</sub> for Flat Package and LCC	-55 to +125	
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

1





CERAMIC PACKAGE  
DIP-24C-05



CERAMIC PACKAGE  
FPT-24C-02

LCC-24C-F02: See page 10


#### PIN ASSIGNMENT



V<sub>CC</sub> grounded  
LCC PAD CONFIGURATION: See page 10

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

Fig. 1 – MBM 10474A BLOCK DIAGRAM



TRUTH TABLE

CS	INPUT		OUTPUT	MODE
	WE	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	D <sub>OUT</sub>	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10474A is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A<sub>0</sub> through A<sub>9</sub>. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at D<sub>IN</sub> is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0° C to 75° C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -5.2$  V, Output Load =  $50\ \Omega$  to  $-2.0$  V,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A$
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0° C 25° C 75° C
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0° C 25° C 75° C
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0° C 25° C 75° C
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0° C 25° C 75° C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0° C 25° C 75° C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0° C 25° C 75° C
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$	0° C to 75° C
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$	0° C to 75° C
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$	0° C to 75° C
Power Supply Current (All Inputs and Outputs Open)	MBM 10474A-10 MBM 10474A-15	$I_{EE}$	-230		mA	0° C to 75° C
			-200			

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	5	pF
Output Pin Capacitance	$C_{OUT}$		6	8	pF

1

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 – AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM 10474A-10			MBM 10474A-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$	2	7	10	3	10	15	ns
Chip Select Access Time	$t_{AC}$	1.5	3	6	2	4	8	ns
Chip Select Recovery Time	$t_{RC}$	1.5	3	6	2	4	8	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 10474A-10			MBM 10474A-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	12			15			ns
Write Disable Time	$t_{WS}$			6			8	ns
Write Recovery Time	$t_{WR}$			10			15	ns
Address Set Up Time	$t_{SA}$	2			2			ns
Chip Select Set Up Time	$t_{SC}$	1			2			ns
Data Set Up Time	$t_{SD}$	1			2			ns
Address Hold Time	$t_{HA}$	1			3			ns
Chip Select Hold Time	$t_{HC}$	1			2			ns
Data Hold Time	$t_{HD}$	1			2			ns

**1**




**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	1		3.5	ns
Output Fall Time	$t_f$	1		3.5	ns


## CHARACTERISTICS CURVES

**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

**Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP


**Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 9 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**



**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



1







**FUJITSU MBM 10474A-10**  
**MBM 10474A-15**

## PACKAGE DIMENSIONS

24-LEAD CERAMIC (CERDIP) DUAL IN-LINE PACKAGE  
(CASE No.: DIP-24C-C05)






# PACKAGE DIMENSIONS



1

**PACKAGE DIMENSIONS**

**1**





# ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM 100474A-10**  
**MBM 100474A-15**

August 1985  
Edition 2.0

## 4096-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100474A is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100474A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100474A is specified over a temperature range of from 0° to 85°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 24-pin DIP, Flat package, or LCC. It is fully compatible with industry-standard 100 K-series ECL families.

- 1024 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families
- Address access time: 10 ns max. (MBM 100474A-10)  
15 ns max. (MBM 100474A-15)
- Chip select access time: 6 ns max. (MBM 100474A-10)  
8 ns max. (MBM 100474A-15)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.22 mW/bit typ. (MBM 100474A-10)  
0.20 mW/bit typ. (MBM 100474A-15)
- DOPOS and IOP-II processing
- Pin compatible with the F 100474


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





**CERAMIC PACKAGE  
DIP-24C-C05**



**CERAMIC PACKAGE  
FPT-24C-C02**

LCC-24C-F02: See page 10


### PIN ASSIGNMENT



$V_{CC}$  grounded  
LCC PAD CONFIGURATION : See page 10

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

Fig. 1 – MBM 100474A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{OUT}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100474A is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designed  $A_0$  through  $A_9$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC.
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

1

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -4.5$  V, Output Load =  $50\Omega$  to  $-2.0$  V,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$
$\overline{\text{CS}}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$
Power Supply Current (All inputs and Outputs Open)	MBM 100474A-10	$I_{EE}$		-230	mA
	MBM 100474A-15			-200	



## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	5	pF
Output Pin Capacitance	$C_{OUT}$		6	8	pF

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -4.5\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 – AC TEST CONDITIONS



$t_r = t_f = 2.5\text{ ns typ}$


Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

## READ CYCLE

Parameter	Symbol	MBM 100474A-10			MBM 100474A-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$	2	7	10	3	10	15	ns
Chip Select Access Time	$t_{AC}$	1.5	3	6	2	4	8	ns
Chip Select Recovery Time	$t_{RC}$	1.5	3	6	2	4	8	ns


## READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 100474A-10			MBM 100474A-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	12			15			ns
Write Disable Time	$t_{WS}$			6			8	ns
Write Recovery Time	$t_{WR}$			10			15	ns
Address Set Up Time	$t_{SA}$	2			2			ns
Chip Select Set Up Time	$t_{SC}$	1			2			ns
Data Set Up Time	$t_{SD}$	1			2			ns
Address Hold Time	$t_{HA}$	1			3			ns
Chip Select Hold Time	$t_{HC}$	1			2			ns
Data Hold Time	$t_{HD}$	1			2			ns

**1**



**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	1		3.5	ns
Output Fall Time	$t_f$	1		3.5	ns



## CHARACTERISTICS CURVES

1

Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE




Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE




Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE







Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE




**Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 9 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



**PACKAGE DIMENSIONS**


(Suffix: -CZ)

**1**



# PACKAGE DIMENSIONS

(Suffix: -ZF)






1

## PACKAGE DIMENSIONS

(Suffix: -TV)

1





# ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

## MBM10480A-8

May 1988  
Edition 1.0


### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage compensation for improved noise margin.


The MBM10480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM10480A is specified over a temperature range of 0°C to 55°C (TA for DIP, Tc for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 16384 words x 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time: 8 ns max.  
Chip select access time: 4 ns max.
- Power dissipation: 0.07 mW/bit typ
- Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing




CERAMIC PACKAGE  
DIP-20C-C03



CERAMIC PACKAGE  
FPT-20C-C01  
LCC-20C-F01: See Page 10

### PIN ASSIGNMENTS



LCC PAD CONFIGURATION: See Page 10

### ABSOLUTE MAXIMUM RATINGS

(see NOTE)


Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

**1**

**Fig. 1 — MBM10480A BLOCK DIAGRAM**



## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10480A is a fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated  $A_0$  through  $A_{13}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 55°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load =  $50\Omega$  and  $30pF$  to  $-2.0V$ ,  $T_A = 0^\circ C$  to  $55^\circ C$  for DIP, Airflow  $\geq 2.5$  m/s,  $TC=0^\circ C$  to  $55^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A/T_C$
Output High Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OH}$	-1000 -960 -925	—	-840 -810 -760	mV	0°C 25°C 55°C
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OL}$	-1870 -1850 -1830	—	-1665 -1650 -1625	mV	0°C 25°C 55°C
Output High Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OHC}$	-1020 -980 -945	—	—	mV	0°C 25°C 55°C
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OLC}$	—	—	-1645 -1630 -1605	mV	0°C 25°C 55°C
Input High voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1070	—	-840 -810 -760	mV	0°C 25°C 55°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1840	—	-1490 -1475 -1460	mV	0°C 25°C 55°C
Input High Current ( $V_{IN}=V_{IH}$ max)	$I_{IH}$	—	—	220	$\mu A$	0°C to 55°C
Input Low Current ( $V_{IN}=V_{IL}$ min)	$I_{IL}$	-50	—	90	$\mu A$	0°C to 55°C
CS Input Low Current ( $V_{IN}=V_{IL}$ min )	$I_{IL}$	0.5	—	170	$\mu A$	0°C to 55°C
Power Supply Current (All Inputs and Outputs Open)	$I_{EE}$	-260	—	—	mA	0°C to 55°C

## CAPACITANCE


Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$	—	4	—	pF
Output Pin Capacitance	$C_{OUT}$	—	6	—	pF




## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load =  $50\Omega$  and  $30pF$  and  $-2.0V$ ,  $T_A = 0^\circ C$  to  $55^\circ C$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ C$  to  $55^\circ C$  for Flat Package and LCC, unless otherwise noted.)


1



Parameter	Symbol	MBM10480A-10			Unit
		Min	Typ	Max	
<b>READ CYCLE</b>					
Address Access Time	$t_{AA}$	2	—	8	ns
Chip Select Access Time	$t_{AC}$	1	—	4	ns
Chip Select Recovery Time	$t_{RC}$	1	—	4	ns



Parameter	Symbol	MBM10480A-10			Unit
		Min	Typ	Max	
<b>WRITE CYCLE</b>					
Write Pulse Width	$t_{WW}$	10	—	—	ns
Write Disable Time	$t_{WS}$	—	—	4	ns
Write Recovery Time	$t_{WR}$	—	—	11	ns
Address Set Up Time	$t_{SA}$	2	—	—	ns
Chip Select Set Up Time	$t_{SC}$	2	—	—	ns
Data Set Up Time	$t_{SD}$	2	—	—	ns
Address Hold Time	$t_{HA}$	1	—	—	ns
Chip Select Hold Time	$t_{HC}$	1	—	—	ns
Data Hold Time	$t_{HD}$	1	—	—	ns




Parameter	Symbol	Min	Typ	Max	Unit
<b>RISE TIME and FALL TIME</b>					
Output Rise Time	$t_r$	—	2	—	ns
Output Fall Time	$t_f$	—	2	—	ns


## TYPICAL PERFORMANCE CHARACTERISTICS

1


**Fig. 3 — OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 — OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**



**Fig. 5 — OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 — OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**TYPICAL PERFORMANCE CHARACTERISTICS (Continued)**


**Fig. 7 — SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 8 — SUPPLY CURRENT vs SUPPLY VOLTAGE**



**Fig. 9 — ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**



**Fig. 10 — ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**1**



### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

1

Fig. 11 — WRITE PULSE WIDTH vs AMBIENT TEMPERATURE







Fig. 12 — WRITE PULSE WIDTH vs SUPPLY VOLTAGE



# PACKAGE DIMENSIONS





1





**PACKAGE DIMENSIONS (Continued)**

**1**



**20-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIERS  
(CASE No.: LCC-20C-F01)**



\*Shape of PIN NO. 1 INDEX: Subject to change without notice.

Dimension in inches (millimeters)

C20003S-1C

# FUJITSU

## ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

### MBM100480A-8

May 1988  
Edition 1.0

### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) Processing.



Operation for the MBM100480A is specified over a temperature range of from 0°C to 65°C (TA for DIP, Tc for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.

- 16384 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K series ECL families
- Address access time: 8 ns max.  
Chip select access time: 4 ns max.
- Power dissipation: 0.06 mW/bit (typ.)
- Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C


**NOTE:** Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.



Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



Fig. 1 — MBM100480A BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

The Fujitsu MBM100480A is fully decoded 16384 bit read/write random access memory organized as 16384 words by 1 bit. Memory cell selection is achieved by means of a 14-bit address designated A0 through A13. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 65°C

## DC CHARACTERISTICS

(VCC=0V, VEE=-4.5V, Output Load=50Ω and 30pF to -2.0V, TA=0°C to 65°C for DIP, Airflow<sub>≥</sub> 2.5m/s, TC=0°C to 5°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	VOH	-1025	—	-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	VOL	-1810	—	-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	VOHC	-1035	—	—	mV
Output Low Voltage (VIN = VIH min or VIL max)	VOLC	—	—	-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165	—	-880	
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810	—	-1475	
Input High Current (VIN = VIH max)	I <sub>IH</sub>	—	—	220	μA
Input Low Current (VIN = VIL min)	I <sub>IL</sub>	—	—	90	μA
CS Input Low Current (VIN = VIL min)	I <sub>IL</sub>	0.5	—	170	μA
Power Supply Current (All Inputs and Output Open)	I <sub>EE</sub>	-260	—	—	mA


## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	—	4	—	pF
Output Pin Capacitance	C <sub>OUT</sub>	—	6	—	pF

## AC CHARACTERISTICS


(VCC=0V, VEE=-4.5V ±5%, Output Load=50Ω to -2.0V and 30 pF to GND, TA=0°C to 65°C for DIP, Airflow  $\geq$  2.5m/s, TC=0°C to 65°C for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC Test Conditions




Parameter	Symbol	MBM100480A-8			Unit
		Min	Typ	Max	
<b>READ CYCLE</b>					
Address Access Time	$t_{AA}$	2	—	8	ns
Chip Select Access Time	$t_{AC}$	1	—	4	ns
Chip Select Recovery Time	$t_{RC}$	1	—	4	ns

### READ CYCLE TIMING DIAGRAMS



Parameter	Symbol	MBM100480A-8			Unit
		Min	Typ	Max	
<b>WRITE CYCLE</b>					
Write Pulse Width	$t_{WW}$	10	—	—	ns
Write Disable Time	$t_{WS}$	—	—	4	ns
Write Recovery Time	$t_{WR}$	—	—	11	ns
Address Set Up Time	$t_{SA}$	2	—	—	ns
Chip Select Set Up Time	$t_{SC}$	2	—	—	ns
Data Set Up Time	$t_{SD}$	2	—	—	ns
Address Hold Time	$t_{HA}$	1	—	—	ns
Chip Select Hold Time	$t_{HC}$	1	—	—	ns
Data Hold Time	$t_{HD}$	1	—	—	ns




Parameter	Symbol	Min	Typ	Max	Unit
<b>RISE TIME and FALL TIME</b>					
Output Rise Time	$t_r$	—	2	—	ns
Output Fall Time	$t_f$	—	2	—	ns

## TYPICAL PERFORMANCE CHARACTERISTICS


1

**Fig. 3 — OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




T<sub>A</sub> AMBIENT TEMPERATURE (°C) FOR DIP

**Fig. 4 — OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




V<sub>EE'</sub> SUPPLY VOLTAGE (V)

**Fig. 5 — OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**



T<sub>A</sub> AMBIENT TEMPERATURE (°C) FOR DIP


**Fig. 6 — OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**



V<sub>EE'</sub> SUPPLY VOLTAGE (V)


**TYPICAL PERFORMANCE CHARACTERISTICS (Continued)**

**Fig. 7 — SUPPLY CURRENT vs AMBIENT TEMPERATURE**




TA' AMBIENT TEMPERATURE (°C) FOR DIP

**Fig. 8 — SUPPLY CURRENT vs SUPPLY VOLTAGE**




V<sub>EE</sub>' SUPPLY VOLTAGE (V)

**Fig. 9 — ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**



TA' AMBIENT TEMPERATURE (°C) DIP

**Fig. 10 — ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**




V<sub>EE</sub>' SUPPLY VOLTAGE (V)

**1**


**TYPICAL PERFORMANCE CHARACTERISTICS (Continued)**

**1**


**Fig. 11 — WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 12 — WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



## PACKAGE DIMENSIONS




1






**PACKAGE DIMENSIONS (Continued)**

**1**





**LCC-20C-F01**

**PAD CONFIGURATION**



**20-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-20C-F01)**



\* Shape of PIN NO.1 INDEX: Subject to change without notice.

Dimension in inches (millimeters)

C20003S-1C



# ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

## MBM10480A-10

May 1988  
Edition 1.0


### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM10480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage compensation for improved noise margin.


The MBM10480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM10480A is specified over a temperature range of 0°C to 55°C (TA for DIP, Tc for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with Industry-standard 10K-series ECL families.

- 16384 words x 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time: 10 ns max.  
Chip select access time: 4 ns max.
- Power dissipation: 0.07 mW/bit typ
- Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing




CERAMIC PACKAGE  
DIP-20C-C03



CERAMIC PACKAGE  
FPT-20C-C01  
LCC-20C-F01: See Page 10

#### PIN ASSIGNMENTS



LCC Pad Configuration: See Page 10

#### ABSOLUTE MAXIMUM RATINGS

(see NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>c</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

Fig. 1 — MBM10480A BLOCK DIAGRAM



TRUTH TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	H	X	$D_{OUT}$	Read

Notes:  
 H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't Care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM10480A is a fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated  $A_0$  through  $A_{13}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data in  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-or connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -5.2$  V, Output Load = 50  $\Omega$  and 30 pF to  $-2.0$  V,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

1

Parameter	Symbol	Min	Typ	Max	Unit	$T_A/T_C$
Output High Voltage $V_{IN} = V_{IH \text{ max}}$ or $V_{IL \text{ min}}$	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage $V_{IN} = V_{IH \text{ max}}$ or $V_{IL \text{ min}}$	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage $V_{IN} = V_{IH \text{ min}}$ or $V_{IL \text{ max}}$	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage $V_{IN} = V_{IH \text{ min}}$ or $V_{IL \text{ max}}$	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 75°C
Inout High Voltage (Guarenteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Inout Low Voltage (Guarenteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current ( $V_{IN} = V_{IH \text{ max}}$ )	$I_{IH}$			220	$\mu\text{A}$	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL \text{ min}}$ )	$I_{IL}$	-50			$\mu\text{A}$	0°C to 75°C
$\overline{\text{CS}}$ Input Low Current ( $V_{IN} = V_{IL \text{ min}}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-220			mV	0°C to 75°C



## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC Test Conditions




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (Including jig and stray capacitance)

Note: All timing measurements referenced to 50% input levels.


### READ CYCLE

Parameter	Symbol	MBM10480A-10			Unit
		Min	Typ	Max	
Address Access Time	$t_{AA}$	2		10	ns
Chip Select Access Time	$t_{AC}$	1		5	ns
Chip Select Recovery Time	$t_{RC}$	1		5	ns

### READ CYCLE TIMING DIAGRAMS




WRITE CYCLE					
Parameter	Symbol	MBM10480A-10			Unit
		Min	Typ	Max	
Write Pulse Width	$t_{WW}$	10			ns
Write Disable Time	$t_{WS}$			5	ns
Write Recovery Time	$t_{WR}$			11	ns
Address Set Up Time	$t_{SA}$	2			ns
Chip Select Set Up Time	$t_{SC}$	2			ns
Data Set Up Time	$t_{SD}$	2			ns
Address Hold Time	$t_{HA}$	1			ns
Chip Select Hold Time	$t_{HC}$	1			ns
Data Hold Time	$t_{HD}$	1			ns




RISE TIME and FALL TIME					
Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2		ns
Output Fall Time	$t_f$		2		ns

## TYPICAL PERFORMANCE CHARACTERISTICS


**Fig. 3 - Output High Voltage vs Ambient Temperature**




**Fig. 4 - Output High Voltage vs Supply Voltage**




**Fig. 5 - Output Low Voltage vs Ambient Temperature**




**Fig. 6 - Output Low Voltage vs Supply Voltage**



**Fig. 7 - Supply Current vs Ambient Temperature**




**Fig. 8 - Supply Current vs Supply Voltage**




## TYPICAL PERFORMANCE CHARACTERISTICS


**Fig. 9 - Address Access Time vs Ambient Temperature**




**Fig. 10 - Address Access Time vs Supply Voltage**



**Fig. 11 - Write Pulse Width vs Ambient Temperature**



**Fig. 12 - Write Pulse Width vs Supply Voltage**



1






MBM10480A-10


# PACKAGE DIMENSIONS

1



# PACKAGE DIMENSIONS (continued)

20-LEAD CERAMIC AXIAL FLAT PACKAGE  
(CASE No.: FPT-20C-C01)



1

Dimensions in  
inches (millimeters)

F20004S-2C





# ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

## MBM100480A-10

May 1988  
Edition 1.0

### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM100480A is a fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100480A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) Processing.


Operation for the MBM100480A is specified over a temperature range of from 0°C to 65°C (TA for DIP, TC for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 100K-series ECL families.

- 16384 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K series ECL families
- Address access time: 8 ns max.  
Chip select access time: 4 ns max.
- Power dissipation: 0.06 mW/bit (typ.)
- Open emitter output for ease of memory expansion
- DOPOS and IOP-II processing


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-20C-C03



CERAMIC PACKAGE  
FPT-20C-C01

LCC-20C-F01: See Page 10

#### PIN ASSIGNMENTS




LCC Pad Configuration: See Page 10

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

1

1

Fig. 1 — MBM100480A BLOCK DIAGRAM



TRUTH TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	H	X	$D_{OUT}$	Read

Notes:

- H = High Voltage Level
- L = Low Voltage Level
- X = Don't Care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM100480A is fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated  $A_0$  through  $A_{13}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -4.5$  V, Output Load = 50  $\Omega$  and 30 pF to  $-2.0$  V,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-220			mA



## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -4.5\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 — AC Test Conditions




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

Note: All timing measurements referenced to 50% input levels.


### READ CYCLE

Parameter	Symbol	MBM100480A-10			Unit
		Min	Typ	Max	
Address Access Time	$t_{AA}$	2		10	ns
Chip Select Access Time	$t_{AC}$	1		5	ns
Chip Select Recovery Time	$t_{RC}$	1		5	ns

### READ CYCLE TIMING DIAGRAMS



WRITE CYCLE					
Parameter	Symbol	MBM100480A-10			Unit
		Min	Typ	Max	
Write Pulse Width	$t_{WW}$	10			ns
Write Disable Time	$t_{WS}$			5	ns
Write Recovery Time	$t_{WR}$			11	ns
Address Set Up Time	$t_{SA}$	2			ns
Chip Select Set Up Time	$t_{SC}$	2			ns
Data Set Up Time	$t_{SD}$	2			ns
Address Hold Time	$t_{HA}$	1			ns
Chip Select Hold Time	$t_{HC}$	1			ns
Data Hold Time	$t_{HD}$	1			ns

**WRITE CYCLE TIMING DIAGRAMS**


RISE TIME and FALL TIME					
Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2		ns
Output Fall Time	$t_f$		2		ns



## TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 3 - Output High Voltage vs Ambient Temperature




Fig. 4 - Output High Voltage vs Supply Voltage




Fig. 5 - Output Low Voltage vs Ambient Temperature




Fig. 6 - Output Low Voltage vs Supply Voltage




Fig. 7 - Supply Current vs Ambient Temperature






Fig. 8 - Supply Current vs Supply Voltage




# TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 9 - Address Access Time vs Ambient Temperature




$T_A$ , Ambient Temperature (°C) for DIP

Fig. 10 - Address Access Time vs Supply Voltage




$V_{EE}$ , Supply Voltage (V)

Fig. 11 - Write Pulse Width vs Ambient Temperature



$T_A$ , Ambient Temperature (°C) for DIP

Fig. 12 - Write Pulse Width vs Supply Voltage




$V_{EE}$ , Supply Voltage (V)

1


# PACKAGE DIMENSIONS

1



# PACKAGE DIMENSIONS (continued)

20-LEAD CERAMIC AXIAL FLAT PACKAGE  
(CASE No.: FPT-20C-C01)




1

Dimensions in inches (millimeters)


F20004S-2C

1





LCC-20C-F01

**PAD CONFIGURATION**



**20-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-20C-F01)**

\* PIN No. 1 INDEX



\*Shape of PIN NO.1 INDEX: Subject to change without notice.

Dimension in  
Inches (millimeters)

C20003S-1C

# FUJITSU

## ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM 10480-15**  
**MBM 10480-25**

September 1984  
Edition 3.0

### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10480 is fully decoded 16384-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM 10480 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 10480 is specified over a temperature range of from 0°C to 75°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 20-pin Ceramic DIP, Flat Package, or LCC. It is fully compatible with industry-standard 10K-series ECL families.

- 16384 words x 1 bit organization
- On-chip voltage compensation for improved noise margin.
- Fully compatible with industry-standard 10K-series ECL families
- Address access time : 15 ns max. (MBM 10480-15)  
: 25 ns max. (MBM 10480-25)
- Chip select access time : 8 ns max. (MBM 10480-15)  
: 10 ns max. (MBM 10480-25)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.05 mW/bit
- DOPOS and IOP-II
- Pin compatible with the F10480


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.





**CERAMIC PACKAGE  
DIP-20C-C03**



**CERAMIC PACKAGE  
FPT-20C-C01  
LCC-20C-F01: See Page 11**

#### PIN ASSIGNMENT



\* $V_{CC}$  grounded


LCC PAD CONFIGURATION: See Page 11

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

1

1

Fig. 1 – MBM 10480 BLOCK DIAGRAM



**TRUTH TABLE**

INPUT			OUTPUT	MODE
CS	WE	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	D <sub>OUT</sub>	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

**FUNCTIONAL DESCRIPTION**

The Fujitsu MBM 10480 is fully decoded 16384 bit read/write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated A<sub>0</sub> through A<sub>13</sub>. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data in D<sub>IN</sub> is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-or connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75°C

**1**

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load = 50Ω and 30pF to -2.0V,  $T_A = 0°C$  to 75°C for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0°C$  to 75°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A/T_C$
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	μA	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			μA	0°C to 75°C
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	MBM 10480-15 MBM 10480-25	$I_{EE}$	-220 -200		mA	0°C to 75°C

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		5		pF
Output Pin Capacitance	$C_{OUT}$		6		pF



## AC CHARACTERISTICS

( $V_{CC}=0V$ ,  $V_{EE}=-5.2V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A=0^\circ C$  to  $75^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C=0^\circ C$  to  $75^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including spce and jig)

NOTE: All timing measurements referenced to 50% input levels.

## READ CYCLE

Parameter	Symbol	MBM 10480-15			MBM 10480-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			15			25	ns
Chip Select Access Time	$t_{AC}$			8			10	ns
Chip Select Recovery Time	$t_{RC}$			8			10	ns


## READ CYCLE TIMING DIAGRAMS



WRITE CYCLE

Parameter	Symbol	MBM 10480-15			MBM 10480-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	15			25			ns
Write Disable Time	$t_{WS}$			8			10	ns
Write Recovery Time	$t_{WR}$			18			20	ns
Address Set Up Time	$t_{SA}$	2			5			ns
Chip Select Set Up Time	$t_{SC}$	2			5			ns
Data Set Up Time	$t_{SD}$	2			5			ns
Address Hold Time	$t_{HA}$	3			5			ns
Chip Select Hold Time	$t_{HC}$	3			5			ns
Data Hold Time	$t_{HD}$	3			5			ns

1



RISE TIME and FALL TIME

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		3		ns
Output Fall Time	$t_f$		3		ns



## CHARACTERISTICS CURVES

Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE




Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE




Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE




Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE




Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE











Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE





**1**

Fig.15 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE






Fig. 16 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE







## PACKAGE DIMENSIONS


1



# PACKAGE DIMENSIONS



1






**1**



**1**

Fig. 1 – MBM 100480 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
CS	WE	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	D <sub>OUT</sub>	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100480 is fully decoded 16384 bit/ write random access memory organized as 16384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated A<sub>0</sub> through A<sub>13</sub>. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of

the active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at D<sub>IN</sub> is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V$ , Output Load =  $50\Omega$  and 30pF to  $-2.0V$ ,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $85^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu A$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu A$
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu A$
Power Supply Current (All Inputs and Output Open)	MBM 100480-15	$I_{EE}$		-220	mA
	MBM 100480-25			-200	

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		5		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

**1**

## AC CHARACTERISTICS

( $V_{CC}=0V$ ,  $V_{EE}=-4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A=0^\circ C$  to  $85^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C=0^\circ C$  to  $85^\circ C$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 – AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including scope and jig)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM 100480-15			MBM 100480-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			15			25	ns
Chip Select Access Time	$t_{AC}$			8			10	ns
Chip Select Recovery Time	$t_{RC}$			8			10	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 100480-15			MBM 100480-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	15			25			ns
Write Disable Time	$t_{WS}$			8			10	ns
Write Recovery Time	$t_{WR}$			18			20	ns
Address Set Up Time	$t_{SA}$	2			5			ns
Chip Select Set Up Time	$t_{SC}$	2			5			ns
Data Set Up Time	$t_{SD}$	2			5			ns
Address Hold Time	$t_{HA}$	3			5			ns
Chip Select Hold Time	$t_{HC}$	3			5			ns
Data Hold Time	$t_{HD}$	3			5			ns

**1**



**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		3		ns
Output Fall Time	$t_f$		3		ns

# CHARACTERISTICS CURVES

Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE




Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE




Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE




Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE




Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE




Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE






Fig.9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

Fig.10 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

Fig.11 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE




V<sub>EE</sub>, SUPPLY VOLTAGE (V)

Fig.12 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE




V<sub>EE</sub>, SUPPLY VOLTAGE (V)

Fig.13 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE



T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

Fig.14 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE



T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

1







**MBM 100480-15**  
**MBM 100480-25**

**1**


**Fig.15 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



**Fig.16 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



### PACKAGE DIMENSIONS




1





**FUJITSU** MBM 100480-15  
MBM 100480-25

## PACKAGE DIMENSIONS




1

### PACKAGE DIMENSIONS



1



**1**

# MBM10A484-5

## 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10A484 is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM10A484 offers extremely small cell size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as ESPER (Emitter-base Self aligned structure with Polysilicon Electrodes and Resistors.) processing.

Operation for the MBM10A484 is specified over a case temperature range of from 0°C to 55°C (T<sub>c</sub>). It also features 28-pin DIP or Flat Package, and is fully compatible with Industry standard 10K-ECL families.


- 4096 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Address access time : 5ns
- Chip select access time 3ns
- Power dissipation : 1820mW max
- Open emitter output for ease of memory expansion
- DOPOS and ESPER processing

### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -6.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to -2.0	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY



**CERAMIC PACKAGE  
DIP-28C-A06**



**CERAMIC PACKAGE  
FPT-28C-C03**

**PIN ASSIGNMENT  
(TOP VIEW)**


DI1 □ 1 DI2 □ 2 DI3 □ 3 DI4 □ 4 DO1 □ 5 DO2 □ 6 * VCC □ 7 * VCC □ 8 DO3 □ 9 DO4 □ 10 A0 □ 11 A1 □ 12 A2 □ 13 A3 □ 14	28 □ CS 27 □ WE 26 □ NC 25 □ NC 24 □ A11 23 □ A10 22 □ A9 21 □ VEE 20 □ NC 19 □ A8 18 □ A7 17 □ A6 16 □ A5 15 □ A4
---	---

\* V cc grounded

1

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 – MBM10A484 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
CS	WE	DIN		
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DOUT	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10A484 is fully decoded read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designated A0 through A11. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable (WE) input. With WE and CS held low, the data at DIN

is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (TC)
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 55°C

## DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TC = 0°C to 55°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	TC
Output High Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 55°C
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 55°C
Output High Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 55°C
Output Low Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 55°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 55°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 55°C
Input High Current ( $V_{IN} = V_{IH}$ max)	$I_{IH}$			220	μA	0°C to 55°C
Input Low Current ( $V_{IN} = V_{IL}$ min)	$I_{IL}$	-50			μA	0°C to 55°C
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL}$ min)	$I_{IL}$	0.5		170	μA	0°C to 55°C
Power Supply Current (All Inputs and All Outputs Open)	$I_{EE}$	-350			mA	0°C to 55°C

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF



1



# AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 55°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note : All timing measurements referenced to 50% input levels.

## READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	1.0		5.0	ns
Chip Select Access Time	$t_{AC}$	1.0		3.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		3.0	ns

Fig. 3 - READ CYCLE TIMING DIAGRAM



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	7.0			ns
Write Disable Time	$t_{WS}$			3.0	ns
Write Recovery Time	$t_{WR}$			6.0	ns
Address Set Up Time	$t_{SA}$	1.0			ns
Chip Select Set Up Time	$t_{SC}$	1.0			ns
Data Set Up Time	$t_{SD}$	1.0			ns
Address Hold Time	$t_{HA}$	1.0			ns
Chip Select Hold Time	$t_{HC}$	1.0			ns
Data Hold Time	$t_{HD}$	1.0			ns




**RISING TIME and FALL TIME**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

# PACKAGE DIMENSIONS

(Suffix : -C)



(Suffix : -ZF)



1

**1**

# MBM101A484-5

## 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM101A484 is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 4096 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM101A484 offers extremely small cell size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as ESPER (Emitter-base Self aligned structure with Polysilicon Electrodes and Resistors.) processing.


Operation for the MBM101A484 is specified over a case temperature range of from 0°C to 55°C (Tc). It also features 28-pin DIP or Flat Package, and is fully compatible with industry standard 100K-ECL families.

- 4096 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time : 5ns
- Chip select access time 3ns
- Power dissipation : 1820mW max
- Open emitter output for ease of memory expansion
- DOPOS and ESPER processing

### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -6.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to -2.0	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C


**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



1

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM101A484 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	DIN		
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DOUT	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM101A484 is fully decoded read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designated A0 through A11. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at DIN

is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

**GUARANTEED OPERATING CONDITIONS**

(Referenced to Vcc)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (TC)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 55°C

**DC CHARACTERISTICS**(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 55°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
$\overline{\text{CS}}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-350			mA

**CAPACITANCE**

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF



**1**



# AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V±5%, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 55°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note : All timing measurements referenced to 50% input levels.

## READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	1.0		5.0	ns
Chip Select Access Time	$t_{AC}$	1.0		3.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		3.0	ns

Fig. 3 - READ CYCLE TIMING DIAGRAM



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	7.0			ns
Write Disable Time	$t_{WS}$			3.0	ns
Write Recovery Time	$t_{WR}$			6.0	ns
Address Set Up Time	$t_{SA}$	1.0			ns
Chip Select Set Up Time	$t_{SC}$	1.0			ns
Data Set Up Time	$t_{SD}$	1.0			ns
Address Hold Time	$t_{HA}$	1.0			ns
Chip Select Hold Time	$t_{HC}$	1.0			ns
Data Hold Time	$t_{HD}$	1.0			ns




**RISING TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns


# PACKAGE DIMENSIONS

(Suffix : -C)



(Suffix : -ZF)

28-LEAD CERAMIC (CERDIP) FLAT PACKAGE  
(CASE No.: FPT-28C-C03)



1

**1**



# ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

## MBM10484A-8

August 1988  
Edition 2.0

### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 10484A is specified over a temperature range of from 0°C to 55°C ( $T_A$  for DIP  $T_C$  for Flat Package and LCC). It also features 28-pin ceramic DIP, Flat package, or LCC and is fully compatible with industry-standard 10K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time: 8 ns max.
- Chip select access time: 4 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.10 mW/bit typ.
- DOPOS and IOP-II processing


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-28C-A06



CERAMIC PACKAGE  
FPT-28C-C03

LCC-28C-F02: See Page 10

#### PIN ASSIGNMENT




LCC PAD CONFIGURATION: See Page 10

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

Fig. 1 – MBM 10484A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE1/WE2}$	$D_{IN}$		
H	X	X	L	DISABLED
L	*L	H	L	WRITE "H"
L	*L	L	L	WRITE "L"
L	*H	X	$D_{OUT}$	READ

\*L = Both  $\overline{WE1}$  and  $\overline{WE2}$  are low.  
 \*H = Either  $\overline{WE1}$  or  $\overline{WE2}$  is high.  
 H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM10484A is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A<sub>0</sub> through A<sub>11</sub>. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE1/WE2}$ ) inputs. With both  $\overline{WE1/WE2}$  and

$\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read, either  $\overline{WE1}$  or  $\overline{WE2}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 55°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -5.2$  V, Output Load = 50  $\Omega$  to -2.0 V,  $T_A = 0^\circ\text{C}$  to 55°C for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to 55°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A/T_C$
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 55°C
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 55°C
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 55°C
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 55°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 55°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 55°C
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$	0°C to 55°C
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$	0°C to 55°C
$\overline{\text{CS}}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$	0°C to 55°C
Power Supply Current (All Inputs and Outputs Open)	$I_{EE}$	-330			mA	0°C to 55°C

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$			4	pF
Output Pin Capacitance	$C_{OUT}$			6	pF



**1**



## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $55^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $55^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$			8	ns
Chip Select Access Time	$t_{AC}$			4	ns
Chip Select Recovery Time	$t_{RC}$			4	ns


### READ CYCLE TIMING DIAGRAMS



WRITE CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{ww}$	10			ns
Write Disable Time	$t_{ws}$			4	ns
Write Recovery Time	$t_{wr}$			11	ns
Address Set Up Time	$t_{sa}$	2			ns
Chip Select Set Up Time	$t_{sc}$	2			ns
Data Set Up Time	$t_{sd}$	2			ns
Address Hold Time	$t_{ha}$	1			ns
Chip Select Hold Time	$t_{hc}$	1			ns
Data Hold Time	$t_{hd}$	1			ns

1




RISE TIME and FALL TIME


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

# CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**



**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**



**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**



**Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE




Fig. 10 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE




Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE






Fig. 12 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE



1

**PACKAGE DIMENSIONS**

**28-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE  
(CASE No.: DIP-28C-A06)**




© 1987 FUJITSU LIMITED D28016S-2C

Dimensions in inches and (millimeters)

**1**




## PACKAGE DIMENSIONS



1

**PACKAGE DIMENSIONS**

**1**





# ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

## MBM100484A-8

August 1988  
Edition 2.0

### 16384-BIT BIPPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100484A is specified over a temperature range of from 0°C to 65°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 28-pin DIP or Flat package and LCC, and is fully compatible with industry-standard 100K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families
- Address access time: 8 ns max.
- Chip select access time: 4 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation: 0.091 mW/bit typ.
- DOPOS and IOP-II processing


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-28C-A06



CERAMIC PACKAGE  
FPT-28C-C03

LCC-28C-F02: See Page 10

#### PIN ASSIGNMENT



LCC PAD CONFIGURATION: See Page 10


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1



**1**

Fig. 1 – MBM 100484A BLOCK DIAGRAM



TRUTH TABLE

CS	INPUT		OUTPUT	MODE
	WE1/WE2	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	*L	H	L	WRITE "H"
L	*L	L	L	WRITE "L"
L	*H	X	D <sub>OUT</sub>	READ

\*L = Both WE1 and WE2 are low.

\*H = Either WE1 or WE2 is high.

H = High Voltage Level

L = Low Voltage Level

X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100484A is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A<sub>0</sub> through A<sub>11</sub>. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable (WE1/WE2) inputs. With both WE1/WE2 and

CS held low, the data at D<sub>IN</sub> is written into the addressed location. To read, either WE1 or WE2 is held high, while CS is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambinet Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 65°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -4.5$  V, Output Load = 50  $\Omega$  to -2.0 V,  $T_A = 0^\circ\text{C}$  to 65°C for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to 65°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$
$\overline{\text{CS}}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-330			mA

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$			4	pF
Output Pin Capacitance	$C_{OUT}$			6	pF

1

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -4.5\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $65^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $65^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$			8	ns
Chip Select Access Time	$t_{AC}$			4	ns
Chip Select Recovery Time	$t_{RC}$			4	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10			ns
Write Disable Time	$t_{WS}$			4	ns
Write Recovery Time	$t_{WR}$			11	ns
Address Set Up Time	$t_{SA}$	2			ns
Chip Select Set Up Time	$t_{SC}$	2			ns
Data Set Up Time	$t_{SD}$	2			ns
Address Hold Time	$t_{HA}$	1			ns
Chip Select Hold Time	$t_{HC}$	1			ns
Data Hold Time	$t_{HD}$	1			ns

1




**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns


# CHARACTERISTICS CURVES

**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

**Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




V<sub>EE</sub>, SUPPLY VOLTAGE (V)

**Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




V<sub>EE</sub>, SUPPLY VOLTAGE (V)

**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




T<sub>A</sub>, AMBIENT TEMPERATURE (°C) for DIP

**Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




V<sub>EE</sub>, SUPPLY VOLTAGE (V)


**Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 10 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**



**Fig. 12 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**







MBM100484A-8

# PACKAGE DIMENSIONS

1



## PACKAGE DIMENSIONS



1








MBM100484A-8

# PACKAGE DIMENSIONS

1



# FUJITSU

## ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

### MBM10484A-10

August 1988  
Edition 2.0

#### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 10484A is specified over a temperature range of from 0°C to 75°C ( $T_A$  for DIP  $T_C$  for Flat Package and LCC). It also features 28-pin ceramic DIP, Flat package, or LCC and is fully compatible with industry-standard 10K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time: 10 ns max.
- Chip select access time: 5 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.07 mW/bit typ.
- DOPOS and IOP-II processing


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-28C-A06



CERAMIC PACKAGE  
FPT-28C-C03

LCC-28C-F01 : See Page 10  
LCC-28C-F02 : See Page 11

#### PIN ASSIGNMENT




See Page 10  
LCC PAD CONFIGURATION: See Page 11

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

1

Fig. 1 – MBM 10484A BLOCK DIAGRAM



TRUTH TABLE

CS	INPUT		OUTPUT	MODE
	WE1/WE2	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	*L	H	L	WRITE "H"
L	*L	L	L	WRITE "L"
L	*H	X	D <sub>OUT</sub>	READ

\*L = Both WE1 and WE2 are low.  
 \*H = Either WE1 or WE2 is high.  
 H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM10484A is a fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designated A<sub>0</sub> through A<sub>11</sub>. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable (WE1/WE2) inputs. With both WE1/WE2 and

CS held low, the data at D<sub>IN</sub> is written into the addressed location. To read, either WE1 or WE2 is held high, while CS is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -5.2$  V, Output Load = 50  $\Omega$  to -2.0 V,  $T_A = 0^\circ\text{C}$  to 75°C for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to 75°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A/T_C$
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1000		-840	mV	0°C
		-960		-810		25°C
		-900		-720		75°C
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1870		-1665	mV	0°C
		-1850		-1650		25°C
		-1830		-1625		75°C
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1020			mV	0°C
		-980				25°C
		-920				75°C
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1645	mV	0°C
				-1630		25°C
				-1605		75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145		-840	mV	0°C
		-1105		-810		25°C
		-1045		-720		75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870		-1490	mV	0°C
		-1850		-1475		25°C
		-1830		-1450		75°C
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$	0°C to 75°C
CS Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$	0°C to 75°C
Power Supply Current (All Inputs and Outputs Open)	$I_{EE}$	-260			mA	0°C to 75°C


## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$			4	pF
Output Pin Capacitance	$C_{OUT}$			6	pF

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 – AC TEST CONDITIONS




NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	2		10	ns
Chip Select Access Time	$t_{AC}$	1		5	ns
Chip Select Recovery Time	$t_{RC}$	1		5	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10			ns
Write Disable Time	$t_{WS}$			5	ns
Write Recovery Time	$t_{WR}$			11	ns
Address Set Up Time	$t_{SA}$	2			ns
Chip Select Set Up Time	$t_{SC}$	2			ns
Data Set Up Time	$t_{SD}$	2			ns
Address Hold Time	$t_{HA}$	1			ns
Chip Select Hold Time	$t_{HC}$	1			ns
Data Hold Time	$t_{HD}$	1			ns

1




**RISE TIME and FALL TIME**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

## CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 10 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**



**Fig. 12 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**




1





MBM10484A-10

# PACKAGE DIMENSIONS












MBM10484A-10


## PACKAGE DIMENSIONS (continued)

1





1



**1**

# FUJITSU

## ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

### MBM100484A-10

August 1988  
Edition 2.0

1

### 16384-BIT BIPPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100484A is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100484A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100484A is specified over a temperature range of from 0°C to 85°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 28-pin DIP or Flat package and LCC, and is fully compatible with industry-standard 100K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families
- Address access time: 10 ns max.
- Chip select access time: 5 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation: 0.06 mW/bit typ.
- DOPOS and IOP-II processing


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-28C-A06



CERAMIC PACKAGE  
FPT-28C-C03

LCC-28C-F01 : See Page 10  
LCC-28C-F02 : See Page 11


#### PIN ASSIGNMENT



See Page 10  
LCC PAD CONFIGURATION: See Page 11

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 – MBM 100484A BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE1}/\overline{WE2}$	$D_{IN}$		
H	X	X	L	DISABLED
L	*L	H	L	WRITE "H"
L	*L	L	L	WRITE "L"
L	*H	X	$D_{OUT}$	READ

\*L = Both  $\overline{WE1}$  and  $\overline{WE2}$  are low.  
 \*H = Either  $\overline{WE1}$  or  $\overline{WE2}$  is high.  
 H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100484A is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A<sub>0</sub> through A<sub>11</sub>. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE1}/\overline{WE2}$ ) inputs. With both  $\overline{WE1}/\overline{WE2}$  and

$\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read, either  $\overline{WE1}$  or  $\overline{WE2}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambinet Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -4.5$  V, Output Load = 50  $\Omega$  to -2.0 V,  $T_A = 0^\circ\text{C}$  to 85°C for DIP, Airflow  $\geq 2.5$  m/s,  $T_A = 0^\circ\text{C}$  to 85°C for Flat Package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$
$\overline{\text{CS}}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-260			mA

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$			4	pF
Output Pin Capacitance	$C_{OUT}$			6	pF



1



## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -4.5\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package and LCC, unless otherwise noted.)

Fig. 2 – AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	2		10	ns
Chip Select Access Time	$t_{AC}$	1		5	ns
Chip Select Recovery Time	$t_{RC}$	1		5	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10			ns
Write Disable Time	$t_{WS}$			5	ns
Write Recovery Time	$t_{WR}$			11	ns
Address Set Up Time	$t_{SA}$	2			ns
Chip Select Set Up Time	$t_{SC}$	2			ns
Data Set Up Time	$t_{SD}$	2			ns
Address Hold Time	$t_{HA}$	1			ns
Chip Select Hold Time	$t_{HC}$	1			ns
Data Hold Time	$t_{HD}$	1			ns

1




**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns


## CHARACTERISTICS CURVES

1


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**



**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**



**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**



**Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE




Fig. 10 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE




Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE






Fig. 12 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE





**28-LEAD CERAMIC (CERDIP) FLAT PACKAGE**  
(CASE No.: FPT-28C-C03)









© 1987 FUJITSU LIMITED F28014S-3C

Dimensions in inches (millimeters)

**PACKAGE DIMENSIONS (continued)**

**1**







**1**



# ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

## MBM10484-15

February 1988  
Edition 2.0

### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10484 is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM 10484 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.



Operation for the MBM 10484 is specified over a temperature range of from 0°C to 75°C ( $T_A$  for DIP,  $T_C$  for Flat Package). It also features 28-pin ceramic DIP or Flat package, and is fully compatible with industry-standard 10 K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10 K-series ECL families
- Address access time: 15 ns max.
- Chip select access time: 8 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.07 mW/bit typ.
- DOPOS and IOP-II processing

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C


**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

**Fig. 1 – MBM 10484 BLOCK DIAGRAM**



**TRUTH TABLE**

CS	INPUT		OUTPUT	MODE
	WE1/WE2	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	*L	H	L	WRITE "H"
L	*L	L	L	WRITE "L"
L	*H	X	D <sub>OUT</sub>	READ

\*L = Both WE1 and WE2 are low.  
 \*H = Either WE1 or WE2 is high.  
 H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

**FUNCTIONAL DESCRIPTION**

The Fujitsu MBM 10484 is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A<sub>0</sub> through A<sub>11</sub>. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE1}/\overline{WE2}$ ) inputs. With both  $\overline{WE1}/\overline{WE2}$  and

$\overline{CS}$  held low, the data at D<sub>IN</sub> is written into the addressed location. To read, either WE1 or WE2 is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -5.2$  V, Output Load = 50  $\Omega$  to -2.0 V,  $T_A = 0^\circ\text{C}$  to 75°C for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to 75°C for Flat Package, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A$
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$	0°C to 75°C
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$	0°C to 75°C
Power Supply Current (All Inputs and Outputs Open)	$I_{EE}$	-240			mA	0°C to 75°C

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

1

## AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $75^\circ\text{C}$  for Flat Package, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

**NOTE:** All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$			15	ns
Chip Select Access Time	$t_{AC}$			8	ns
Chip Select Recovery Time	$t_{RC}$			8	ns


### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	15			ns
Write Disable Time	$t_{WS}$			8	ns
Write Recovery Time	$t_{WR}$			17	ns
Address Set Up Time	$t_{SA}$	3			ns
Chip Select Set Up Time	$t_{SC}$	3			ns
Data Set Up Time	$t_{SD}$	3			ns
Address Hold Time	$t_{HA}$	2			ns
Chip Select Hold Time	$t_{HC}$	2			ns
Data Hold Time	$t_{HD}$	2			ns

1




**RISE TIME and FALL TIME**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.5		ns
Output Fall Time	$t_f$		2.5		ns

## CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**



**Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 6 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




1


**Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 9 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**



**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**




1




**PACKAGE DIMENSIONS**

**1**



© 1987 FUJITSU LIMITED 028016S-2C

Dimensions in inches and millimeters



© FUJITSU LIMITED 1987 #28014S-3C

Dimensions in inches (millimeters)



# ECL 16384-BIT BIPOLAR RANDOM ACCESS MEMORY

## MBM100484-15

February 1988  
Edition 2.0

### 16384-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100484 is fully decoded 16384-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by 4 bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100484 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100484 is specified over a temperature range of from 0°C to 85°C ( $T_A$  for DIP,  $T_C$  for Flat Package). It also features 28-pin DIP or Flat package, and is fully compatible with industry-standard 100 K-series ECL families.

- 4096 words x 4 bits organization
- On-chip voltage temperature compensation for improved noise margin
- Fully compatible with industry-standard 100 K-series ECL families
- Address access time: 15 ns max.
- Chip select access time: 8 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation: 0.06 mW/bit typ.
- DOPOS and IOP-II processing


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-28C-A06



CERAMIC PACKAGE  
FPT-28C-C03

#### PIN ASSIGNMENT




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

1

Fig. 1 – MBM 100484 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
CS	WE1/WE2	D <sub>IN</sub>		
H	X	X	L	DISABLED
L	*L	H	L	WRITE "H"
L	*L	L	L	WRITE "L"
L	*H	X	D <sub>OUT</sub>	READ

\*L = Both WE1 and WE2 are low.  
 \*H = Either WE1 or WE2 is high.  
 H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100484 is fully decoded 16384-bit read/write random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12 bit address designed A<sub>0</sub> through A<sub>11</sub>. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable (WE1/WE2) inputs. With both WE1/WE2 and

CS held low, the data at D<sub>IN</sub> is written into the addressed location. To read, either WE1 or WE2 is held high, while CS is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0$  V,  $V_{EE} = -4.5$  V, Output Load = 50  $\Omega$  to  $-2.0$  V,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-240			mA



## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4		pF
Output Pin Capacitance	$C_{OUT}$		6		pF

### AC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -4.5\text{ V} \pm 5\%$ , Output Load =  $50\ \Omega$  to  $-2.0\text{ V}$  and  $30\text{ pF}$  to GND,  $T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to  $85^\circ\text{C}$  for Flat Package, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load:  $R_L = 50\ \Omega$   
 $C_L = 30\text{ pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$			15	ns
Chip Select Access Time	$t_{AC}$			8	ns
Chip Select Recovery Time	$t_{RC}$			8	ns

### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	15			ns
Write Disable Time	$t_{WS}$			8	ns
Write Recovery Time	$t_{WR}$			17	ns
Address Set Up Time	$t_{SA}$	3			ns
Chip Select Set Up Time	$t_{SC}$	3			ns
Data Set Up Time	$t_{SD}$	3			ns
Address Hold Time	$t_{HA}$	2			ns
Chip Select Hold Time	$t_{HC}$	2			ns
Data Hold Time	$t_{HD}$	2			ns




**RISE TIME and FALL TIME**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.5		ns
Output Fall Time	$t_f$		2.5		ns

## CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 5 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 6 – SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**Fig. 7 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 8 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 9 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**



**Fig. 10 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



1







MBM100484-15

# PACKAGE DIMENSIONS

1





# ECL 65536-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM10490-15**  
**MBM10490-25**

July 1987  
Edition 3.0

## 65536-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10490 is fully decoded 65536-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM 10490 offers extremely small cell and chip size, realized through the use of Fujitsu's patented IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 10490 is specified over a temperature range of from 0°C to 75°C (T<sub>C</sub>). It also features 22 pin Ceramic DIP or Flat Package. It is fully compatible with industry-standard 10K-series ECL families.

- 65536 words x 1 bit organization
- On-chip voltage compensation for improved noise margin.
- Fully compatible with industry-standard 10K-series ECL families.
- Address access time : 15 ns max. (MBM 10490-15)  
25 ns max. (MBM 10490-25)
- Chip select access time : 10 ns max. (MBM 10490-15)  
15 ns max. (MBM 10490-25)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.017 mW/bit typ. (MBM 10490-15)  
0.012 mW/bit typ. (MBM 10490-25)
- IOP-II


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




**CERAMIC PACKAGE**  
**DIP-22C-A02**



**CERAMIC PACKAGE**  
**FPT-22C-C01**

### PIN ASSIGNMENT




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

**1**

Fig. 1 – MBM 10490 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{OUT}$	READ

H = High Voltage Level  
L = Low Voltage Level  
X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by one bit. Memory cell selection is achieved by means of a 16 bit address designated  $A_0$  through  $A_{15}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load = 50Ω and 30pF to -2.0V,  $T_C = 0^\circ C$  to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_C$
Output High Voltage ( $V_{IN} = V_{IH \max}$ or $V_{IL \min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH \max}$ or $V_{IL \min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage ( $V_{IN} = V_{IH \min}$ or $V_{IL \max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH \min}$ or $V_{IL \max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current ( $V_{IN} = V_{IH \max}$ )	$I_{IH}$			220	μA	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL \min}$ )	$I_{IL}$	-50			μA	0°C to 75°C
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL \min}$ )	$I_{IL}$	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	MBM 10490-15		-300		mA	0°C to 75°C
	MBM 10490-25		-200			

## CAPACITANCE


Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	6	pF
Output Pin Capacitance	$C_{OUT}$		4	7	pF

1

## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_C = 0^\circ C$  to  $85^\circ C$ , unless otherwise noted.)

Fig. 2 — AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including scope and jig)

NOTE: All timing measurements referenced to 50% input levels.

### READ CYCLE


Parameter	Symbol	MBM 10490-15			MBM 10490-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			15			25	ns
Chip Select Access Time	$t_{AC}$			10			15	ns
Chip Select Recovery Time	$t_{RC}$			10			15	ns

### READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 10490-15			MBM 10490-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	15			20			ns
Write Disable Time	$t_{WS}$			10			15	ns
Write Recovery Time	$t_{WR}$			15			25	ns
Address Set Up Time	$t_{SA}$	2			3			ns
Chip Select Set Up Time	$t_{SC}$	2			3			ns
Data Set Up Time	$t_{SD}$	2			3			ns
Address Hold Time	$t_{HA}$	2			2			ns
Chip Select Hold Time	$t_{HC}$	2			2			ns
Data Hold Time	$t_{HD}$	2			2			ns




**RISE TIME and FALL TIME**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2		ns
Output Fall Time	$t_f$		2		ns

## CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs CASE TEMPERATURE**




**Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 – OUTPUT LOW VOLTAGE vs CASE TEMPERATURE**




**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 – SUPPLY CURRENT vs CASE TEMPERATURE**




**Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 9 – ADDRESS ACCESS TIME vs CASE TEMPERATURE**




**Fig. 10 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 11 – WRITE PULSE WIDTH vs CASE TEMPERATURE**



**Fig. 12 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



1






**MBM10490-15**  
**MBM10490-25**

# PACKAGE DIMENSIONS

**1**



# FUJITSU

## ECL 65536-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM100490-15  
MBM100490-25**

July 1987  
Edition 1.0

### 65536-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100490 is fully decoded 65536-bit ECL read/write random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM 100490 offers extremely small cell and chip size, realized through the use of Fujitsu's patented IOP-II (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM 100490 is specified over a temperature range of from 0°C to 85°C (T<sub>C</sub>). It also features 22 pin Ceramic DIP or Flat Package. It is fully compatible with industry-standard 100K-series ECL families.

- 65536 words x 1 bit organization
- On-chip voltage temperature compensation for improved noise margin.
- Fully compatible with industry-standard 100K-series ECL families.
- Address access time: 15 ns max. (MBM 100490-15)  
25 ns max. (MBM 100490-25)
- Chip select access time: 10 ns max. (MBM 100490-15)  
15 ns max. (MBM 100490-25)
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.017 mW/bit typ. (MBM 100490-15)  
0.012 mW/bit typ. (MBM 100490-25)
- IOP-II


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





**CERAMIC PACKAGE  
DIP-22C-A02**



**CERAMIC PACKAGE  
FPT-22C-C01**

#### PIN ASSIGNMENT



\*V<sub>CC</sub> grounded


LCC PAD CONFIGURATION : See Page 10

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

1

**1**

Fig. 1 – MBM 100490 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{OUT}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 100490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by one bit. Memory cell selection is achieved by means of a 16 bit address designated  $A_0$  through  $A_{15}$ . The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature
Supply Voltage	$V_{EE}$	5.7	4.5	4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V$ , Output Load =  $50\Omega$  and  $30pF$  to  $-2.0V$ ,  $T_C = 0^\circ C$  to  $85^\circ C$ , unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu A$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu A$
CS Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu A$
Power Supply Current (All Inputs and Output Open)	MBM 100490-15	$I_{EE}$		-300	mA
	MBM 100490-25			-200	

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	6	pF
Output Pin Capacitance	$C_{OUT}$		4	7	pF

**1**

## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_C = 0^\circ C$  to  $85^\circ C$ , unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including scope and jig)

NOTE: All timing measurements referenced to 50% input levels.

## READ CYCLE


Parameter	Symbol	MBM 10490-15			MBM 10490-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			15			25	ns
Chip Select Access Time	$t_{AC}$			10			15	ns
Chip Select Recovery Time	$t_{RC}$			10			15	ns

READ CYCLE TIMING DIAGRAMS



**WRITE CYCLE**

Parameter	Symbol	MBM 10490-15			MBM 10490-25			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	15			20			ns
Write Disable Time	$t_{WS}$			10			15	ns
Write Recovery Time	$t_{WR}$			15			25	ns
Address Set Up Time	$t_{SA}$	2			3			ns
Chip Select Set Up Time	$t_{SC}$	2			3			ns
Data Set Up Time	$t_{SD}$	2			3			ns
Address Hold Time	$t_{HA}$	1			2			ns
Chip Select Hold Time	$t_{HC}$	1			2			ns
Data Hold Time	$t_{HD}$	1			2			ns



**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2		ns
Output Fall Time	$t_f$		2		ns

## CHARACTERISTICS CURVES

1

Fig. 3 – OUTPUT HIGH VOLTAGE vs CASE TEMPERATURE




Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE




Fig. 5 – OUTPUT LOW VOLTAGE vs CASE TEMPERATURE




Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE




Fig. 7 – SUPPLY CURRENT vs CASE TEMPERATURE









Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE








**PACKAGE DIMENSIONS**

**1**



# MBM10494-7/-8

## 65536-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10494 is fully decoded 65536-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 16384 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The MBM10494 offers extremely small cell size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as ESPER (Emitter-base Self aligned structure with Polysilicon Electrodes and Resistors.) processing.

Operation for the MBM10494 is specified over a case temperature range of from 0°C to 55°C (TC). It also features 28-pin DIP or Flat Package, and is fully compatible with industry standard 10K-ECL families.


- 16384 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Address access time : 7ns (MBM10494-7)  
8ns (MBM10494-8)
- Chip select access time : 5ns (MBM10494-7)  
5ns (MBM10494-8)
- Power dissipation : 1716mW max
- Open emitter output for ease of memory expansion
- DOPOS and ESPER processing

### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -6.0	V
Input Voltage	VIN	+0.5 to -2.0	V
Output Current (DC, Output High)	IOUT	-30	mA
Case Temperature under Bias	TC	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY




CERAMIC PACKAGE  
DIP-28C-A10



CERAMIC PACKAGE  
FPT-28C-C03

FPT-28C-A02 : See Page 7

### PIN ASSIGNMENT (TOP VIEW)




\* Vcc grounded

FPT-28C-A02 : See Page 7

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

1

Fig.1 - MBM10494 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
CS	WE	DIN		
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DOUT	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10494 is fully decoded read/write random access memory organized as 16384 words by 4 bits. Memory cell selection is achieved by means of a 14 bit address designated A0 through A13. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at DIN

is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS (Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (TC)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 55°C

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>c</sub> = 0°C to 55°C, unless otherwise noted.)

1

Parameter	Symbol	Min	Typ	Max	Unit	TC
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 55°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 55°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1020 -980 -920			mV	0°C 25°C 55°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1645 -1630 -1605	mV	0°C 25°C 55°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 55°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 55°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 55°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 55°C
CS Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA	0°C to 55°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-330			mA	0°C to 55°C


## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4.0		pF
Output Pin Capacitance	C <sub>OUT</sub>		5.0		pF


## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 55°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS



Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)




Note : All timing measurements referenced to 50% input levels.

### READ CYCLE


Parameter	Symbol	MBM10494-7			MBM0494-8			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$			7.0			8.0	ns
Chip Select Access Time	$t_{AC}$			5.0			6.0	ns
Chip Select Recovery Time	$t_{RC}$			5.0			6.0	ns

Fig. 3 - READ CYCLE TIMING DIAGRAM



WRITE CYCLE

Parameter	Symbol	MBM10494-7			MBM10494-8			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	7.0			8.0			ns
Write Disable Time	$t_{WS}$			5.0			5.0	ns
Write Recovery Time	$t_{WR}$			8.0			9.0	ns
Address Set Up Time	$t_{SA}$	1.0			1.0			ns
Chip Select Set Up Time	$t_{SC}$	1.0			1.0			ns
Data Set Up Time	$t_{SD}$	1.0			1.0			ns
Address Hold Time	$t_{HA}$	1.0			1.0			ns
Chip Select Hold Time	$t_{HC}$	1.0			1.0			ns
Data Hold Time	$t_{HD}$	1.0			1.0			ns




RISE TIME and FALL TIME

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

MBM10494-7  
MBM10494-8


## PACKAGE DIMENSIONS

(Suffix : -C)



(Suffix : -CFF)


PIN ASSIGNMENT



\* VCC grounded

28-LEAD CERAMIC FLAT PACKAGE

(Code No. : FPT-28C-A02)



© 1989 FUJITSU LIMITED F28016S-1C

Dimensions in inches  
(millimeters)

1



**1**

# MBM101494-7/-8

## 65536-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM101494 is fully decoded 65536-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized as 16384 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM101494 offers extremely small cell size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as ESPER (Emitter-base Self aligned structure with Polysilicon Electrodes and Resistors.) processing.

Operation for the MBM101494 is specified over a case temperature range of from 0°C to 55°C (T<sub>C</sub>). It also features 28-pin DIP or Flat Package, and is fully compatible with Industry standard 100K-ECL families.


- 16384 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time : 7ns (MBM10494-7)  
8ns (MBM10494-8)
- Chip select access time : 5ns (MBM10494-7)  
5ns (MBM10494-8)
- Power dissipation : 1716mW max
- Open emitter output for ease of memory expansion
- DOPOS and ESPER processing

### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -6.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to -2.0	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRELIMINARY



CERAMIC PACKAGE  
DIP-28C-A10

FPT-28C-A02 : See Page 7

### PIN ASSIGNMENT (TOP VIEW)




\* V<sub>CC</sub> grounded

FPT-28C-A02 : See Page 7

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

1

Fig.1 - MBM101494 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	DIN		
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DOUT	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM101494 is fully decoded read/write random access memory organized as 16384 words by 4 bits. Memory cell selection is achieved by means of a 14 bit address designated A0 through A13. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at DIN

is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (TC)
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 55°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load =  $50\Omega$  to  $-2.0V$ ,  $T_C = 0^\circ C$  to  $55^\circ C$ , unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH}$ max)	$I_{IH}$			220	$\mu A$
Input Low Current ( $V_{IN} = V_{IL}$ min)	$I_{IL}$	-50			$\mu A$
CS Input Low Current ( $V_{IN} = V_{IL}$ min)	$I_{IL}$	0.5		170	$\mu A$
Power Supply Current (All Inputs and All Outputs Open)	$I_{EE}$	-330			mA

## CAPACITANCE


Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4.0		pF
Output Pin Capacitance	$C_{OUT}$		5.0		pF

1


## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 55°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS



Output Load : RL = 50Ω  
 CL = 30pF  
 (including jig and stray capacitance)




Note : All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM101494-7			MBM101494-8			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	t <sub>AA</sub>			7.0			8.0	ns
Chip Select Access Time	t <sub>AC</sub>			5.0			5.0	ns
Chip Select Recovery Time	t <sub>RC</sub>			5.0			5.0	ns


Fig. 3 - READ CYCLE TIMING DIAGRAM



WRITE CYCLE

Parameter	Symbol	MBM101494-7			MBM101494-8			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	7.0			8.0			ns
Write Disable Time	$t_{WS}$			5.0			5.0	ns
Write Recovery Time	$t_{WR}$			8.0			9.0	ns
Address Set Up Time	$t_{SA}$	1.0			1.0			ns
Chip Select Set Up Time	$t_{SC}$	1.0			1.0			ns
Data Set Up Time	$t_{SD}$	1.0			1.0			ns
Address Hold Time	$t_{HA}$	1.0			1.0			ns
Chip Select Hold Time	$t_{HC}$	1.0			1.0			ns
Data Hold Time	$t_{HD}$	1.0			1.0			ns

Fig. 4 - WRITE CYCLE TIMING DIAGRAM



RISE TIME and FALL TIME


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

MBM101494-7  
MBM101494-8

# PACKAGE DIMENSIONS


(Suffix : -C)

1



(Suffix : -CFF)


PIN ASSIGNMENT



\* VCC grounded

28-LEAD CERAMIC FLAT PACKAGE

(Code No. : FPT-28C-A02)



© 1989 FUJITSU LIMITED F28016S-1C

Dimensions in inches  
(millimeters)

1



**1**

**BiCMOS ECL RAMs — At a Glance**

Page	Device	Maximum Access Time (ns)	Capacity	Package Options
2-3	MBM10C490-15	15	65536 bits (65536w x 1b)	22-pin Ceramic DIP, FPT
2-13	MBM100C490-15	15	65536 bits (65536w x 1b)	22-pin Ceramic DIP, FPT 24-pad Plastic LCC 24-pad Ceramic LCC
2-23	MBM10C494-15	15	65536 bits (16384w x 4b)	28-pin Ceramic DIP, FPT 28-pin Plastic FPT 28-pad Ceramic LCC
2-33	MBM100C494-15	15	65536 bits (16384w x 4b)	28-pin Ceramic DIP, FPT 28-pad Ceramic LCC
2-43	MBM10C500-15	15	262144 bits (262144w x 1b)	24-pin Ceramic DIP, FPT 24-pad Ceramic LCC
2-53	MBM100C500-15	15	262144 bits (262144w x 1b)	24-pin Ceramic DIP, FPT 24-pad Ceramic LCC
	-17	17		
2-61	MBM101C500-15	15	262144 bits (262144w x 1b)	24-pin Ceramic DIP, FPT 24-pad Ceramic LCC
2-71	MBM100C504-15	15	262144 bits (65536w x 4b)	32-pin Ceramic DIP, FPT 28-pin Ceramic FPT

2

**2**

# MBM10C490-15

## 65536-BIT BICMOS ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10C490 is fully decoded 65536 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on chip voltage compensation for improved noise margin.


Operation for the MBM10C490 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 22-pin ceramic DIP, Flatpackage or LCC and is fully compatible with industry standard 10K series ECL families.

- 65536 words by 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Address access time : 15ns
- Chip select access time : 15ns
- Power dissipation : 728mW max (at minimum cycle)
- Open emitter output for ease of memory expansion
- BICMOS processing


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-22C-A02



CERAMIC PACKAGE  
FPT-22C-C01

LCC-22C-A01 : See page 10


### PIN ASSIGNMENT



LCC PAD configuration : See page 10

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig. 1 - MBM10C490 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{IN}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10C490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by 1 bit. Memory cell selection is achieved by means of a 16-bit address designed A0 through A15. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature (TA)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75

## DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TA = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	TA
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHc</sub>	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLc</sub>			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
$\overline{\text{CS}}$ Input Low Current (V <sub>IN</sub> = V <sub>ILmin</sub> )	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-140			mA	0°C to 75°C


**2**

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	2.0		6.0	pF
Output Pin Capacitance	C <sub>OUT</sub>	2.0		6.0	pF


## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C, unless otherwise noted.)



### READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	t <sub>AA</sub>	3.0		15.0	ns
Chip Select Access Time	t <sub>AC</sub>	1.0		15.0	ns
Chip Select Recovery Time	t <sub>RC</sub>	1.0		10.0	ns



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10.0			ns
Write Disable Time	$t_{WS}$	1.0		10.0	ns
Write Recovery Time	$t_{WR}$	1.0		18.0	ns
Address Set Up Time	$t_{SA}$	2.0			ns
Chip Select Set Up Time	$t_{SC}$	2.0			ns
Data Set Up Time	$t_{SD}$	2.0			ns
Address Hold Time	$t_{HA}$	3.0			ns
Chip Select Hold Time	$t_{HC}$	3.0			ns
Data Hold Time	$t_{HD}$	3.0			ns

**2**



**READ CYCLE**


Parameter	Symbol	Min	Typ	Max	Unit.
Output Rise Time	$t_r$	0.5		3.0	ns
Output Fall Time	$t_f$	0.5		3.0	ns




# TYPICAL CHARACTERISTICS CURVES

2


**Fig. 5 - OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 - OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 8 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 9 - SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 13 - WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 14 - WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



2


# PACKAGE DIMENSIONS

(Suffix : -C)



2


(Suffix : -ZF)




2

(Suffix : -CV)

**PIN ASSIGNMENT**



**22-PAD CERAMIC (METAL SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-22C-A01)**



\*Share of PIN NO. 1 INDEX: Subject to changed without notice.

© 1988 FUJITSU LIMITED C22002S-2C

Dimensions in inches (millimeters)

2

# MBM100C490-15

## 65536-BIT BICMOS ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM100C490 is fully decoded 65536 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by one bit, and it features on chip voltage/temperature compensation for improved noise margin.


Operation for the MBM100C490 is specified over an ambient temperature range of from 0°C to 85°C (T<sub>A</sub>). It is packaged in 22-pin ceramic DIP, Flatpackage or LCC and is fully compatible with industry standard 100K series ECL families.

- 65536 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time : 15ns
- Chip select access time : 15ns
- Power dissipation : 540mW max (at minimum cycle)
- Open emitter output for ease of memory expansion
- BICMOS processing


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-22C-A02



CERAMIC PACKAGE  
FPT-22C-C01

LCC-22C-A01 : See page 10


### PIN ASSIGNMENT



LCC PAD configuration : See page 10

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig. 1 - MBM100C490 BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

The Fujitsu MBM100C490 is fully decoded 65536 bit read/write random access memory organized as 65536 words by 1 bit. Memory cell selection is achieved by means of a 16-bit addresses designed A<sub>0</sub> through A<sub>15</sub>. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active

low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature (TA)
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

\*Guaranteed Operating Conditions define those limit over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V$ , Output Load =  $50\Omega$  to  $-2.0V$ ,  $T_A = 0^\circ C$  to  $85^\circ C$ , unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH}$ max)	$I_{IH}$			220	$\mu A$
Input Low Current ( $V_{IN} = V_{IL}$ min)	$I_{IL}$	-50			$\mu A$
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{IL}$ min)	$I_{IL}$	0.5		170	$\mu A$
Power Supply Current (All Inputs and All Outputs Open)	$I_{EE}$	-120			mA

**2**

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$	2.0		6.0	pF
Output Pin Capacitance	$C_{OUT}$	2.0		6.0	pF



## AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TA = 0°C to 85°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note : All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	3.0		15.0	ns
Chip Select Access Time	$t_{AC}$	1.0		15.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		10.0	ns


Fig. 3 - READ CYCLE TIMING DIAGRAM



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10.0			ns
Write Disable Time	$t_{WS}$	1.0		10.0	ns
Write Recovery Time	$t_{WR}$	1.0		18.0	ns
Address Set Up Time	$t_{SA}$	2.0			ns
Chip Select Set Up Time	$t_{SC}$	2.0			ns
Data Set Up Time	$t_{SD}$	2.0			ns
Address Hold Time	$t_{HA}$	3.0			ns
Chip Select Hold Time	$t_{HC}$	3.0			ns
Data Hold Time	$t_{HD}$	3.0			ns

**2**




**READ CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	0.5		3.0	ns
Output Fall Time	$t_f$	0.5		3.0	ns


## TYPICAL CHARACTERISTICS CURVES

2


**Fig. 5 - OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 - OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 8 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**







**Fig. 9 - SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**






# PACKAGE DIMENSIONS

(Suffix : -C)



2

(Suffix : -ZF)



2



# MBM10C494-15

## 65536-BIT BICMOS ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10C494 is fully decoded 65536 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by 4 bits, and it features on chip voltage compensation for improved noise margin.


Operation for the MBM10C494 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 28-pin ceramic DIP or Flatpackage, and is fully compatible with industry standard 10K series ECL families.

- 16384 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Address access time : 15ns
- Chip select access time : 15ns
- Power dissipation : 936mW max (at minimum cycle)
- Open emitter output for ease of memory expansion
- BICMOS processing


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	IOUT	-30	mA
Case Temperature under Bias	TC	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




DIP-28C-A06



FPT-28C-C03

### PIN ASSIGNMENT (TOP VIEW)




\* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



Fig.1 - MBM10C494 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	DIN		
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DOUT	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10C494 is fully decoded 65536 bit read/write random access memory organized as 16384 words by 4 bits. Memory cell selection is achieved by means of a 14-bit address designed A0 through A13. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at DIN is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature (TA)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, TA = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	TA
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
$\overline{CS}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-180			mA	0°C to 75°C

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	2.0		6.0	pF
Output Pin Capacitance	C <sub>OUT</sub>	2.0		6.0	pF

2

## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note : All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	3.0		15.0	ns
Chip Select Access Time	$t_{AC}$	1.0		15.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		10.0	ns

Fig. 3 - READ CYCLE TIMING DIAGRAM




**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10.0			ns
Write Disable Time	$t_{WS}$	1.0		10.0	ns
Write Recovery Time	$t_{WR}$	1.0		18.0	ns
Address Set Up Time	$t_{SA}$	2.0			ns
Chip Select Set Up Time	$t_{SC}$	2.0			ns
Data Set Up Time	$t_{SD}$	2.0			ns
Address Hold Time	$t_{HA}$	3.0			ns
Chip Select Hold Time	$t_{HC}$	3.0			ns
Data Hold Time	$t_{HD}$	3.0			ns

**2**

**Fig. 4 - WRITE CYCLE TIMING DIAGRAM**




**READ CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	0.5		3.0	ns
Output Fall Time	$t_f$	0.5		3.0	ns


# TYPICAL CHARACTERISTICS CURVES

2


**Fig. 5 - OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 - OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 8 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**







**Fig. 9 - SUPPLY CURRENT vs AMBIENT TEMPERATURE**



**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**






2


# PACKAGE DIMENSIONS

(Suffix : -C)



2

(Suffix : -ZF)



2



**2**

# MBM100C494-15


## 65536-BIT BICMOS ECL RANDOM ACCESS MEMORY

### DESCRIPTION


The Fujitsu MBM100C494 is fully decoded 65536 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 16384 words by 4 bits, and it features on chip voltage/temperature compensation for improved noise margin.

Operation for the MBM100C494 is specified over an ambient temperature range of from 0°C to 85°C (TA). It is packaged in 28-pin ceramic DIP or Flatpackage, and is fully compatible with industry standard 100K series ECL families.

- 16384 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time : 15ns
- Chip select access time : 15ns
- Power dissipation : 810mW max (at minimum cycle)
- Open emitter output for ease of memory expansion
- BICMOS processing




DIP-28C-A06



FPT-28C-C03

2

### PIN ASSIGNMENT (TOP VIEW)



\* VCC grounded


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to VEE	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM100C494-15 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
CS	WE	DIN		
H	X	X	L	DISABLE
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	DOUT	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM100C494 is fully decoded 65536 bit read/write random access memory organized as 16384 words by 4 bits. Memory cell selection is achieved by means of a 14-bit address designed A0 through A13. The active low Chip Select (CS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable (WE) input. With WE and CS held low, the data at DIN is written into the addressed location. To read, WE is held high, while CS is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature (TA)
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 85°C

\* Guaranteed Operating Conditions define those limit over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TA = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	VOH	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	VOL	-1810		-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	VOHC	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	VOLC			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV
Input High Current (VIN = VIH max)	I <sub>IH</sub>			220	μA
Input Low Current (VIN = VIL min)	I <sub>IL</sub>	-50			μA
$\overline{\text{CS}}$ Input Low Current (VIN = VIL min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-180			mA

## CAPACITANCE


Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	2.0		6.0	pF
Output Pin Capacitance	C <sub>OUT</sub>	2.0		6.0	pF

2


## AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V±5%, Output Load = 50Ω to -2.0V and 30pF to GND, TA = 0°C to 85°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS



Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)




Note : All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	3.0		15.0	ns
Chip Select Access Time	$t_{AC}$	1.0		15.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		10.0	ns


Fig. 3 - READ CYCLE TIMING DIAGRAM



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10.0			ns
Write Disable Time	$t_{WS}$	1.0		10.0	ns
Write Recovery Time	$t_{WR}$	1.0		18.0	ns
Address Set Up Time	$t_{SA}$	2.0			ns
Chip Select Set Up Time	$t_{SC}$	2.0			ns
Data Set Up Time	$t_{SD}$	2.0			ns
Address Hold Time	$t_{HA}$	3.0			ns
Chip Select Hold Time	$t_{HC}$	3.0			ns
Data Hold Time	$t_{HD}$	3.0			ns

**2**




**READ CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	0.5		3.0	ns
Output Fall Time	$t_f$	0.5		3.0	ns


# TYPICAL CHARACTERISTICS CURVES

2


**Fig. 5 - OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 - OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 8 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**







**Fig. 9 - SUPPLY CURRENT vs AMBIENT TEMPERATURE**



**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**









# PACKAGE DIMENSIONS

(Suffix : -C)



2

(Suffix : -ZF)



2

**2**

# MBM10C500-15

## 262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10C500 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 262144 words by one bit, and it features on chip voltage/temperature compensation for improved noise margin.


Operation for the MBM10C500 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 24-pin ceramic DIP, Flatpackage or LCC and is fully compatible with industry standard 10K series ECL families.

- 262144 words by 1 bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Address access time : 15ns
- Chip select access time : 15ns
- Power dissipation : 1040mW max (at minimum cycle)
- Open emitter output for ease of memory expansion
- BICMOS processing


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to VEE	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





CERAMIC PACKAGE  
DIP-24C-A09



CERAMIC PACKAGE  
FPT-24C-C04

LCC-24C-A02 : See page 10

### PIN ASSIGNMENT




\* VCC grounded

LCC PAD Configuration : See page 10

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig. 1 - MBM10C500-15 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{IN}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM10C500 is fully decoded 262144 bit read/write random access memory organized as 262144 words by 1 bit. Memory cell selection is achieved by means of a 18-bit address designed A0 through A17. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low

Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature (TA)
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94	V	0°C to 75

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V$ , Output Load =  $50\Omega$  to  $-2.0V$ ,  $T_A = 0^\circ C$  to  $75^\circ C$ , unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	TA
Output High Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH}$ max or $V_{IL}$ min)	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH}$ min or $V_{IL}$ max)	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current ( $V_{IN} = V_{IH}$ max)	$I_{IH}$			220	$\mu A$	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL}$ min)	$I_{IL}$	-50			$\mu A$	0°C to 75°C
$\overline{CS}$ Input Low Current ( $V_{IN} = V_{ILmin}$ )	$I_{IL}$	0.5		170	$\mu A$	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	$I_{EE}$	-200			mA	0°C to 75°C

## CAPACITANCE


Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$	2.0		6.0	pF
Output Pin Capacitance	$C_{OUT}$	2.0		6.0	pF

2


## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS



Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)




Note : All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	5.0		15.0	ns
Chip Select Access Time	$t_{AC}$	1.0		15.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		10.0	ns


Fig. 3 - READ CYCLE TIMING DIAGRAM



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10.0			ns
Write Disable Time	$t_{WS}$	1.0		10.0	ns
Write Recovery Time	$t_{WR}$	1.0		18.0	ns
Address Set Up Time	$t_{SA}$	2.0			ns
Chip Select Set Up Time	$t_{SC}$	2.0			ns
Data Set Up Time	$t_{SD}$	2.0			ns
Address Hold Time	$t_{HA}$	3.0			ns
Chip Select Hold Time	$t_{HC}$	3.0			ns
Data Hold Time	$t_{HD}$	3.0			ns

**2**



**READ CYCLE**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	0.5		3.0	ns
Output Fall Time	$t_f$	0.5		3.0	ns




## TYPICAL CHARACTERISTICS CURVES

2


**Fig. 5 - OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 - OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 8 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**







**Fig. 9 - SUPPLY CURRENT vs AMBIENT TEMPERATURE**



**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**






2





(Suffix : -ZF)



2

(Suffix : -CV)

2



# MBM100C500-15/-17

## 262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM100C500 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 262144 words by one bit, and it features on chip voltage/temperature compensation for improved noise margin.


Operation for the MBM100C500 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 24-pin ceramic DIP, Flatpackage or LCC and fully compatible with industry standard 100K series ECL families.

- 262144 words by 1 bit organization
- On-chip voltage / temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time : 15ns (MBM100C500-15)  
17ns (MBM100C500-17)
- Chip select access time : 15ns
- Power dissipation : 900mW max (at minimum cycle)
- Open emitter output for ease of memory expansion
- BICMOS processing


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





CERAMIC PACKAGE  
DIP-24C-A09



CERAMIC PACKAGE  
FPT-24C-A04

LCC-24C-A02 : See page 10

### PIN ASSIGNMENT



\* VCC grounded


LCC PAD Configuration : See page 10

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

2

2

Fig. 1 - MBM100C500 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{IN}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM100C500 is fully decoded 262144 bit read/write random access memory organized as 262144 words by 1 bit. Memory cell selection is achieved by means of a 18-bit address designed A0 through A17. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature (TA)
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 75°C

\*Guaranteed Operating Conditions define those limit over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TA = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
CS Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-200			mA

2

## CAPACITANCE



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	2.0		6.0	pF
Output Pin Capacitance	C <sub>OUT</sub>	2.0		6.0	pF



## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $75^\circ C$ , unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note : All timing measurements referenced to 50% input levels.

### READ CYCLE

Parameter	Symbol	MBM100C500-15			MBM100C500-17			Unit
		Min	Typ	Max	Min	Typ	Max	
Address Access Time	$t_{AA}$	5.0		15.0	5.0		17.0	ns
Chip Select Access Time	$t_{AC}$	1.0		15.0	1.0		15.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		10.0	1.0		10.0	ns


Fig. 3 - READ CYCLE TIMING DIAGRAM



WRITE CYCLE

Parameter	Symbol	MBM100C500-15			MBM100C500-17			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Pulse Width	$t_{WW}$	10.0			10.0			ns
Write Disable Time	$t_{WS}$	1.0		10.0			10.0	ns
Write Recovery Time	$t_{WR}$	1.0		18.0			20.0	ns
Address Set Up Time	$t_{SA}$	2.0			2.0			ns
Chip Select Set Up Time	$t_{SC}$	2.0			2.0			ns
Data Set Up Time	$t_{SD}$	2.0			2.0			ns
Address Hold Time	$t_{HA}$	3.0			3.0			ns
Chip Select Hold Time	$t_{HC}$	3.0			3.0			ns
Data Hold Time	$t_{HD}$	3.0			3.0			ns

Fig. 4 - WRITE CYCLE TIMING DIAGRAM




READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	0.5		3.0	ns
Output Fall Time	$t_f$	0.5		3.0	ns


## PACKAGE DIMENSIONS

(Suffix : -C)





(Suffix : -ZF)

2



(Suffix : -CV)

2



# MBM101C500-15

## 262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM101C500 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 262144 words by one bit, and it features on chip voltage/temperature compensation for improved noise margin.


Operation for the MBM101C500 is specified over an ambient temperature range of from 0°C to 75°C (TA). It is packaged in 24-pin ceramic DIP, Flatpackage or LCC and is fully compatible with industry standard 100K series ECL families.

- 262144 words by 1 bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time : 15ns
- Chip select access time : 15ns
- Power dissipation : 1040mW max (at minimum cycle)
- Open emitter output for ease of memory expansion
- BICMOS processing

### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Case Temperature under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





CERAMIC PACKAGE  
DIP-24C-A09



CERAMIC PACKAGE  
FPT-24C-C04

LCC-24C-A02 : See page 10

### PIN ASSIGNMENT




\* VCC grounded

LCC PAD Configuration : See page 10

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig. 1 - MBM101C500 BLOCK DIAGRAM



TRUTH TABLE

INPUT			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	DISABLED
L	L	H	L	WRITE "H"
L	L	L	L	WRITE "L"
L	H	X	$D_{IN}$	READ

H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't care

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM101C500 is fully decoded 262144 bit read/write random access memory organized as 262144 words by 1 bit. Memory cell selection is achieved by means of a 18-bit address designed A0 through A17. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the

active low Write Enable ( $\overline{WE}$ ) input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

**GUARANTEED OPERATING CONDITIONS**

(Referenced to Vcc)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature (TA)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75

**DC CHARACTERISTICS**

(Vcc = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, TA = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
$\overline{\text{CS}}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-200			mA

**2****CAPACITANCE**



Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	2.0		6.0	pF
Output Pin Capacitance	C <sub>OUT</sub>	2.0		6.0	pF



## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TA = 0°C to 75°C, unless otherwise noted.)

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

Note : All timing measurements referenced to 50% input levels.

### READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	5.0		15.0	ns
Chip Select Access Time	$t_{AC}$	1.0		15.0	ns
Chip Select Recovery Time	$t_{RC}$	1.0		10.0	ns

Fig. 3 - READ CYCLE TIMING DIAGRAM



WRITE CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10.0			ns
Write Disable Time	$t_{WS}$	1.0		10.0	ns
Write Recovery Time	$t_{WR}$	1.0		18.0	ns
Address Set Up Time	$t_{SA}$	2.0			ns
Chip Select Set Up Time	$t_{SC}$	2.0			ns
Data Set Up Time	$t_{SD}$	2.0			ns
Address Hold Time	$t_{HA}$	3.0			ns
Chip Select Hold Time	$t_{HC}$	3.0			ns
Data Hold Time	$t_{HD}$	3.0			ns




READ CYCLE

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$	0.5		3.0	ns
Output Fall Time	$t_f$	0.5		3.0	ns


# TYPICAL CHARACTERISTICS CURVES

2


**Fig. 5 - OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 - OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 8 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 9 - SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 13 - WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 14 - WITE PULSE WIDTH vs SUPPLY VOLTAGE**



2


# PACKAGE DIMENSIONS

(Suffix : -C)




2

(Suffix : -ZF)




2


(Suffix : -CV)



**PIN ASSIGNMENT**



**24-PAD CERAMIC (METAL SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-24C-A02)**



# FUJITSU

## BICMOS 262144-BIT ECL RANDOM ACCESS MEMORY

### MBM100C504-15

TS324-A888  
August 1988

262144-BIT BICMOS ECL RANDOM ACCESS MEMORY

**ADVANCE INFO.**

The Fujitsu MBM100C504 is fully decoded 262144 bit BICMOS ECL random access memory designed for main memory, control and buffer storage applications. This device is organized as 65536 words by 4 bit, and it features on chip voltage/temperature compensation for improved noise margin. Operation for the MBM100C504 is specified over a temperature range of from 0°C to 85°C (TA for DIP and TC for FPT). It is packaged in 32-pin ceramic DIP and 28-pin ceramic FPT and fully compatible with industry standard 100K series ECL families.

- 65536 words x 4 organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Address access time: 15ns max
- Chip select access time: 15ns max
- Power dissipation: -220mA min
- Open emitter output for ease of memory expansion
- BICMOS Processing
- Package: 32-pin ceramic DIP (Suffix: C)  
28-pin ceramic FPT (Suffix: ZF)

#### Pin Assignments for DIP

NC	1	32	CS
DI1	2	31	WE
DI2	3	30	NC
DI3	4	29	NC
DI4	5	28	A15
DO1	6	27	A14
DO2	7	26	A13
VCC	8	25	A12
VCC	9	24	VEE
DO3	10	23	A11
DO4	11	22	A10
A0	12	21	A9
A1	13	20	A8
A2	14	19	A7
A3	15	18	A6
A4	16	17	A5

#### Pin Assignments for FPT

DI1	1	28	CS
DI2	2	27	WE
DI3	3	26	A15
DI4	4	25	A14
DO1	5	24	A13
DO2	6	23	A12
VCC	7	22	A11
DO3	8	21	VEE
DO4	9	20	A10
A0	10	19	A9
A1	11	18	A8
A2	12	17	A7
A3	13	16	A6
A4	14	15	A5

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	IOUT	-30	mA
Temperature under Bias	TA	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.


NOTE: Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2



ADVANCE INFO.

Fig.1 - MBM100C504 BLOCK DIAGRAM



TRUTH TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$		
H	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	H	X	D <sub>OUT</sub>	Read

Notes:  
 H = High Voltage Level  
 L = Low Voltage Level  
 X = Don't Care

FUNCTIONAL DESCRIPTION

The Fujitsu MBM100C504 is fully decoded 262144 bit read/write random access memory organized as 65536 words by 4 bit. Memory cell selection is achieved by means of a 16-bit address designated A0 through A15. The active low Chip Select ( $\overline{CS}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable ( $\overline{WE}$ )

input. With  $\overline{WE}$  and  $\overline{CS}$  held low, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held high, while  $\overline{CS}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

ADVANCE INFO

**GUARANTEED OPERATING CONDITIONS**  
(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient temperature(TA)
Supply Voltage	VEE	-4.725	-4.5	-4.275	V	0°C to 85°C

**DC CHARACTERISTICS**

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, TA = 0°C to 85°C for DIP, Airflow ≥ 2.5m/s, TC = 0°C to 85°C for Flat Package, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	VOH	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	VOL	-1810		-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	VOHC	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	VOLC			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1810		-1475	mV
Input High Current (VIN = VIH max)	I <sub>IH</sub>			220	μA
Input Low Current (VIN = VIL min)	I <sub>IL</sub>	-50		90	μA
CS Input Low Current (VIN = VIL min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and Outputs Biased)	I <sub>EE</sub>	-220			mA

2



**CAPACITANCE**

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		TBD		pF
Output Pin Capacitance	C <sub>OUT</sub>		TBD		pF

**AC CHARACTERISTICS**

(VCC=0V, VEE=-4.5V±5%, Output Load=50Ω to -2.0V and 30pF to GND, TA=0°C to 85°C for DIP, Airflow ≥ 2.5 m/s, TC=0°C to 85°C for Flat Package, unless otherwise noted.)

**Fig. 2 - AC TEST CONDITIONS**



Output Load:  $R_L = 50 \Omega$   
 $C_L = 30 \text{ pF}$   
 (including jig and stray capacitance)


NOTE: All timing measurements referenced to 50% input levels.

2

**READ CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$			15.0	ns
Chip Select Access Time	$t_{AC}$			15.0	ns
Chip Select Recovery Time	$t_{RC}$			10.0	ns

**READ CYCLE TIMING DIAGRAM**




ADVANCE INFO

**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	10.0			ns
Write Disable Time	$t_{WS}$			10.0	ns
Write Recovery Time	$t_{WR}$			15.0	ns
Address Set Up Time	$t_{SA}$	3.0			ns
Chip Select Set Up Time	$t_{SC}$	3.0			ns
Data Set Up Time	$t_{SD}$	3.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns

**2**



**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		TBD		ns
Output Fall Time	$t_f$		TBD		ns

**2**

### Application Specific Bipolar ECL RAMs — *At a Glance*

Page	Device	Cycle Time (ns)	Capacity	Package Options
3-3	MBM10423LL-6	6	1024 bits (256w x 4b)	24-pin Ceramic DIP, FPT 24-pad Ceramic LCC
3-15	MBM100423LL-6	6	1024 bits (256w x 4b)	24-pin Ceramic DIP, FPT 24-pad Ceramic LCC
3-27	MBM10476LL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-39	MBM10476RR-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-47	MBM10476RL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-57	MBM100476LL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-69	MBM100476RR-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-79	MBM100476RL-9	9	4096 bits (1024w x 4b)	28-pin Ceramic DIP
3-89	MBM10486LL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-101	MBM10486RR-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-109	MBM10486RL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-117	MBM100486LL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-129	MBM100486RR-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP
3-137	MBM100486RL-13	13	16384 bits (4096w x 4b)	28-pin Ceramic DIP

**3**

# FUJITSU

## ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

### MBM10423LL-6

October 1987  
Edition 2.0

#### 1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 10423LL is fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits with address input and output latches. Generally in the system, preceding logic IC is needed for the synchronous entry of asynchronous address signal inputs of the RAM. MBM 10423LL contains internal latch circuits so that it can take synchronous address input and output timing, which contribute to higher system performance and save of power dissipation and board area. And it features on-chip voltage compensation for improved noise margin.

The MBM 10423LL offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 10423LL is specified over a temperature range of from 0°C to 75°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 24-pin Ceramic DIP, Flat Package, or LCC and is fully compatible with industry standard 10K-series ECL families.

- 256 words x 4 bits organization
- Address input and output latches which can be controlled separately
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K-series ECL families
- Latch cycle time: 6 ns max.
- Address access time: 5 ns max.
- Block select access time: 3 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.84 mW/bit
- DOPOS and IOP-II


#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature Under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE  
DIP-24C-C05



CERAMIC PACKAGE  
FPT-24C-C02

LCC-24C-F02: See Page 11

#### PIN ASSIGNMENT




LCC PAD CONFIGURATION: See Page 11

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



**3**

Fig. 1 – MBM 10423LL BLOCK DIAGRAM



Symbol	Pin Name	Symbol	Pin Name
A <sub>0</sub> ~ A <sub>7</sub>	Address Input	CLKA	Address Latch Clock
DI <sub>1</sub> ~ DI <sub>4</sub>	Data Input	CLKO	Output Latch Clock
DO <sub>1</sub> ~ DO <sub>4</sub>	Data Output	V <sub>EE</sub>	Power Supply (-5.2V)
WE	Write Enable	V <sub>CC</sub>	Power Supply (0V)
BS <sub>1,2</sub> , BS <sub>3,4</sub>	Block Select		

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM 10423LL is fully decoded 1024 bit read/write random access memory organized as 256 words by 4 bits with address input and output latches which can be controlled separately by  $\overline{\text{CLKA}}$  and  $\overline{\text{CLKO}}$  pins. When clock is in high state, data is latched, while clock is held low, data goes through the latches like as conventional MBM 10422A. Memory cell selection is achieved by means of a 8-bit address designated A<sub>0</sub> through A<sub>7</sub>. The active low Block Select inputs are provided for memory expansion. Two separate

blocks are selected simultaneously by  $\overline{\text{BS}}_{1,2}$  or  $\overline{\text{BS}}_{3,4}$  pin. The read and write operation are controlled by the state of active low Write Enable (WE) input. With WE,  $\overline{\text{BS}}_{1,2}$  and/or  $\overline{\text{BS}}_{3,4}$  held low, the data at DIN is written into the addressed location. To read, WE is held high, while  $\overline{\text{BS}}_{1,2}$  and/or  $\overline{\text{BS}}_{3,4}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.46	-5.2	-4.94 V	V	0°C to 75°C

## DC CHARACTERISTICS

( $V_{CC} = 0\text{ V}$ ,  $V_{EE} = -5.2\text{ V}$ , Output Load = 50  $\Omega$  to -2.0V,  $T_A = 0^\circ\text{C}$  to 75°C for DIP, Airflow  $\geq 2.5\text{ m/s}$ ,  $T_C = 0^\circ\text{C}$  to 75°C for flat package and LCC, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	$T_A / T_C$
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage ( $V_{IN\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu\text{A}$	0°C to 75°C
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu\text{A}$	0°C to 75°C
$\overline{\text{BS}}$ and $\overline{\text{CLKA}}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu\text{A}$	0°C to 75°C
Power Supply Current (All Inputs and Output Open)	$I_{EE}$	-220			mA	0°C to 75°C

## CAPACITANCE


Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	6	pF
Output Pin Capacitance	$C_{OUT}$		6	7	pF

## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -5.2V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $75^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $75^\circ C$  for Flatpackage and LCC, unless otherwise noted.)

### READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	1.5		5.0	ns
Output Latch Access Time	$t_{AAOC}$	0.5		3.0	ns
Block Select Access Time	$t_{AB}$	0.5		3.0	ns
Block Select Recovery Time	$t_{RB}$	0.5		3.0	ns
Address Latch Clock Pulse Width	$t_{WAC}$	2.5			ns
Output Latch Clock Pulse Width	$t_{WOC}$	2.5			ns
Address Latch Clock Setup Time	$t_{SCA}$	1.5			ns
Address Latch Clock Hold Time	$t_{HCA}$	2.0			ns
Output Latch Clock Setup Time	$t_{SCO}$	2.5			ns
Output Latch Clock Hold Time	$t_{HCO}$	1.0			ns
Delay Time Between Input Clock and Output Clock	$t_{DIOC}$	1.0			ns
Latch Cycle Time	$t_{CYCL}$	6.0			ns

**3**


**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	3.5			ns
Write Disable Time	$t_{WS}$	0.5		3.5	ns
Write Recovery Time	$t_{WR}$	0.5		3.5	ns
Write Clock Setup Time	$t_{SAC}$	-1.5			ns
Block Select Setup Time	$t_{SB}$	0.5			ns
Data Setup Time	$t_{SD}$	0.5			ns
Write Clock Hold Time	$t_{HAC}$	1.5			ns
Block Select Hold Time	$t_{HB}$	1.0			ns
Data Hold Time	$t_{HD}$	1.0			ns



3



**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns

Fig. 2 – AC TEST CONDITIONS



Output Load:  $R_L = 50\Omega$   
 $C_L = 30\text{pF}$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.


FUNCTIONAL TRUTH TABLE

$\overline{\text{BS}}$	$\overline{\text{WE}}$	DI	$\overline{\text{CLKA}}$	$\overline{\text{CLKO}}$	OUTPUT	MODE
H	X	X	X	X	L	DISABLED
L	L	L	L	L	L	THROUGH, WRITE "L"
L	L	H	L	L	L	THROUGH, WRITE "H"
L	H	X	L	L	DO	THROUGH, READ
L	L	L	H	X	L	LATCHED, WRITE "L"
L	L	H	H	X	L	LATCHED, WRITE "H"
L	H	X	H	L	DO <sup>-1</sup>	LATCHED, READ
L	H	X	X	H	DO <sup>0</sup>	LATCHED, READ


- L : Low Voltage Level
- H : High Voltage Level
- X : Don't care
- DO<sup>-1</sup> : Data Out at the Location Addressed Before  $\overline{\text{CLKA}}$  Goes From "L" to "H"
- DO<sup>0</sup> : Data Out at the Location Addressed Before  $\overline{\text{CLKO}}$  Goes From "L" to "H"

## TYPICAL CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 10 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 12 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



# PACKAGE DIMENSIONS


CERAMIC DIP (: -CZ)





# PACKAGE DIMENSIONS




CERAMIC FPT (: -ZF)




3

# PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)



**3**



# ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

**MBM100423LL-6**

October 1987  
Edition 2.0

## 1024-BIT BIPOLAR ECL RANDOM ACCESS MEMORY

The Fujitsu MBM 100423LL is fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4 bits with address input and output latches. Generally in the system, preceding logic IC is needed for the synchronous entry of asynchronous address signal inputs of the RAM. MBM 100423LL contains internal latch circuits so that it can take synchronous address input and output timing, which contribute to higher system performance and save of power dissipation and board area. And it features on-chip voltage/temperature compensation for improved noise margin.

The MBM 100423LL offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.


Operation for the MBM 100423LL is specified over a temperature range of from 0°C to 85°C ( $T_A$  for DIP,  $T_C$  for Flat Package and LCC). It also features 24-pin Ceramic DIP, Flat Package, or LCC and is fully compatible with industry standard 100K-series ECL families.

- 256 words x 4 bits organization
- Address input and output latches which can be controlled separately
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K-series ECL families
- Latch cycle time: 6 ns max.
- Address access time: 5 ns max.
- Block select access time: 3 ns max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.73 mW/bit
- DOPOS and IOP-II


### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
$V_{EE}$ Pin Potential to Ground Pin	$V_{EE}$	+0.5 to -7.0	V
Input Voltage	$V_{IN}$	+0.5 to $V_{EE}$	V
Output Current (DC, Output High)	$I_{OUT}$	-30	mA
Temperature Under Bias	$T_A$ for DIP	-55 to +125	°C
	$T_C$ for Flat Package and LCC	-55 to +125	
Storage Temperature	$T_{STG}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




**3**



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

**Fig. 1 – MBM 100423LL BLOCK DIAGRAM**



Symbol	Pin Name	Symbol	Pin Name
A <sub>0</sub> ~ A <sub>7</sub>	Address Input	CLKA	Address Latch Clock
DI <sub>1</sub> ~ DI <sub>4</sub>	Data Input	CLKO	Output Latch Clock
DO <sub>1</sub> ~ DO <sub>4</sub>	Data Output	V <sub>EE</sub>	Power Supply (-5.2V)
WE	Write Enable	V <sub>CC</sub>	Power Supply (0V)
BS <sub>1,2</sub> , BS <sub>3,4</sub>	Block Select		

## FUNCTIONAL DESCRIPTION

The Fujitsu MBM100423LL is fully decoded 1024 bit read/write random access memory organized as 256 words by 4 bits with address input and output latches which can be controlled separately by  $\overline{CLKA}$  and  $\overline{CLKO}$  pins. When clock is in high state, data is latched, while clock is held low, data goes through the latches like as conventional MBM100422A. Memory cell selection is achieved by means of a 8-bit address designated A<sub>0</sub> through A<sub>7</sub>. The active low Block Select inputs are provided for memory expansion. Two separate

blocks are selected simultaneously by  $\overline{BS_{1,2}}$  or  $\overline{BS_{3,4}}$  pin. The read and write operation are controlled by the state of active low Write Enable (WE) input. With WE,  $\overline{BS_{1,2}}$  and/or  $\overline{BS_{3,4}}$  held low, the data at DIN is written into the addressed location. To read, WE is held high, while  $\overline{BS_{1,2}}$  and/or  $\overline{BS_{3,4}}$  is held low. Data at the addressed location is then transferred to D<sub>OUT</sub> and read out non-inverted Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## GUARANTEED OPERATING CONDITIONS

(Referenced to  $V_{CC}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package and LCC
Supply Voltage	$V_{EE}$	-5.7	-4.5	-4.2	V	0°C to 85°C

## DC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V$ , Output Load =  $50\Omega$  to  $-2.0V$ ,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, Airflow  $\geq 2.5$  m/s,  $T_C = 0^\circ C$  to  $85^\circ C$  for flat package and LCC, unless otherwise noted.)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Output High Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OH}$	-1025		-880	mV
Output Low Voltage ( $V_{IN} = V_{IH\ max}$ or $V_{IL\ min}$ )	$V_{OL}$	-1810		-1620	mV
Output High Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OHC}$	-1035			mV
Output Low Voltage ( $V_{IN} = V_{IH\ min}$ or $V_{IL\ max}$ )	$V_{OLC}$			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	$V_{IH}$	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	$V_{IL}$	-1810		-1475	mV
Input High Current ( $V_{IN} = V_{IH\ max}$ )	$I_{IH}$			220	$\mu A$
Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	-50			$\mu A$
$\overline{BS}$ and $\overline{CLKA}$ Input Low Current ( $V_{IN} = V_{IL\ min}$ )	$I_{IL}$	0.5		170	$\mu A$
Power Supply Current (All Inputs and Outputs Open)	$I_{EE}$	-220			mA

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	$C_{IN}$		4	6	pF
Output Pin Capacitance	$C_{OUT}$		6	7	pF


## AC CHARACTERISTICS

( $V_{CC} = 0V$ ,  $V_{EE} = -4.5V \pm 5\%$ , Output Load =  $50\Omega$  to  $-2.0V$  and  $30pF$  to GND,  $T_A = 0^\circ C$  to  $85^\circ C$  for DIP, Airflow  $\geq 2.5m/s$ ,  $T_C = 0^\circ C$  to  $85^\circ C$  for Flatpackage and LCC, unless otherwise noted.)

### READ CYCLE


Parameter	Symbol	Min	Typ	Max	Unit
Address Access Time	$t_{AA}$	1.5		5.0	ns
Output Latch Access Time	$t_{AAOC}$	0.5		3.0	ns
Block Select Access Time	$t_{AB}$	0.5		3.0	ns
Block Select Recovery Time	$t_{RB}$	0.5		3.0	ns
Address Latch Clock Pulse Width	$t_{WAC}$	2.5			ns
Output Latch Clock Pulse Width	$t_{WOC}$	2.5			ns
Address Latch Clock Setup Time	$t_{SCA}$	1.5			ns
Address Latch Clock Hold Time	$t_{HCA}$	2.0			ns
Output Latch Clock Setup Time	$t_{SCO}$	2.5			ns
Output Latch Clock Hold Time	$t_{HCO}$	1.0			ns
Delay Time Between Input Clock and Output Clock	$t_{DIOC}$	1.0			ns
Latch Cycle Time	$t_{CYCL}$	6.0			ns

**3**



**WRITE CYCLE**

Parameter	Symbol	Min	Typ	Max	Unit
Write Pulse Width	$t_{WW}$	3.5			ns
Write Disable Time	$t_{WS}$	0.5		3.5	ns
Write Recovery Time	$t_{WR}$	0.5		3.5	ns
Write Clock Setup Time	$t_{SAC}$	-1.5			ns
Block Select Setup Time	$t_{SB}$	0.5			ns
Data Setup Time	$t_{SD}$	0.5			ns
Write Clock Hold Time	$t_{HAC}$	1.5			ns
Block Select Hold Time	$t_{HB}$	1.0			ns
Data Hold Time	$t_{HD}$	1.0			ns





**RISE TIME and FALL TIME**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		1.5		ns
Output Fall Time	$t_f$		1.5		ns



Fig. 2 – AC TEST CONDITIONS



Output Load:  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

**FUNCTIONAL TRUTH TABLE**

$\overline{BS}$	$\overline{WE}$	DI	$\overline{CLKA}$	$\overline{CLKO}$	OUTPUT	MODE
H	X	X	X	X	L	DISABLED
L	L	L	L	L	L	THROUGH, WRITE "L"
L	L	H	L	L	L	THROUGH, WRITE "H"
L	H	X	L	L	DO	THROUGH, READ
L	L	L	H	X	L	LATCHED, WRITE "L"
L	L	H	H	X	L	LATCHED, WRITE "H"
L	H	X	H	L	DO <sup>-1</sup>	LATCHED, READ
L	H	X	X	H	DO <sup>-0</sup>	LATCHED, READ

L : Low Voltage Level

H : High Voltage Level


X : Don't care

DO<sup>-1</sup> : Data Out at the Location Addressed Before  $\overline{CLKA}$  Goes From "L" to "H"


DO<sup>-0</sup> : Data Out at the Location Addressed Before  $\overline{CLKO}$  Goes From "L" to "H"

## TYPICAL CHARACTERISTICS CURVES


**Fig. 3 – OUTPUT HIGH VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 4 – OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 – OUTPUT LOW VOLTAGE vs AMBIENT TEMPERATURE**




**Fig. 6 – OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 – SUPPLY CURRENT vs AMBIENT TEMPERATURE**




**Fig. 8 – SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 9 – ADDRESS ACCESS TIME vs AMBIENT TEMPERATURE**




**Fig. 10 – ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 11 – WRITE PULSE WIDTH vs AMBIENT TEMPERATURE**




**Fig. 12 – WRITE PULSE WIDTH vs SUPPLY VOLTAGE**



# PACKAGE DIMENSIONS

CERAMIC DIP (: -CZ)





3




## PACKAGE DIMENSIONS

CERAMIC LCC (: -TV)



**24-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER  
(CASE No.: LCC-24C-F02)**



© FUJITSU LIMITED 1986 C24007S-5C

Dimensions in inches  
(millimeters)

**3**

December, 1988  
Edition 2.0

#### 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM10476LL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ( $\overline{\text{CLK}}$ ) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allow to decrease the number of devices on the board.


Operation for the MBM10476LL is specified over a case temperature range of from 0°C to 75°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side-brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Cycle time : 9ns  
Address access time : 7ns
- Power dissipation : 1976mW max
- Open emitter output for ease of memory expansion
- D-type latches are used for input and output latches
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06

#### PIN ASSIGNMENT (TOP VIEW)




\* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.



Fig.1 - MBM10476LL BLOCK DIAGRAM



3

FUNCTION TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	DI	CLK/ $\overline{CLK}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DO <sub>OUT</sub>	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address inputs
DI1 thru DI4	Data inputs
DO1 thru DO4	Data outputs
$\overline{WE}$	Write enable
$\overline{CS}$	Chip select
CLK, $\overline{CLK}$	Clock inputs
V <sub>BB</sub>	Reference voltage (-1.29V)
V <sub>EE</sub>	Supply voltage (-5.2V)
V <sub>CC</sub>	Supply voltage (0V)
NC	No connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	T <sub>C</sub>
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
$\overline{\text{CS}}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-380			mA	0°C to 75°C
Reference Voltage	V <sub>BB</sub>	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

3

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF

## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10476LL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/ $\overline{CLK}$ ). Inputs and outputs become active inversely with respect to the clock signal.

Input latches are transparent when CLK ( $\overline{CLK}$ ) goes low (high), and close to hold the data when CLK ( $\overline{CLK}$ ) goes high (low) and on the other hand, output latches are transparent when CLK ( $\overline{CLK}$ ) goes high (low) and data are held in the output latches when CLK ( $\overline{CLK}$ ) goes low (high).

When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time ( $t_s$ ) and the hold time ( $t_h$ ) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels may fluctuate during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.


When setup time is wide enough, output data becomes valid in the short delay time ( $t_{DR}$ ) after the rising (falling) edge of CLK ( $\overline{CLK}$ ). When setup time is short, output data appears on the outputs after the specified RAM access time ( $t_{A(ADD)}$ ) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and Address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the addressed location during CLK high ( $\overline{CLK}$  low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage ( $V_{BB}$ ) pin. When CLK and  $\overline{CLK}$  are used as differential inputs,  $V_{BB}$  pin is left open.



## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	6.0			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	3.0			ns
Cycle Time	$t_{CYC}$	9.0			ns
Address Access Time	$t_{A(ADD)}$			7.0 *1	ns
Data Access Time	$t_{A(DI)}$			4.0 *2	ns
Write Access Time	$t_{A(W)}$			4.0 *3	ns
Chip Select Access Time	$t_{A(CS)}$			4.0 *4	ns
Clock Access Time	$t_{A(CLK)}$			8.0 *5	ns
Output Delay Time	$t_{DR}$			3.0 *6	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{SA} = 1.0ns$

\*2 Specified at  $t_{SD} = 1.0ns$


\*3 Specified at  $t_{SW} = 1.0ns$

\*4 Specified at  $t_{SC} = 1.0ns$


\*5 Specified at  $t_{WL(CLK)} = 3.0ns$

\*6 Specified when  $t_{WL(CLK)} > t_{A(CLK)} \max$ ,  $t_{SA} > t_{A(ADD)} \max$ ,  $t_{SC} > t_{A(CS)} \max$ ,  $t_{SD} > t_{A(DI)} \max$ ,  $t_{SW} > t_{A(W)} \max$ .

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)



Note : All timing measurements referenced to 50% input levels.


**READ CYCLE TIMING DIAGRAMS**

● **CHIP SELECT ACCESS MODE**



\* Output is valid at  $t_{DR}$  when  $t_{sc} > t_{A}(CS)_{max} - t_{DR}_{max}$ .


● **ADDRESS ACCESS MODE**



\* Output is valid at  $t_{DR}$  when  $t_{sa} > t_{A}(ADD)_{max} - t_{DR}_{max}$ .


**3**

● CLOCK ACCESS MODE



\* Output is valid at  $t_{\text{DR}}$  when  $t_{\text{WL}}(\text{CLK}) > t_{\text{A}}(\text{CLK})_{\text{max}} - t_{\text{DR}}_{\text{max}}$ .

WRTE CYCLE TIMING DIAGRAMS









3

Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

# TYPICAL CHARACTERISTICS CURVES







**Fig. 9 - SUPPLY CURRENT vs CASE TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - ADDRESS ACCESS TIME vs CASE TEMPERATURE**




**Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 13 - CLOCK ACCESS TIME vs CASE TEMPERATURE**




**Fig. 14 - CLOCK ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 15 - OUTPUT DELAY TIME vs CASE TEMPERATURE**




**Fig. 16 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE**



**Fig. 17 - CLOCK PULSE WIDTH HIGH vs CASE TEMPERATURE**




**Fig. 18 - CLOCK PULSE WIDTH HIGH vs SUPPLY VOLTAGE**





MBM10476LL-9

# PACKAGE DIMENSIONS



3

# FUJITSU

## ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### MBM10476RR-9

December, 1988  
Edition 1.0

#### 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM10476RR-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ( $\overline{\text{CLK}}$ ) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allows to decrease the number of device on the board.


Operation for the MBM10476RR is specified over a case temperature range of from 0°C to 75°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Cycle time : 9ns
- Output delay time : 3ns
- Power dissipation : 2080mW max
- Open emitter output for ease of memory expansion
- Edge triggered registers for inputs and outputs
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


#### PIN ASSIGNMENT (TOP VIEW)



\* V<sub>CC</sub> grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM10476RR-9 BLOCK DIAGRAM



FUNCTION TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	DI	CLK/CLK	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DOUT	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
CLK, $\overline{CLK}$	Clock Inputs
V <sub>BB</sub>	Reference Voltage (-1.29V)
V <sub>EE</sub>	Supply Voltage (-5.2V)
V <sub>CC</sub>	Supply Voltage (0V)
NC	No Connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	T <sub>C</sub>
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
$\overline{\text{CS}}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-400			mA	0°C to 75°C
Reference Voltage	V <sub>BB</sub>	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF

## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10476RR is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are edge triggered registered controlled by the clock input (CLK/ $\overline{CLK}$ ). Inputs and outputs become active invertly with respect to the clock signal.

Input and output registers are transparent when CLK ( $\overline{CLK}$ ) goes high (low), and close to hold the data when CLK( $\overline{CLK}$ ) goes low (high).


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels may not be stable during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes low (high), address data is held at output, while output data is kept valid during the same cycle. Thus, the output data becomes available at the next rising (falling) edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), inputs are transparent while previous read data appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), data is written into the addressed location during CLK high ( $\overline{CLK}$  low) state. At the same time, data to be written appears on the output by the CLK( $\overline{CLK}$ ) rising (falling) edge of the next cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage (VBB) pin. When CLK and  $\overline{CLK}$  are used as differential inputs, VBB pin is left open.




## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	t <sub>WH(CLK)</sub>	3.0 *1			ns
Clock Pulse Width Low	t <sub>WL(CLK)</sub>	3.0 *2			ns
Cycle Time	t <sub>CYC</sub>	9.0			ns
Output Delay Time	t <sub>DR</sub>			3.0	ns
Address Setup Time	t <sub>SA</sub>	1.0			ns
Data Setup Time	t <sub>SD</sub>	1.0			ns
Write Setup Time	t <sub>SW</sub>	1.0			ns
Chip Select Setup Time	t <sub>SC</sub>	1.0			ns
Address Hold Time	t <sub>HA</sub>	2.0			ns
Data Hold Time	t <sub>HD</sub>	2.0			ns
Write Hold Time	t <sub>HW</sub>	2.0			ns
Chip Select Hold Time	t <sub>HC</sub>	2.0			ns

\*1 Specified at t<sub>WL(CLK)</sub> > 6.0ns

\*2 Specified at t<sub>WH(CLK)</sub> > 6.0ns




### Rise Time and Fall Time

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	t <sub>r</sub>		2.0		ns
Output Fall Time	t <sub>f</sub>		2.0		ns






### READ CYCLE TIMING DIAGRAMS









3

### WRITE CYCLE TIMING DIAGRAMS



# TYPICAL CHARACTERISTICS CURVES



**3**

# FUJITSU

## ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### MBM10476RL-9

#### 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988  
Edition 1.0

The Fujitsu MBM10476RL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.


Operation for the MBM10476RL is specified over a case temperature range of from 0°C to 75°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Cycle time : 9ns
- Output delay time : 3ns
- Power dissipation : 2080mW max
- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for outputs and edge triggered registers for inputs
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


#### PIN ASSIGNMENT (TOP VIEW)



\* V<sub>CC</sub> grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

**3**



**FUNCTION TRUTH TABLE**

$\overline{CS}$	$\overline{WE}$	DI	CLK/ $\overline{CLK}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DOUT	READ

L : Low voltage level, H : High voltage level, X : Don't care

: Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

**PIN DESIGNATION**

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
CLK, $\overline{CLK}$	Clock Inputs
V <sub>BB</sub>	Reference Voltage (-1.29V)
V <sub>EE</sub>	Supply Voltage (-5.2V)
V <sub>CC</sub>	Supply Voltage (0V)
NC	No Connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (Tc)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V, Output Load = 50Ω to -2.0V, Tc = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	Tc
Output High Voltage (VIN = VIH max or VIL min)	VOH	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH max or VIL min)	VOL	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (VIN = VIH min or VIL max)	VOHC	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (VIN = VIH min or VIL max)	VOLC			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	VIH	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	VIL	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIH max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (VIN = VIL min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
CS Input Low Current (VIN = VIL min)	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-400			mA	0°C to 75°C
Reference Voltage	V <sub>BB</sub>	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

3

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF



## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10476RL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) furnish edge triggered registers, whereas outputs (DOUT) have level sensitive transparent latches.


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. All input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels are free to change for the rest of the cycle time once input data is held into the input register. Read out data becomes available during CLK low state in which output latches are transparent. When CLK ( $\overline{CLK}$ ) state is wide enough than the internal RAM access time, output data become valid in the short delay time (tDR) after the falling (rising) edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the addressed location. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

### 3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage (VBB) pin. When CLK and  $\overline{CLK}$  are used as differential inputs, VBB pin is left open.




## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	3.0 *1			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	3.0 *2			ns
Cycle Time	$t_{CYC}$	9.0			ns
Clock Access Time	$t_{A(CLK)}$			8.0 *3	ns
Output Delay Time	$t_{DR}$			3.0 *4	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

- \*1 Specified at  $t_{WL(CLK)} > 6.0ns$
- \*2 Specified at  $t_{WH(CLK)} > 6.0ns$
- \*3 Specified at  $t_{WH(CLK)} = 3.0ns$
- \*4 Specified at  $t_{WH(CLK)} > t_{A(CLK)} \text{ max}$








### Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

### READ CYCLE TIMING DIAGRAMS

3




**WRTE CYCLE TIMING DIAGRAMS**




3

## TYPICAL CHARACTERISTICS CURVES


**Fig. 3 - OUTPUT HIGH VOLTAGE vs CASE TEMPERATURE**




**Fig. 4 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 - OUTPUT LOW VOLTAGE vs CASE TEMPERATURE**




**Fig. 6 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 7 - REFERENCE VOLTAGE vs CASE TEMPERATURE**




**Fig. 8 - REFERENCE VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 9 - SUPPLY CURRENT vs CASE TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - CLOCK ACCESS TIME vs CASE TEMPERATURE**




**Fig. 12 - CLOCK ACCESS TIME vs SUPPLY VOLTAGE**



**Fig. 13 - OUTPUT DELAY TIME vs CASE TEMPERATURE**




**Fig. 14 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE**





MBM10476RL-9

# PACKAGE DIMENSIONS



3

# FUJITSU

## ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### MBM100476LL-9

December, 1988  
Edition 2.0

#### 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM100476LL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allows to decrease the number of device on the board.


Operation for the MBM100476LL is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Cycle time : 9ns
- Address access time : 7ns
- Power dissipation : 1710mW max
- Open emitter output for ease of memory expansion
- D-type latches are used for input and output latches
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to VEE	V
Output Current (DC, Output High)	IOUT	-30	mA
Temperature Under Bias	Tc	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


#### PIN ASSIGNMENT (TOP VIEW)



\* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

**Fig.1 - MBM100476LL BLOCK DIAGRAM**



**3**

**FUNCTION TRUTH TABLE**

$\overline{CS}$	$\overline{WE}$	DI	CLK/ $\overline{CLK}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DO <sub>OUT</sub>	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK (CLK).

**PIN DESIGNATION**

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
CLK, $\overline{CLK}$	Clock inputs
V <sub>BB</sub>	Reference Voltage (-1.32V)
VEE	Supply Voltage (-4.5V)
V <sub>CC</sub>	Supply Voltage (0V)
NC	No Connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 85°C

\*Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
$\overline{CS}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-380			mA
Reference Voltage	V <sub>BB</sub>	-1390		-1250	mV

3

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF



## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100476LL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/ $\overline{CLK}$ ). Inputs and outputs become active invertly with respect to the clock signal.

Input latches are transparent when CLK ( $\overline{CLK}$ ) goes low (high), and close to hold the data when CLK ( $\overline{CLK}$ ) goes high (low) and on the other hand, output latches are transparent when CLK ( $\overline{CLK}$ ) goes high (low) and data are held in the output latches when CLK ( $\overline{CLK}$ ) goes low (high).

When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time ( $t_s$ ) and the hold time ( $t_H$ ) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels may flucturate during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.


When setup time is wide enough, output data becomes valid in the short delay time ( $t_{DR}$ ) after the rising (falling) edge of CLK ( $\overline{CLK}$ ). When setup time is short, output data appears on the outputs after the specified RAM access time ( $t_{A(ADD)}$ ) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and Address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the addressed location during CLK high ( $\overline{CLK}$  low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage ( $V_{BB}$ ) pin. When CLK and  $\overline{CLK}$  are used as differential inputs,  $V_{BB}$  pin is left open.



## AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V ±5%, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	6.0			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	3.0			ns
Cycle Time	$t_{CYC}$	9.0			ns
Address Access Time	$t_{A(ADD)}$			7.0 *1	ns
Data Access Time	$t_{A(DI)}$			4.0 *2	ns
Write Access Time	$t_{A(W)}$			4.0 *3	ns
Chip Select Access Time	$t_{A(CS)}$			4.0 *4	ns
Clock Access Time	$t_{A(CLK)}$			8.0 *5	ns
Output Delay Time	$t_{DR}$			3.0 *6	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{SA} = 1.0ns$


\*2 Specified at  $t_{SD} = 1.0ns$

\*3 Specified at  $t_{SW} = 1.0ns$

\*4 Specified at  $t_{SC} = 1.0ns$


\*5 Specified at  $t_{WL(CLK)} = 3.0ns$

\*6 Specified when  $t_{WL(CLK)} > t_{A(CLK)}$  max,  $t_{SA} > t_{A(ADD)}$  max,  $t_{SC} > t_{A(CS)}$  max,  $t_{SD} > t_{A(DI)}$  max,  $t_{SW} > t_{A(W)}$  max.




READ CYCLE TIMING DIAGRAMS

● CHIP SELECT ACCESS MODE




\* Output is valid at  $t_{\text{DR}}$  when  $t_{\text{SC}} > t_{\text{A}}(\text{CS})_{\text{max}} - t_{\text{DR}}_{\text{max}}$ .

● ADDRESS ACCESS MODE




\* Output is valid at  $t_{\text{DR}}$  when  $t_{\text{SA}} > t_{\text{A}}(\text{ADD})_{\text{max}} - t_{\text{DR}}_{\text{max}}$ .

● CLOCK ACCESS MODE



\* Output is valid at  $t_{\text{DR}}$  when  $t_{\text{WL}}(\text{CLK}) > t_{\text{A}}(\text{CLK})_{\text{max}} - t_{\text{DR}}_{\text{max}}$ .

**WRITE CYCLE TIMING DIAGRAMS**









**3**


**Rise Time and Fall Time**

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns


# TYPICAL CHARACTERISTICS CURVES




**Fig. 9 - SUPPLY CURRENT vs CASE TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - ADDRESS ACCESS TIME vs CASE TEMPERATURE**




**Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 13 - CLOCK ACCESS TIME vs CASE TEMPERATURE**




**Fig. 14 - CLOCK ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 15 - OUTPUT DELAY TIME vs CASE TEMPERATURE**




**Fig. 16 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE**



**Fig. 17 - CLOCK PULSE WIDTH HIGH vs CASE TEMPERATURE**



**Fig. 18 - CLOCK PULSE WIDTH HIGH vs SUPPLY VOLTAGE**








MBM100476LL-9

# PACKAGE DIMENSIONS



3

#### 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

The Fujitsu MBM100476RR-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ( $\overline{\text{CLK}}$ ) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allow to decrease the number of devices on the board.


Operation for the MBM100476RR is specified over a case temperature range of from 0°C to 85°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Cycle time : 9ns
- Output delay time : 3ns
- Power dissipation : 1800mW max
- Open emitter output for ease of memory expansion
- Edge triggered registers for inputs and outputs
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


#### PIN ASSIGNMENT (TOP VIEW)



\* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM100476RR-9 BLOCK DIAGRAM



FUNCTION TRUTH TABLE

CS	WE	DI	CLK/CLK	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DOUT	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK (CLK).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
WE	Write Enable
CS	Chip Select
CLK, CLK	Clock Inputs
VBB	Reference Voltage (-1.32V)
VEE	Supply Voltage (-4.5V)
VCC	Supply Voltage (0V)
NC	No Connection

## GUARANTEED OPERATING CONDITIONS (Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 85°C

\*Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
CS Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-400			mA
Reference Voltage	V <sub>BB</sub>	-1390		-1250	mV

3

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF



## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100476RR is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are edge triggered registered controlled by the clock input (CLK/ $\overline{CLK}$ ). Inputs and outputs become active invertly with respect to the clock signal.

Input and output registers are transparent when CLK ( $\overline{CLK}$ ) goes high (low), and close to hold the data when CLK ( $\overline{CLK}$ ) goes low (high).


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels may not be stable during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes low (high), address data is held at output, while output data is kept valid during the same cycle. Thus, the output data becomes available at the next rising (falling) edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), inputs are transparent while previous read data appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), data is written into the addressed location during CLK high ( $\overline{CLK}$  low) state. At the same time, data to be written appears on the output by the CLK ( $\overline{CLK}$ ) rising (falling) edge of the next cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage (VBB) pin. When CLK and  $\overline{CLK}$  are used as differential inputs, VBB pin is left open.




# AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	t <sub>WH(CLK)</sub>	3.0 *1			ns
Clock Pulse Width Low	t <sub>WL(CLK)</sub>	3.0 *2			ns
Cycle Time	t <sub>CYC</sub>	9.0			ns
Output Delay Time	t <sub>DR</sub>			3.0	ns
Address Setup Time	t <sub>SA</sub>	1.0			ns
Data Setup Time	t <sub>SD</sub>	1.0			ns
Write Setup Time	t <sub>SW</sub>	1.0			ns
Chip Select Setup Time	t <sub>SC</sub>	1.0			ns
Address Hold Time	t <sub>HA</sub>	2.0			ns
Data Hold Time	t <sub>HD</sub>	2.0			ns
Write Hold Time	t <sub>HW</sub>	2.0			ns
Chip Select Hold Time	t <sub>HC</sub>	2.0			ns


\*1 Specified at t<sub>WL(CLK)</sub> > 6.0ns  
 \*2 Specified at t<sub>WH(CLK)</sub> > 6.0ns



## Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	t <sub>r</sub>		2.0		ns
Output Fall Time	t <sub>f</sub>		2.0		ns

**READ CYCLE TIMING DIAGRAMS**









**3**

**WRITE CYCLE TIMING DIAGRAMS**




# TYPICAL CHARACTERISTICS CURVES







**Fig. 9 - SUPPLY CURRENT vs CASE TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - OUTPUT DELAY TIME vs CASE TEMPERATURE**



**Fig. 12 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE**



## PACKAGE DIMENSIONS



3

**3**

# FUJITSU

## ECL 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### MBM100476RL-9

#### 4096-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988  
Edition 1.0

The Fujitsu MBM100476RL-9 is fully decoded 4096-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 1024 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.


Operation for the MBM100476RL is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 1024 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Cycle time : 9ns
- Output delay time : 3ns
- Power dissipation : 1800mW max
- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for outputs and edge triggered registers for inputs
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and U-FOX processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	VEE	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


#### PIN ASSIGNMENT (TOP VIEW)



\* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM100476RL-9 BLOCK DIAGRAM



3

FUNCTION TRUTH TABLE

CS	WE	DI	CLK/ $\overline{\text{CLK}}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DO1-4	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{\text{CLK}}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A9	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
CLK, $\overline{\text{CLK}}$	Clock Inputs
VBB	Reference Voltage (-1.32V)
VEE	Supply Voltage (-4.5V)
VCC	Supply Voltage (0V)
NC	No Connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (Tc)
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 85°C

\*Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V, Output Load = 50Ω to -2.0V, Tc = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (VIN = VIH max or VIL min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (VIN = VIH max or VIL min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (VIN = VIH min or VIL max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (VIN = VIH min or VIL max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (VIN = VIH max)	I <sub>IH</sub>			220	μA
Input Low Current (VIN = VIL min)	I <sub>IL</sub>	-50			μA
CS Input Low Current (VIN = VIL min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-400			mA
Reference Voltage	V <sub>BB</sub>	-1390		-1250	mV

3

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF

## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100476RL is fully decoded 4096-bit read/write self-timed random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) furnish edge triggered registers, whereas outputs (DOUT) have level sensitive transparent latches.


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. All input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time ( $t_S$ ) and the hold time ( $t_H$ ) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels are free to change for the rest of the cycle time once input data is held into the input register. Read out data becomes available during CLK low state in which output latches are transparent. When CLK ( $\overline{CLK}$ ) state is wide enough than the internal RAM access time, output data become valid in the short delay time ( $t_{DR}$ ) after the falling (rising) edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the addressed location. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

### 3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage ( $V_{BB}$ ) pin. When CLK and  $\overline{CLK}$  are used as differential inputs,  $V_{BB}$  pin is left open.




## AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V ±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	3.0 *1			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	3.0 *2			ns
Cycle Time	$t_{CYC}$	9.0			ns
Clock Access Time	$t_{A(CLK)}$			8.0 *3	ns
Output Delay Time	$t_{DR}$			3.0 *4	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

- \*1 Specified at  $t_{WL(CLK)} > 6.0ns$
- \*2 Specified at  $t_{WH(CLK)} > 6.0ns$
- \*3 Specified at  $t_{WH(CLK)} = 3.0ns$
- \*4 Specified at  $t_{WH(CLK)} > t_{A(CLK)} \max$








Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

READ CYCLE TIMING DIAGRAMS

3



**WRTE CYCLE TIMING DIAGRAMS**



## TYPICAL CHARACTERISTICS CURVES

Fig. 3 - OUTPUT HIGH VOLTAGE vs CASE TEMPERATURE




Fig. 4 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE




Fig. 5 - OUTPUT LOW VOLTAGE vs CASE TEMPERATURE




Fig. 6 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE




Fig. 7 - REFERENCE VOLTAGE vs CASE TEMPERATURE







Fig. 8 - REFERENCE VOLTAGE vs SUPPLY VOLTAGE




**Fig. 9 - SUPPLY CURRENT vs CASE TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - CLOCK ACCESS TIME vs CASE TEMPERATURE**




**Fig. 12 - CLOCK ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 13 - OUTPUT DELAY TIME vs CASE TEMPERATURE**



**Fig. 14 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE**



# PACKAGE DIMENSIONS



**3**

# FUJITSU

## ECL 16384 BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### MBM10486LL-13

#### 16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988  
Edition 2.0

The Fujitsu MBM10486LL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ( $\overline{\text{CLK}}$ ) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allows to decrease the number of device on the board.


Operation for the MBM10486LL is specified over a case temperature range of from 0°C to 75°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Cycle time : 13ns
- Address access time : 10ns
- Power dissipation : 1976mW max
- Open emitter output for ease of memory expansion
- D-type latches are used for input and output latches
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and IOP-II processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06

#### PIN ASSIGNMENT (TOP VIEW)




\* VCC grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

3

Fig.1 - MBM10486LL BLOCK DIAGRAM



3

FUNCTION TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	DI	CLK/ $\overline{CLK}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DOUT	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A11	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
CLK, $\overline{CLK}$	Clock Inputs
$V_{BB}$	Reference Voltage (-1.29V)
$V_{EE}$	Supply Voltage (-5.2V)
$V_{CC}$	Supply Voltage (0V)
NC	No Connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	T <sub>C</sub>
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
CS Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-380			mA	0°C to 75°C
Reference Voltage	V <sub>BB</sub>	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF



## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10486LL is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A11. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/ $\overline{CLK}$ ). Inputs and outputs become active invertly with respect to the clock signal.

Input latches are transparent when CLK ( $\overline{CLK}$ ) goes low (high), and close to hold the data when CLK( $\overline{CLK}$ ) goes high (low) and on the other hand, output latches are transparent when CLK ( $\overline{CLK}$ ) goes high (low) and data are held in the output latches when CLK ( $\overline{CLK}$ ) goes low (high).

When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time ( $t_s$ ) and the hold time ( $t_h$ ) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input level may flucturate during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.


When setup time is wide enough, output data becomes valid in the short delay time ( $t_{DR}$ ) after the rising (falling) edge of CLK ( $\overline{CLK}$ ). When setup time is short, output data appears on the outputs after the specified RAM access time ( $t_{A(ADD)}$ ) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and Address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the addressed location during CLK high ( $\overline{CLK}$  low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage ( $V_{BB}$ ) pin. When CLK and  $\overline{CLK}$  are used as differential inputs,  $V_{BB}$  pin is left open.



## AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	10.0			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	3.0			ns
Cycle Time	$t_{CYC}$	13.0			ns
Address Access Time	$t_{A(ADD)}$			10.0 *1	ns
Data Access Time	$t_{A(DI)}$			5.0 *2	ns
Write Access Time	$t_{A(W)}$			5.0 *3	ns
Chip Select Access Time	$t_{A(CS)}$			5.0 *4	ns
Clock Access Time	$t_{A(CLK)}$			11.0 *5	ns
Output Delay Time	$t_{DR}$			4.0 *6	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{SA} = 1.0ns$

\*2 Specified at  $t_{SD} = 1.0ns$


\*3 Specified at  $t_{SW} = 1.0ns$

\*4 Specified at  $t_{SC} = 1.0ns$


\*5 Specified at  $t_{WL(CLK)} = 3.0ns$

\*6 Specified when  $t_{WL(CLK)} > t_{A(CLK)}$  max,  $t_{SA} > t_{A(ADD)}$  max,  $t_{SC} > t_{A(CS)}$  max,  $t_{SD} > t_{A(DI)}$  max,  $t_{SW} > t_{A(W)}$  max.

Fig. 2 - AC TEST CONDITIONS




Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)



Note : All timing measurements referenced to 50% input levels.


**READ CYCLE TIMING DIAGRAMS**

● CHIP SELECT ACCESS MODE




\* Output is valid at  $t_{DR}$  when  $t_{SC} > t_{A}(CS)_{max} - t_{DR}_{max}$ .

● ADDRESS ACCESS MODE




\* Output is valid at  $t_{DR}$  when  $t_{SA} > t_{A}(ADD)_{max} - t_{DR}_{max}$ .

● CLOCK ACCESS MODE



\* Output is valid at  $t_{DR}$  when  $t_{WL}(CLK) > t_{A}(CLK)_{max} - t_{DR}_{max}$

WRITE CYCLE TIMING DIAGRAMS




3

Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

## TYPICAL CHARACTERISTICS CURVES


**Fig. 3 - OUTPUT HIGH VOLTAGE vs CASE TEMPERATURE**




**Fig. 4 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 - OUTPUT LOW VOLTAGE vs CASE TEMPERATURE**




**Fig. 6 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**



**Fig. 7 - REFERENCE VOLTAGE vs CASE TEMPERATURE**



**Fig. 8 - REFERENCE VOLTAGE vs SUPPLY VOLTAGE**



3

Fig. 9 - SUPPLY CURRENT vs CASE TEMPERATURE




Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE




Fig. 11 - ADDRESS ACCESS TIME vs CASE TEMPERATURE




Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE




Fig. 13 - CLOCK ACCESS TIME vs CASE TEMPERATURE







Fig. 14 - CLOCK ACCESS TIME vs SUPPLY VOLTAGE




**Fig. 15 - OUTPUT DELAY TIME vs CASE TEMPERATURE**




**Fig. 16 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE**



**Fig. 17 - CLOCK PULSE WIDTH HIGH vs CASE TEMPERATURE**



**Fig. 18 - CLOCK PULSE WIDTH HIGH vs SUPPLY VOLTAGE**







# MBM10486RR-13

## 16384-BIT BIPOLAR SELF-TIMED RAMDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10486RR-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allowsto decrease the number of device on the board.


Operation for the MBM10486RR is specified over a case temperature range of from 0°C to 75°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Cycle time : 13ns
- Output delay time : 4ns
- Power dissipation : 2184mW max
- Open emitter output for ease of memory expansion
- Edge triggered registers for inputs and outputs
- Internal write pulse generator
- Option clock inputs : single ended or differential
- DOPOS and IOP-II processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Parameter	Symbol	Value	Unit
VEE Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


### PIN ASSIGNMENT (TOP VIEW)



\* Vcc grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM10486RR-13 BLOCK DIAGRAM



3

FUNCTION TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	DI	CLK/ $\overline{CLK}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DOUT	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A11	Address inputs
DI1 thru DI4	Data inputs
DO1 thru DO4	Data outputs
$\overline{WE}$	Write enable
$\overline{CS}$	Chip select
CLK, $\overline{CLK}$	Clock inputs
VBB	Reference voltage (-1.32V)
VEE	Supply voltage (-4.5V)
VCC	Supply voltage (0V)
NC	No connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to Vcc)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (Tc)
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75°C

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>c</sub> = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	T <sub>c</sub>
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHc</sub>	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLc</sub>			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
$\overline{\text{CS}}$ Input Low Current (V <sub>IN</sub> = V <sub>ILmin</sub> )	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-420			mA	0°C to 75°C
Reference Voltage	V <sub>BB</sub>	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF

3

## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10486RR is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are edge triggered registered controlled by the clock input (CLK/ $\overline{CLK}$ ). Inputs and outputs become active invertly with respect to the clock signal.

Input and output registers are transparent when CLK ( $\overline{CLK}$ ) goes high (low), and close to hold the data when CLK( $\overline{CLK}$ ) goes low (high).


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels may not be stable during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes low (high), address data is held at output, while output data is kept valid during the same cycle. Thus, the output data becomes available at the next rising (falling) edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), inputs are transparent while previous read data appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), data is written into the addressed location during CLK high ( $\overline{CLK}$  low) state. At the same time, data to be written appears on the output by the CLK( $\overline{CLK}$ ) rising (falling) edge of the next cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

# 3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage (V<sub>BB</sub>) pin. When CLK and  $\overline{CLK}$  are used as differential inputs, V<sub>BB</sub> pin is left open.



## AC CHARACTERISTICS


(VCC = 0V, VEE = -5.2V±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	5.0 *1			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	5.0 *2			ns
Cycle Time	$t_{CYC}$	13.0			ns
Output Delay Time	$t_{DR}$			4.0	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{WL(CLK)} > 8.0ns$

\*2 Specified at  $t_{WH(CLK)} > 8.0ns$


3



### Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

READ CYCLE TIMING DIAGRAMS




3

WRITE CYCLE TIMING DIAGRAMS



# PACKAGE DIMENSIONS



**3**





# MBM10486RL-13

## 16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM10486RL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.


Operation for the MBM10486RL is specified over a case temperature range of from 0°C to 75°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 10K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K series ECL families
- Cycle time : 13ns
- Output delay time : 4ns
- Power dissipation : 2.08W max
- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for outputs and edge triggered registers for inputs
- Internal write pulse generator
- Option clock inputs : single ended or differential
- DOPOS and IOP-II processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


### PIN ASSIGNMENT (TOP VIEW)

DI1	1	28	CS
DI2	2	27	WE
DI3	3	26	CLK
DI4	4	25	CLK
DO1	5	24	VBB
DO2	6	23	A11
* VCC	7	22	A10
* VCC	8	21	VEE
DO3	9	20	A9
DO4	10	19	A8
A0	11	18	A7
A1	12	17	A6
A2	13	16	A5
A3	14	15	A4

\* V<sub>cc</sub> grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM10486RL-13 BLOCK DIAGRAM



3

FUNCTION TRUTH TABLE

CS	WE	DI	CLK/CLK	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DOUT	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A11	Address inputs
DI1 thru DI4	Data inputs
DO1 thru DO4	Data outputs
$\overline{WE}$	Write enable
CS	Chip select
CLK, $\overline{CLK}$	Clock inputs
V <sub>BB</sub>	Reference voltage (-1.29V)
V <sub>EE</sub>	Supply voltage (-5.2V)
V <sub>CC</sub>	Supply voltage (0V)
NC	No connection

**GUARANTEED OPERATING CONDITIONS**

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.46	-5.2	-4.94	V	0°C to 75°C

**DC CHARACTERISTICS**(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -5.2V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit	T <sub>C</sub>
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1000 -960 -900		-840 -810 -720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHc</sub>	-1020 -980 -920			mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLc</sub>			-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1145 -1105 -1045		-840 -810 -720	mV	0°C 25°C 75°C
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA	0°C to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA	0°C to 75°C
CS Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA	0°C to 75°C
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-400			mA	0°C to 75°C
Reference Voltage	V <sub>BB</sub>	-1405 -1390 -1365		-1230 -1190 -1130	mV	0°C 25°C 75°C

3

**CAPACITANCE**

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF

## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM10486RL is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A11. All of the inputs, address (A), data-In (D<sub>IN</sub>), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) furnish edge triggered registers, whereas outputs (D<sub>OUT</sub>) have level sensitive transparent latches.


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. All input data such as  $\overline{CS}$ ,  $\overline{WE}$ , Address should be valid during the setup time (t<sub>S</sub>) and the hold time (t<sub>H</sub>) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input level are free to change for the rest of the cycle time once input data is held into the input register. Read out data becomes available during CLK low state in which output latches are transparent. When CLK ( $\overline{CLK}$ ) state is wide enough than the internal RAM access time, output data become valid in the short delay time (t<sub>DR</sub>) after the falling (rising) edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and D<sub>IN</sub> are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the address location. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

### 3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage (V<sub>BB</sub>) pin. When CLK and  $\overline{CLK}$  are used as differential inputs, V<sub>BB</sub> pin is left open.



# AC CHARACTERISTICS

(VCC = 0V, VEE = -5.2V ±5%, Output Load = 50Ω to -2.0V and 30pF to GND, TC = 0°C to 75°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	5.0 *1			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	5.0 *2			ns
Cycle Time	$t_{CYC}$	13.0			ns
Clock Access Time	$t_{A(CLK)}$			12.0 *3	ns
Output Delay Time	$t_{DR}$			4.0 *4	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{WL(CLK)} > 8.0ns$


\*2 Specified at  $t_{WH(CLK)} > 8.0ns$

\*3 Specified at  $t_{WH(CLK)} = 5.0ns$


\*4 Specified at  $t_{WH(CLK)} > t_{A(CLK)}$  max

3

Fig. 3 - AC TEST CONDITIONS



Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)




Note : All timing measurements referenced to 50% input levels.

Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

Fig. 4- READ CYCLE TIMING DIAGRAMS



\* Output is valid at  $t_{\text{DR}}$  when  $t_{\text{WH(CLK)}} > t_{\text{A(CLK) max}} - t_{\text{DR max}}$ .


Fig. 5 - WRTE CYCLE TIMING DIAGRAMS



3



# PACKAGE DIMENSIONS



3

# FUJITSU

## ECL 16384 BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### MBM100486LL-13

#### 16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

December, 1988  
Edition 2.0

The Fujitsu MBM100486LL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with latched inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK ( $\overline{\text{CLK}}$ ) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded latch circuits allow to decrease the number of device on the board.


Operation for the MBM100486LL is specified over a case temperature range of from 0°C to 85°C (T<sub>C</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Cycle time : 13ns
- Address access time : 10ns
- Power dissipation : 1710mW max
- Open emitter output for ease of memory expansion
- D-type latches are used for input and output latches
- Internal write pulse generator
- Optional clock inputs : single ended or differential
- DOPOS and IOP-II processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature Under Bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


#### PIN ASSIGNMENT (TOP VIEW)



\* V<sub>CC</sub> grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

3



**FUNCTION TRUTH TABLE**

$\overline{CS}$	$\overline{WE}$	DI	CLK/CLK	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DO <sub>OUT</sub>	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

**PIN DESIGNATION**

Symbol	Pin Name
A0 thru A11	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data Outputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
CLK, $\overline{CLK}$	Clock Inputs
V <sub>BB</sub>	Reference Voltage (-1.32V)
V <sub>EE</sub>	Supply Voltage (-4.5V)
V <sub>CC</sub>	Supply Voltage (0V)
NC	No Connection

## GUARANTEED OPERATING CONDITIONS

(Referenced to VCC)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (Tc)
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 85°C

\*Guaranteed Operating Conditions define those limits over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -4.5V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHc</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLc</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
$\overline{CS}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-380			mA
Reference Voltage	V <sub>BB</sub>	-1390		-1250	mV

3

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF

## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100486LL is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A11. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are level sensitive transparent latches controlled by the clock input (CLK/  $\overline{CLK}$ ). Inputs and outputs become active invertly with respect to the clock signal.

Input latches are transparent when CLK ( $\overline{CLK}$ ) goes low (high), and close to hold the data when CLK ( $\overline{CLK}$ ) goes high (low) and on the other hand, output latches are transparent when CLK ( $\overline{CLK}$ ) goes high (low) and data are held in the output latches when CLK ( $\overline{CLK}$ ) goes low (high).

When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time ( $t_s$ ) and the hold time ( $t_h$ ) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input level may flucturate during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes high (low), inputs are latched, while previous read data goes through the output latches and appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), input latches are transparent, while output latches are closed and hold the data from the previous cycle.


When setup time is wide enough, output data becomes valid in the short delay time ( $t_{DR}$ ) after the rising (falling) edge of CLK ( $\overline{CLK}$ ). When setup time is short, output data appears on the outputs after the specified RAM access time ( $t_{A(ADD)}$ ) similar to the traditional RAM.

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and Address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the addressed location during CLK high (CLK low) state. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage ( $V_{BB}$ ) pin. When CLK and  $\overline{CLK}$  are used as differential inputs,  $V_{BB}$  pin is left open.



## AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V ± 5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	10.0			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	3.0			ns
Cycle Time	$t_{CYC}$	13.0			ns
Address Access Time	$t_{A(ADD)}$			10.0 *1	ns
Data Access Time	$t_{A(DI)}$			5.0 *2	ns
Write Access Time	$t_{A(W)}$			5.0 *3	ns
Chip Select Access Time	$t_{A(CS)}$			5.0 *4	ns
Clock Access Time	$t_{A(CLK)}$			11.0 *5	ns
Output Delay Time	$t_{DR}$			4.0 *6	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{SA} = 1.0ns$


\*2 Specified at  $t_{SD} = 1.0ns$

\*3 Specified at  $t_{SW} = 1.0ns$

\*4 Specified at  $t_{SC} = 1.0ns$


\*5 Specified at  $t_{WL(CLK)} = 3.0ns$

\*6 Specified when  $t_{WL(CLK)} > t_{A(CLK)}$  max,  $t_{SA} > t_{A(ADD)}$  max,  $t_{SC} > t_{A(CS)}$  max,  $t_{SD} > t_{A(DI)}$  max,  $t_{SW} > t_{A(W)}$  max.




READ CYCLE TIMING DIAGRAMS

● CHIP SELECT ACCESS MODE




\* Output is valid at  $t_{DR}$  when  $t_{sc} > t_{A}(CS)_{max} - t_{DR}_{max}$ .

● ADDRESS ACCESS MODE



\* Output is valid at  $t_{DR}$  when  $t_{SA} > t_{A}(ADD)_{max} - t_{DR}_{max}$ .


● CLOCK ACCESS MODE



\* Output is valid at  $t_{\text{DR}}$  when  $t_{\text{W}}(\text{CLK}) > t_{\text{A}}(\text{CLK})_{\text{max}} - t_{\text{DR}}_{\text{max}}$



**WRITE CYCLE TIMING DIAGRAMS**




**3**

**Rise Time and Fall Time**


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

# TYPICAL CHARACTERISTICS CURVES


**Fig. 3 - OUTPUT HIGH VOLTAGE vs CASE TEMPERATURE**




**Fig. 4 - OUTPUT HIGH VOLTAGE vs SUPPLY VOLTAGE**




**Fig. 5 - OUTPUT LOW VOLTAGE vs CASE TEMPERATURE**




**Fig. 6 - OUTPUT LOW VOLTAGE vs SUPPLY VOLTAGE**



**Fig. 7 - REFERENCE VOLTAGE vs CASE TEMPERATURE**




**Fig. 8 - REFERENCE VOLTAGE vs SUPPLY VOLTAGE**




**3**


**Fig. 9 - SUPPLY CURRENT vs CASE TEMPERATURE**




**Fig. 10 - SUPPLY CURRENT vs SUPPLY VOLTAGE**




**Fig. 11 - ADDRESS ACCESS TIME vs CASE TEMPERATURE**




**Fig. 12 - ADDRESS ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 13 - CLOCK ACCESS TIME vs CASE TEMPERATURE**




**Fig. 14 - CLOCK ACCESS TIME vs SUPPLY VOLTAGE**




**Fig. 15 - OUTPUT DELAY TIME vs CASE TEMPERATURE**




**Fig. 16 - OUTPUT DELAY TIME vs SUPPLY VOLTAGE**




**Fig. 17 - CLOCK PULSE WIDTH HIGH vs CASE TEMPERATURE**



**Fig. 18 - CLOCK PULSE WIDTH HIGH vs SUPPLY VOLTAGE**



# PACKAGE DIMENSIONS



**3**

# MBM100486RR-13

## 16384-BIT BIPOLAR SELF-TIMED RAMDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM100486RR-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register circuits allow to decrease the number of device on the board.


Operation for the MBM100486RR is specified over a case temperature range of from 0°C to 85°C (Tc). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Cycle time : 13ns
- Output delay time : 4ns
- Power dissipation : 2184mW max
- Open emitter output for ease of memory expansion
- Edge triggered registers for inputs and outputs
- Internal write pulse generator
- Option clock inputs : single ended or differential
- DOPOS and IOP-II processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Parameter	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


### PIN ASSIGNMENT (TOP VIEW)



\* V<sub>cc</sub> grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM100486RR-13



3

FUNCTION TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	DI	CLK/ $\overline{CLK}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DO1-4	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A11	Address inputs
DI1 thru DI4	Data inputs
DO1 thru DO4	Data outputs
$\overline{WE}$	Write enable
$\overline{CS}$	Chip select
CLK, $\overline{CLK}$	Clock inputs
$V_{BB}$	Reference voltage (-1.32V)
$V_{EE}$	Supply voltage (-4.5V)
$V_{CC}$	Supply voltage (0V)
NC	No connection

## GUARANTEED OPERATING CONDITIONS

(Reference to Vcc)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 85°C

\*Guaranteed Operating Conditions define those limit over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -4.5V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHc</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLc</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
CS Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-400			μA
Reference Voltage	V <sub>BB</sub>	-1390		-1250	mV

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF



## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100486RR is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A9. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) and outputs (DOUT) are edge triggered registered controlled by the clock input (CLK/ $\overline{CLK}$ ). Inputs and outputs become active invertly with respect to the clock signal.

Input and output registers are transparent when CLK ( $\overline{CLK}$ ) goes high (low), and close to hold the data when CLK( $\overline{CLK}$ ) goes low (high).


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. Input data such as  $\overline{CS}$ ,  $\overline{WE}$  and address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input levels may not be stable during the time other than the required setup and hold times. When CLK ( $\overline{CLK}$ ) goes low (high), address data is held at output, while output data is kept valid during the same cycle. Thus, the output data becomes available at the next rising (falling) edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), inputs are transparent while previous read data appears on the outputs. On the other hand, when CLK ( $\overline{CLK}$ ) goes low (high), data is written into the addressed location during CLK high ( $\overline{CLK}$  low) state. At the same time, data to be written appears on the output by the CLK ( $\overline{CLK}$ ) rising (falling) edge of the next cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

# 3

## CLOCK INPUT

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage (VBB) pin. When CLK and  $\overline{CLK}$  are used as differential inputs, VBB pin is left open.




## AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V ±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	5.0 *1			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	5.0 *2			ns
Cycle Time	$t_{CYC}$	13.0			ns
Output Delay Time	$t_{DR}$			4.0	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{WL(CLK)} > 8.0ns$


\*2 Specified at  $t_{WH(CLK)} > 8.0ns$



### Rise Time and Fall Time


Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns

READ CYCLE TIMING DIAGRAMS




3

WRTE CYCLE TIMING DIAGRAMS



# PACKAGE DIMENSIONS

28-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE  
(CASE No.: DIP-28C-A06)



© 1988 FUJITSU LIMITED D28016S-2C

Dimensions in inches and (millimeters)

3

**3**

# MBM100486RL-13

## 16384-BIT BIPOLAR SELF-TIMED RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MBM100486RL-13 is fully decoded 16384-bit ECL self-timed read/write random access memory (STRAM). The device is organized as 4096 words by 4 bits, and it features on-chip voltage/temperature compensation for improved noise margin.

The STRAM with registered inputs and latched outputs are fully synchronous to the external clock signal. Write operation is initiated by internal write pulse generator, which is driven by the clock signal given through the CLK (CLK) pin and external control of write cycle timing is not necessary. Compared to the traditional RAM, STRAM drastically improves the system level cycle time because signal skews are not necessarily concerned. Also embedded register/latch circuits allows to decrease the number of device on the board.


Operation for the MBM100486RL is specified over a case temperature range of from 0°C to 85°C (T<sub>c</sub>). It is packaged in 28-pin ceramic side brazed DIP and fully compatible with industry standard 100K-series ECL families.

- 4096 words by 4 bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry standard 100K series ECL families
- Cycle time : 13ns
- Output delay time : 4ns
- Power dissipation : 1.80W max
- Open emitter output for ease of memory expansion
- Level-sensitive D-type latch for outputs and edge triggered registers for inputs
- Internal write pulse generator
- Option clock inputs : single ended or differential
- DOPOS and IOP-I processing
- 28-pin ceramic side-brazed DIP (Suffix: C)

### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Parameter	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin	V <sub>EE</sub>	+0.5 to -7.0	V
Input voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	I <sub>OUT</sub>	-30	mA
Temperature under bias	T <sub>C</sub>	-55 to +125	°C
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CERAMIC PACKAGE  
DIP-28C-A06


### PIN ASSIGNMENT (TOP VIEW)



\* V<sub>cc</sub> grounded

Small geometry bipolar IC is occasionally susceptible to be damaged from static voltage or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage to this device.

Fig.1 - MBM100486RL-13 BLOCK DIAGRAM



3

FUNCTION TRUTH TABLE

CS	$\overline{WE}$	DI	CLK/ $\overline{CLK}$	Output	Mode
H	X	X		L	DISABLE
L	L	L		L	WRITE "L"
L	L	H		H	WRITE "H"
L	H	X		DOUT	READ

L : Low voltage level, H : High voltage level, X : Don't care  
 : Outputs are initiated by rising (falling) edge of CLK ( $\overline{CLK}$ ).

PIN DESIGNATION

Symbol	Pin Name
A0 thru A11	Address Inputs
DI1 thru DI4	Data Inputs
DO1 thru DO4	Data outputs
$\overline{WE}$	Write enable
$\overline{CS}$	Chip select
CLK, $\overline{CLK}$	Clock inputs
$V_{BB}$	Reference voltage (-1.32V)
$V_{EE}$	Supply voltage (-4.5V)
$V_{CC}$	Supply voltage (0V)
NC	No connection

## GUARANTEED OPERATING CONDITIONS

(Reference to V<sub>CC</sub>)

Parameter	Symbol	Min	Typ	Max	Unit	Case Temperature (T <sub>C</sub> )
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	V	0°C to 85°C

\*Guaranteed Operating Conditions define those limit over which the functionality of the device is guaranteed.

## DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -4.5V, Output Load = 50Ω to -2.0V, T<sub>C</sub> = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OH</sub>	-1025		-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> max or V <sub>IL</sub> min)	V <sub>OL</sub>	-1810		-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OHC</sub>	-1035			mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max)	V <sub>OLC</sub>			-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH</sub> max)	I <sub>IH</sub>			220	μA
Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	-50			μA
$\overline{\text{CS}}$ Input Low Current (V <sub>IN</sub> = V <sub>IL</sub> min)	I <sub>IL</sub>	0.5		170	μA
Power Supply Current (All Inputs and All Outputs Open)	I <sub>EE</sub>	-400			μA
Reference Voltage	V <sub>BB</sub>	-1390		-1250	mV

## CAPACITANCE

Parameter	Symbol	Min	Typ	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>		4		pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF



## FUNCTIONAL DESCRIPTIONS

The Fujitsu MBM100486RL is fully decoded 16384-bit read/write self-timed random access memory organized as 4096 words by 4 bits. Memory cell selection is achieved by means of a 12-bit address designated A0 through A11. All of the inputs, address (A), data-in (DIN), write enable ( $\overline{WE}$ ), chip select ( $\overline{CS}$ ) furnish edge triggered registers, whereas outputs (DOUT) have level sensitive transparent latches.


When  $\overline{CS}$  is kept low and  $\overline{WE}$  is kept high and address is valid on the CLK ( $\overline{CLK}$ ) rising (falling) edge, read operation is specified. All input data such as  $\overline{CS}$   $\overline{WE}$ . Address should be valid during the setup time (tS) and the hold time (tH) with respect to the CLK ( $\overline{CLK}$ ) rising (falling) edge. This means, input level are free to change for the rest of the cycle time once input data is held into the input register. Read out data becomes available during CLK low state in which output latches are transparent. When CLK ( $\overline{CLK}$ ) state is wide enough than the internal RAM access time, output data become valid in the short delay time (tDR) after the falling (rising)edge of CLK ( $\overline{CLK}$ ).

The write operation is initiated by the rising (falling) edge of CLK ( $\overline{CLK}$ ). When  $\overline{CS}$  and  $\overline{WE}$  are kept low and address and DIN are valid on the rising (falling) edge of CLK ( $\overline{CLK}$ ), data is written into the address location. At the same time, data to be written appears on the outputs in the same cycle. Internal write pulse is generated in response to the CLK ( $\overline{CLK}$ ) rising (falling) edge and fully self-timed. Therefore, external control of write pulse width and care for  $\overline{WE}$  timing with respect to other input signals are not necessary provided that setup time and hold time are met as specified.

## CLOCK INPUT

3

Clock input modes are optional. CLK and  $\overline{CLK}$  inputs can be used in a single ended manner by connecting CLK or  $\overline{CLK}$  to the internal reference voltage (VBB) pin. When CLK and  $\overline{CLK}$  are used as differential inputs, VBB pin is left open.



# AC CHARACTERISTICS

(VCC = 0V, VEE = -4.5V ±5%, Output Load = 50Ω to -2.0V and 30pF to GND, Tc = 0°C to 85°C, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Clock Pulse Width High	$t_{WH(CLK)}$	5.0 *1			ns
Clock Pulse Width Low	$t_{WL(CLK)}$	5.0 *2			ns
Cycle Time	$t_{CYC}$	13.0			ns
Clock Access Time	$t_{A(CLK)}$			12.0 *3	ns
Output Delay Time	$t_{DR}$			4.0 *4	ns
Address Setup Time	$t_{SA}$	1.0			ns
Data Setup Time	$t_{SD}$	1.0			ns
Write Setup Time	$t_{SW}$	1.0			ns
Chip Select Setup Time	$t_{SC}$	1.0			ns
Address Hold Time	$t_{HA}$	2.0			ns
Data Hold Time	$t_{HD}$	2.0			ns
Write Hold Time	$t_{HW}$	2.0			ns
Chip Select Hold Time	$t_{HC}$	2.0			ns

\*1 Specified at  $t_{WL(CLK)} > 8.0ns$


\*2 Specified at  $t_{WH(CLK)} > 8.0ns$

\*3 Specified at  $t_{WH(CLK)} = 5.0ns$


\*4 Specified at  $t_{WH(CLK)} > t_{A(CLK)} \text{ max}$

3

Fig. 3 - AC TEST CONDITIONS



Output Load :  $R_L = 50\Omega$   
 $C_L = 30pF$   
 (including jig and stray capacitance)




Note : All timing measurements referenced to 50% input levels.

Rise Time and Fall Time

Parameter	Symbol	Min	Typ	Max	Unit
Output Rise Time	$t_r$		2.0		ns
Output Fall Time	$t_f$		2.0		ns


3

Fig. 4 - READ CYCLE TIMING DIAGRAMS




\* Output is valid at  $t_{DR}$  when  $t_{WH(CLK)} > t_A(CLK)_{max} - t_{DR}_{max}$ .

Fig. 5 - WRTE CYCLE TIMING DIAGRAMS



# PACKAGE DIMENSIONS



3

---

## Section 4

### Quality and Reliability — *At a Glance*

Page	
4-3	Quality Control at Fujitsu
4-4	Quality Control Processes at Fujitsu

**4**

## Quality Control at Fujitsu

### Built-in Quality and Reliability

Fujitsu's integrated circuits work. The reason they work is Fujitsu's single-minded approach to built-in quality and reliability, and its dedication to providing components and systems that meet exacting requirements allowing no room for failure.


Fujitsu's philosophy is to build quality and reliability into every step of the manufacturing process. Each design and process is scrutinized by individuals and teams of professionals dedicated to perfection.

The quest for perfection does not end when the product leaves the Fujitsu factory. It extends to the customer's factory as well, where integrated circuits are subsystems of the customer's final product. Fujitsu emphasizes meticulous interaction between the individuals who design, manufacture, evaluate, sell, and use its products.

Quality control for all Fujitsu products is an integrated process that crosses all lines of the manufacturing cycle. The quality control process begins with inspection of all incoming raw materials and ends with shipping and reliability tests following final test of the finished product. Prior to warehousing, Fujitsu products have been subjected to the scrutiny of man, machine, and technology, and are ready to serve the customer in the designated application.




### Quality Control Processes at Fujitsu



4

Continued on next page

### Quality Control Processes at Fujitsu (Continued)



**Legend:**

- Production Process
- Test/Inspection
- ◻ Production Process and Test/Inspection
- ◇ QC Gate (Sampling)

**Note:**  
The flow sequence may vary slightly with individual product type.

**4**

---


## Section 5

### Ordering Information — *At a Glance*

Page	
5-3	Product Marking
5-3	Ordering Code (Part Number)
5-3	Package Codes


**5**

## IC Product Marking



**Note:** Marking formats may vary, depending on the product. The country of origin appears on all finished parts.

## IC Ordering Code (Part Number)





- MB** Identifies an IC designed and manufactured by Fujitsu that uses a Fujitsu-designated device number.
- MBM** Identifies an IC designed and manufactured by Fujitsu that uses a device number designated by the industry to be the industry standard number.

**Note:** Please contact your nearest Fujitsu sales office, representative, or distributor for exact part number/order information.

## IC Package Codes

Ceramic		Plastic	
Package Type	Package Code	Package Type	Package Code
LCC (Leadless Chip Carrier)	TV,CV	LCC (Leadless Chip Carrier)	PV
PGA (Pin Grid Array)	CR	PLCC (Leaded Chip Carrier)	PD
DIP (Side Brazed) <sup>1</sup>	C	PGA (Pin Grid Array)	PR
DIP (CERDIP) <sup>2</sup>	Z	DIP (Dual In-line Package)	P,M
Shrink DIP	CSH	Shrink DIP	PSH
Flatpack, Metal Seal	CF	Flatpack	PF
Flatpack, Glass Seal	ZF	Single In-line, straight leads	PS
SOJ (Single Outline Junction)	CJ	Single in-line, zig-zag leads	PSZ,PZ
		SOJ (Single Outline Junction)	PJ



**5**

**Sales Information — *At a Glance***

<b>Page</b>	
6-3	Introduction to Fujitsu
6-7	Integrated Circuits Corporate Headquarters – Worldwide
6-8	FMI Sales Offices for North and South America
6-9	FMI Representatives – USA
6-11	FMI Representatives – Canada
6-11	FMI Representatives – Mexico
6-11	FMI Representatives – Puerto Rico
6-12	FMI Distributors – USA
6-16	FMI Distributors – Canada
6-17	FMG Sales Offices for Europe
6-18	FMG Distributors – Europe
6-20	FMA Sales Offices for Asia and Australia
6-21	FMA Representatives – Asia and Australia
6-22	FMA Distributors – Asia and Australia



**6**

## **Introduction to Fujitsu**

### **Fujitsu Limited**

Fujitsu Limited, headquartered near Tokyo, Japan, is the largest supplier of computers in Japan and is among the top ten companies operating in Japan. Fujitsu is also one of the world's largest suppliers of telecommunications equipment and semiconductor devices.

Established in 1935 as the Communications Division spinoff of Fuji Electric Company Limited, Fujitsu Limited, in 1985, celebrated 50 years of service to the world through the development and manufacture of state-of-the-art products in data processing, telecommunications and semiconductors.

Fujitsu has five plants in key industrial regions in Japan covering all steps of semiconductor production. Five wholly-owned Japanese subsidiaries provide additional capacity for production of advanced semiconductor devices. Two additional facilities operate in the U.S. and one in Europe to help meet the growing worldwide demand for Fujitsu semiconductor products.

## Introduction to Fujitsu (Continued)

### Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. (FMI), with headquarters in San Jose, California, was established in 1979 as a wholly-owned Fujitsu Limited subsidiary for the marketing, sales, and distribution of Fujitsu integrated circuit and component products. Since 1979, FMI has grown to three marketing divisions, two manufacturing divisions and a subsidiary. FMI offers a complete array of semiconductor products for its customers.

The Advanced Products Division (APD) is responsible for the complete product development cycle, from design through operations support and worldwide marketing and sales. Products are the result of both internal development and external relationships, such as joint development agreements, technology licenses, and joint ventures. The SPARC™ RISC processor was developed by both APD and Sun Microsystems, Inc.

In addition to designing and selling a full line of SPARC processors and peripheral chips, APD also designed and is selling the EtherStar™ LAN controller — the first VLSI device to integrate both StarLAN™ and Ethernet® protocols into one device. The core of APD's EtherStar chip was the result of APD's cooperative venture with Ungermann-Bass.

The Microwave and Optoelectronics Division (MOD) markets GaAs, FETs, and FET power amplifiers, lightwave and microwave devices, optical devices, emitters, and Si transistors.

The largest FMI marketing division is the Integrated Circuits Division (ICD).

Memory and programmable devices marketed by ICD include the following:

- DRAMs and DRAM Modules
- EPROMs
- EEPROMs
- NOVRAMs
- CMOS masked ROMs
- CMOS SRAMs and CMOS SRAM Modules
- BiCMOS SRAMs
- Bipolar PROMs
- ECL RAMs
- STRAMs (self-timed RAM)
- Hi-Rel PROMs and SRAMs
- Ultra High-speed ECL/ECL—TTL Translator Circuits
- Linear ICs and Transistors

## Introduction to Fujitsu (Continued)

ASIC products offered by ICD include the following:

- CMOS, ECL, and BiCMOS gate arrays
- CMOS standard cells
- Design Software Support

Customer support and customer training for ASIC products are available through the following FMI design centers:

San Jose	Gresham
Dallas	Chicago
Atlanta	Boston

Microcomputer and communications products offered by ICD include the following:

- 4-bit MCUs
- 8- and 16-bit MPUs
- SCSI and controllers
- DSPs
- Prescalers
- PLLs
- Memory Cards

FMI's manufacturing divisions are in San Diego, California and Gresham, Oregon. The San Diego Manufacturing Division assembles and tests memory devices. In 1988, the Gresham Manufacturing Division began manufacturing ASIC products and DRAM memories. This facility, when completed, will have one million square feet of manufacturing—the largest Fujitsu manufacturing plant outside Japan.

FMI's subsidiary, **Fujitsu Components of America**, markets connectors, keyboards, plasma displays, relays, and hybrid ICs.

---

### Fujitsu Mikroelektronik GmbH (European Sales Operation)

Fujitsu Mikroelektronik GmbH (FMG) was established in June, 1980, in Frankfurt, West Germany, and is a wholly-owned subsidiary of Fujitsu Limited, Tokyo. FMG is the sole representative of the Fujitsu Electronic Device Group in Europe. The wide range of ICs, LSI memories, microprocessors, and ASIC products are noted throughout Europe for design excellence and unmatched reliability. Branch offices are located in Munich, London, Paris, Stockholm, and Milan.

## Introduction to Fujitsu (Continued)

### **Fujitsu Microelectronics Ireland, Ltd. (European Production Operation)**

Fujitsu Microelectronics Ireland, Ltd. (FME) was established in 1980, in the suburbs of Dublin, as Fujitsu's European Production Center for integrated circuits. FME assembles DRAMs, EPROMs, and other LSI memory products.

### **Fujitsu Microelectronics, Ltd. (European ASIC Design Operation)**

Fujitsu Microelectronics, Ltd., Fujitsu's European VLSI Design Center, opened in October of 1983 in Manchester, England. The Design Center is equipped with highly sophisticated CAD systems to ensure fast and reliable processing of input data. An experienced staff of engineers is available to assist in all phases of the design process.

### **Fujitsu Microelectronics Asia PTE Ltd. (Asian/Oceanian Sales Operation)**

Fujitsu Microelectronics Asia PTE Ltd. (FMA) opened in August 1986 in Hong Kong as a wholly-owned Fujitsu subsidiary for sales of electronic devices to Asian and Southwest Pacific markets.

## Integrated Circuits Corporate Headquarters — Worldwide

### International Corporate Headquarters

FUJITSU LIMITED  
Marunouchi Headquarters  
6-1, Marunouchi 1-chome  
Chiyoda-ku, Tokyo 100  
Japan  
Tel: (03) 216-3211  
Telex: 781-22833  
FAX: (03) 213-7174

For integrated circuits marketing information please contact the following:

### Headquarters for Japan

FUJITSU LIMITED  
Integrated Circuits and Semiconductor Marketing  
Furukawa Sogo Bldg.  
6-1, Marunouchi 2-chome  
Chiyoda-ku, Tokyo 100  
Japan  
Tel: (03) 216-3211  
Telex: 781-2224361  
FAX: (03) 211-3987

### Headquarters for North and South America

FUJITSU MICROELECTRONICS, INC.  
Integrated Circuits Division  
3545 North First Street  
San Jose, CA 95134-1804  
USA  
Tel: (408) 922-9000  
Telex: 910-338-0190  
FAX: (408) 432-9044

### Headquarters for Europe

FUJITSU MIKROELEKTRONIK GmbH  
Lyoner Strasse 44-48  
Arabella Centre 9. OG  
D-6000 Frankfurt 71  
Federal Republic of Germany  
Tel: (069) 66320  
Telex: 441963  
FAX: (069) 6632122

### Headquarters for Asia and Australia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED  
06-04/06-07 Plaza by the Park  
No. 51 Bras Basah Road  
Singapore 0719  
Tel: (65) 336-1600  
Telex: 55573  
FAX: (65) 336-1609

## Fujitsu Microelectronics, Inc. (FMI) Sales Offices for North and South America

### NORTHERN CALIFORNIA

Fujitsu Microelectronics, Inc.  
10600 N. De Anza Blvd.  
Suite 225  
Cupertino, CA 95014  
Tel: (408) 996-1600  
FAX: (408) 725-8746

### SOUTHERN CALIFORNIA

Fujitsu Microelectronics, Inc.  
Century Centre  
2603 Main Street  
Suite 510  
Irvine, CA 92714  
Tel: (714) 724-8777  
FAX: (714) 724-8778

### GEORGIA (Atlanta)

Fujitsu Microelectronics, Inc.  
3500 Parkway Lane  
Suite 210  
Norcross, GA 30092  
Tel: (404) 449-8539  
FAX: (404) 441-2016

### ILLINOIS (Chicago)

Fujitsu Microelectronics, Inc.  
One Pierce Place  
Suite 910  
Itasca, IL 60143-2681  
Tel: (708) 250-8580  
FAX: (708) 250-8591

### MASSACHUSETTS (Boston)

Fujitsu Microelectronics, Inc.  
75 Wells Avenue  
Suite 5  
Newton Center, MA 02159-3251  
Tel: (617) 964-7060  
FAX: (617) 964-3301

### MINNESOTA (Minneapolis)

Fujitsu Microelectronics, Inc.  
3460 Washington Drive  
Suite 209  
Eagan, MN 55122-1303  
Tel: (612) 454-0323  
FAX: (612) 454-0601

### NEW JERSEY (Mt. Laurel)

Fujitsu Microelectronics, Inc.  
Horizon Corporate Center  
3000 Atrium Way  
Suite 100  
Mt. Laurel, NJ 08054  
Tel: (609) 727-9700  
FAX: (609) 727-9797

### NEW YORK (Hauppauge)


Fujitsu Microelectronics, Inc.  
601 Veterans Memorial Highway  
Suite P  
Hauppauge, NY 11788-1054  
Tel: (516) 361-6565  
FAX: (516) 361-6480

### OREGON (Portland)

Fujitsu Microelectronics, Inc.  
5285 SW Meadows Road  
Suite 222  
Lake Oswego, OR 97035-9998  
Tel: (503) 684-4545  
FAX: (503) 684-4547

### TEXAS (Dallas)

Fujitsu Microelectronics, Inc.  
14785 Preston Road  
Suite 670  
Dallas, TX 75240  
Tel: (214) 233-9394  
FAX: (214) 386-7917



## FMI Representatives — USA

*For product information, contact your nearest Representative.*

### Alabama

The Novus Group, Inc.  
2905 Westcorp Blvd.  
Suite 120  
Huntsville, AL 35805  
Tel: (205) 534-0044  
FAX: (205) 534-0186

### Arizona

Aztech Component Sales Inc.  
15230 N 75th Street  
Suite 1031  
Scottsdale, AZ 85260  
Tel: (602) 991-6300  
FAX: (602) 991-0563

### California

Harvey King, Inc.  
6393 Nancy Ridge Drive  
San Diego, CA 92121  
Tel: (619) 587-9300  
FAX: (619) 587-0507

Infinity Sales, Inc.  
4500 Campus Drive  
Suite 300  
Newport Beach, CA 92660  
Tel: (714) 833-0300  
FAX: (714) 833-0303

Norcomp  
3350 Scott Blvd.,  
Suite 24  
Santa Clara, CA 95054  
Tel: (408) 727-7707  
FAX: (408) 986-1947

Norcomp  
2140 Professional Drive  
Suite 200  
Roseville, CA 95661  
Tel: (916) 782-8070  
FAX: (916) 782-8073

### Colorado

Front Range Marketing  
3100 Arapahoe Road  
Suite 404  
Boulder, CO 80303  
Tel: (303) 443-4780  
FAX: (303) 447-0371

### Connecticut

Connotech Sales, Inc.  
182 Grand Street  
Suite 318  
Waterbury, CT 06702  
Tel: (203) 754-2823  
FAX: (203) 573-0538

### Florida

Semtronic Associates, Inc.  
657 Maitland Avenue  
Altamonte Springs, FL 32701  
Tel: (407) 831-8233  
FAX: (407) 831-2844

Semtronic Associates, Inc.  
1467 S. Missouri Avenue  
Clearwater, FL 33516  
Tel: (813) 461-4675  
FAX: (813) 442-2234

Semtronic Associates, Inc.  
3471 NW 55th Street  
Ft. Lauderdale, FL 33309  
Tel: (305) 731-2484  
FAX: (305) 731-1019

### Georgia

The Novus Group, Inc.  
6115-A Oakbrook Pkwy  
Norcross, GA 30093  
Tel: (404) 263-0320  
FAX: (404) 263-8946

### Idaho

Cascade Components  
2710 Sunrise Rim Road  
Suite 130  
Boise, ID 83705  
Tel: (208) 343-9886  
FAX: (208) 343-9887

### Illinois

Beta Technology  
1009 Hawthorn Drive  
Itasca, IL 60143  
Tel: (708) 256-9586  
FAX: (708) 256-9592

### Indiana

Fred Dorsey & Associates  
3518 Eden Place  
Carmel, IN 46032  
Tel: (317) 844-4842  
FAX: (317) 844-4843

### Iowa

Electromec Sales  
1500 2nd Avenue  
Suite 205  
Cedar Rapids, IA 52403  
Tel: (319) 362-6413  
FAX: (319) 362-6535

### Maryland

Arbotek Associates  
102 W. Joppa Road  
Towson, MD 21204  
Tel: (301) 825-0775  
FAX: (301) 337-2781

### Massachusetts

Mill-Bern Associates  
2 Mack Road  
Woburn, MA 01801  
Tel: (617) 932-3311  
FAX: (617) 932-0511

### Michigan

Greiner Associates, Inc.  
15324 E. Jefferson Avenue  
Suite 12  
Grosse Point Park, MI 48230  
Tel: (313) 499-0188  
FAX: (313) 499-0665

### Minnesota

Electromec Sales  
1601 E Highway 13  
Suite 200  
Burnsville, MN 55337  
Tel: (612) 894-8200  
FAX: (612) 894-9352



## FMI Representatives — USA (Continued)

### New Jersey

BGR Associates  
Evesham Commons  
525 Route 73  
Suite 100  
Marlton, NJ 08053  
Tel: (609) 983-1020  
FAX: (609) 983-1879

Technical Applications & Marketing  
91 Clinton Road  
Suite 1D  
Fairfield, NJ 07006  
Tel: (201) 575-4130  
FAX: (201) 575-4563

### New York

Quality Components  
3343 Harlem Road  
Buffalo, NY 14225  
Tel: (716) 837-5430  
FAX: (716) 837-0662

Quality Components  
116 Fayette Street  
Manlius, NY 13104  
Tel: (315) 682-8885  
FAX: (315) 682-2277

Quality Components  
2318 Titus Ave.  
Rochester, NY 14622  
Tel: (716) 342-7229  
FAX: (716) 342-7227

### North Carolina

The Novus Group, Inc.  
1026 Commonwealth Court  
Cary, NC 27511  
Tel: (919) 460-7771  
FAX: (919) 460-5703

### Ohio

Spectrum ESD  
3947 Ray Court Road  
Morrow, OH 45152  
Tel: (513) 899-3260  
FAX: (513) 899-3260

Spectrum ESD  
8925 Galloway Trail  
Novelty, OH 44072  
Tel: (216) 338-5226  
FAX: (216) 338-3214

### Oregon

L-Squared Limited  
15234 NW Greenbrier Pkwy  
Beaverton, OR 97006  
Tel: (503) 629-8555  
FAX: (503) 645-6196

### Texas

Technical Marketing, Inc.  
3320 Wiley Post Road  
Carrollton, TX 75006  
Tel: (214) 387-3601  
FAX: (214) 387-3605

Technical Marketing, Inc.  
2901 Wilcrest Drive  
Suite 139  
Houston, TX 77042  
Tel: (713) 783-4497  
FAX: (713) 783-5307

Technical Marketing, Inc.  
1315 Sam Bass Circle  
Suite B-3  
Round Rock, TX 78681  
Tel: (512) 244-2291  
FAX: (512) 338-1596

### Washington

L-Squared Limited  
105 Central Way  
Suite 203  
Kirkland, WA 98033  
Tel: (206) 827-8555  
FAX: (206) 828-6102

### Wisconsin

Beta Technology  
9401 W Beloit Street  
Suite 304C  
Milwaukee, WI 53227  
Tel: (414) 543-6609  
FAX: (414) 543-9288

**FMI Representatives — Canada, Mexico and Puerto Rico****Canada**

Pipe-Thompson Limited  
5468 Dundas Street W.  
Suite 206  
Islington, Ontario M9B 6E3  
Tel: (416) 236-2355  
FAX: (416) 236-3387

Pipe-Thompson Limited  
RR2 North Gower  
Ottawa, Ontario K0Z 2T0  
Tel: (613) 258-4067  
FAX: (613) 258-7649

**Mexico**

Solano Electronica  
Ermita 1039-10  
Colonia Chapalita  
Guadalajara, JAL. 45042  
Tel: (36) 47-4250  
FAX: (36) 473433

Solano Electronicas  
Thiers 100  
Colonia Anzures  
Mexico City, D.F. 11590  
Tel: (55) 31-5915  
FAX: (55) 31-5915

**Puerto Rico**

Semtronic Associates  
Mercantil Plaza Building  
Suite 816  
Hato Rey, Puerto Rico 00918  
Tel: (809) 766-0700

## FMI Distributors — USA

### Alabama

Marshall Industries  
3313 S. Memorial Highway  
Suite 121  
Huntsville, AL 35801  
(205) 881-9235

Repton Electronics  
4950 Corporate Drive  
Suite 105C  
Huntsville, AL 35805  
(205) 722-9565

### Arizona

Insight Electronics  
1515 W. University Drive  
Suite 103  
Tempe, AZ 85281  
(602) 829-1800

Sterling Electronics  
3501 E. Broadway Road  
Phoenix, AZ 85040  
(602) 268-2121

Marshall Industries  
9830 S. 51st Street  
Suite B121  
Phoenix, AZ 85044  
(602) 496-0290

### California

Insight Electronics  
28035 Dorothy Drive  
Suite 220  
Agoura, CA 91301  
(818) 707-2100

Insight Electronics  
15635 Alton Parkway  
Suite 120  
Irvine, CA 92718  
(714) 727-2111

Insight Electronics  
6885 Flanders Drive  
Suite G  
San Diego, CA 92126  
(619) 587-9757

Marshall Industries  
9710 Desoto Ave.  
Chatsworth, CA 91311  
(818) 407-4100

Marshall Industries  
9674 Telstar Ave.  
El Monte, CA 91731  
(818) 459-5500

### Marshall Industries

One Morgan  
Irvine, CA 92718  
(714) 458-5308

Marshall Industries  
336 Los Coches Street  
Milpitas, CA 95035  
(408) 942-4600

Marshall Industries  
3039 Kilgore Ave.  
Rancho Cordova, CA 95670  
(916) 635-9700

Marshall Industries  
10105 Carroll Canyon Road  
San Diego, CA 92131  
(619) 578-9600

Merit Electronics  
2070 Ringwood Avenue  
San Jose, CA 95131  
(408) 434-0800

Sterling Electronics  
55310 Derry  
Unit X  
Agoura, CA 91301  
(818) 707-0911

Sterling Electronics  
9410 Topanga Canyon Rd.  
Chatsworth, CA 91311  
(818) 407-8850

Sterling Electronics  
1342 Bell Avenue  
Tustin, CA 92680  
(714) 259-0900

Western Microtechnology  
28720 Roadside Dr.  
Suite 175  
Agoura Hills, CA 91301  
(818) 356-0180

Western Microtechnology  
1637 North Brian  
Orange, CA 92667  
(714) 637-0200

Western Microtechnology  
6837 Nancy Ridge Drive  
San Diego, CA 92121  
(619) 453-8430

Western Microtechnology  
12900 Saratoga Ave.  
Saratoga, CA 95070  
(408) 725-1660

### Colorado

Marshall Industries  
12351 N. Grant Road  
Suite A  
Thornton, CO 80241  
(303) 451-8383

Sterling Electronics  
8200 South Akron Street  
Suite 111  
Englewood, CO 80112  
(303) 792-3939

### Connecticut

Marshall Industries  
20 Sterling Drive  
Wallingford, CT 06492  
(203) 265-3822

Milgray Electronics  
326 W. Main Street  
Milford, CT 06460  
(203) 795-0711

Western Microtechnology, Inc.  
731 Main Street  
Suite B2  
Lantern Ridge Monroe, CT 06468  
(203) 452-0533

### Florida

Marshall Industries  
380 S. Northlake Blvd  
Suite 1024  
Altamonte Springs, FL 32701  
(407) 767-8585

Marshall Industries  
2700 W. Cypress Creek Rd.  
Suite C 106  
Ft. Lauderdale, FL 33309  
(305) 977-4880

Marshall Industries  
2840 Sherer Drive  
St. Petersburg, FL 33716  
(813) 573-1399

Milgray Electronics  
1850 Lee Road  
Suite 104  
Winter Park, FL 32789  
(407) 647-5747

## FMI Distributors — USA (Continued)

### Florida (Continued)

Reptron Electronics  
33320 N.W. 53rd Street  
Suite 206  
Ft. Lauderdale, FL 33309  
(305) 735-1112

Reptron Electronics  
14501 McCormick Drive  
Tampa, FL 33626  
(813) 855-2351

### Georgia

Marshall Industries  
5300 Oakbrook Pkwy  
Suite 146  
Norcross, GA 30093  
(404) 923-5750

### Georgia

Milgray Electronics  
3000 Northwoods Parkway  
Suite 270  
Norcross, GA 30071  
(404) 446-9777

Reptron Electronics  
3040 H Business Park Drive  
Norcross, GA 30071  
(404) 446-1300

### Illinois

Classic Components  
3336 Commercial Ave.  
Northbrook, IL 60062  
(312) 272-9650

Marshall Industries  
50 E. Commerce Dr.  
Suite I  
Schaumburg, IL 60173  
(312) 490-0155

Milgray Electronics  
3223 N. Wilkey Road  
Arlington Heights, IL 60004  
(312) 253-1573

Reptron Electronics  
1000 E. State Hwy  
Suite K  
Schaumburg, IL 60173  
(312) 882-1700

### Indiana

Marshall Industries  
6990 Corporate Drive  
Indianapolis, IN 46278  
(317) 297-0483

### Kansas

Marshall Industries  
10413 W. 84th Terrace  
Lenexa, KS 66214  
(913) 492-3121

Milgray Electronics  
6901 W. 63rd Street  
Overland Park, KS 66202  
(913) 236-8800

### Maryland

Marshall Industries  
2221 Broadbirch  
Suite G  
Silver Springs, MD 20910  
(301) 622-1118

Milgray Electronics  
9801 Broken Land Parkway  
Columbia, MD 21045  
(301) 995-6169

Vantage Components, Inc.  
6925-R Oakland Mills Road  
Columbia, MD 21045  
(301) 720-5100

### Massachusetts

Interface Electronic Corp.  
228 South Street  
Hopkinton, MA 01748  
(617) 435-6858

Marshall Industries  
33 Upton Drive  
Wilmington, MA 01887  
(508) 658-0810

Milgray Electronics  
187 Ballardvale Street  
Wilmington, MA 01887  
(508) 657-5900

Vantage Components, Inc.  
200 Bulfinch Drive  
Andover, MA 01810  
(508) 687-3900

Western Microtechnology  
20 Blanchard Road  
9 Corporate Place  
Burlington, MA 01803  
(617) 273-2800

### Michigan

Marshall Industries  
31067 Schoolcraft Rd.  
Livonia, MI 48150  
(313) 525-5850

### Michigan

Reptron Electronics  
34403 Glendale  
Livonia, MI 48150  
(313) 525-2700

### Minnesota

Marshall Industries  
3955 Annapolis Lane  
Plymouth, MN 55447  
(612) 559-2211

Reptron Electronics  
5929 Baker Road  
Minnetonka, MN 55345  
(612) 938-0000

### Missouri

Marshall Industries  
3377 Hollenberg Drive  
Bridgeton, MO 63044  
(314) 291-4650

### New Jersey

Marshall Industries  
101 Fairfield Road  
Fairfield, NJ 07006  
(201) 882-0320

Marshall Industries  
158 Gaither Drive  
Mt. Laurel, NJ 08054  
(609) 234-9100

Milgray Electronics  
3002 Greentree Exec. Campus  
Suite B  
Marlton, NJ 08053  
(609) 983-5010

Vantage Components, Inc.  
23 Sebago Street  
P.O. Box 2939  
Clifton, NJ 07013  
(201) 777-4100

Western Microtechnology, Inc.  
387 Passaic Avenue  
Fairfield, NJ 07006  
(201) 882-4999

### New Mexico

Sterling Electronics  
3450-D Pan American Freeway  
Albuquerque, NM 87107  
(505) 884-1900

**FMI Distributors — USA (Continued)****New York**

Marshall Industries  
275 Oser Avenue  
Hauppauge, NY 11788  
(516) 273-2424

Marshall Industries  
129 Brown Street  
Johnson City, NY 13790  
(607) 798-1611

**New York**

Marshall Industries  
1280 Scottsville Road  
Rochester, NY 14624  
(716) 235-7620

Mast Distributors  
95 Oser Avenue  
P.O. Box 12248  
Hauppauge, NY 11788  
(516) 273-4422

Micro Genesis  
90-10 Colin Drive  
Holbrook, NY 11741  
(516) 472-6000

Milgray Electronics  
77 Schmitt Blvd.  
Farmingdale, NY 11735  
(516) 420-9800

Milgray Electronics  
1200 A Scottsville Rd.  
Rochester, NY 14624  
(716) 235-0830

Vantage Components, Inc.  
1041-G West Jericho Turnpike  
Smithtown, NY 11787  
(516) 543-2000

**North Carolina**

Marshall Industries  
5224 Greens Dairy Road  
Raleigh, NC 27604  
(919) 878-9882

Reptron Electronics  
5954-A Six Fork Road  
Raleigh, NC 27609  
(214) 783-0800

**Ohio**

Marshall Industries  
3520 Park Center Drive  
Dayton, OH 45414  
(513) 898-4480

Marshall Industries  
30700 Bain Bridge Road  
Unit A  
Solon, OH 44139  
(216) 248-1788

Milgray Electronics  
6155 Rockside Road  
Cleveland, OH 44131  
(216) 447-1520

Reptron Electronics  
404 E. Wilson Bridge Road  
Suite A  
Worthington, OH 43085  
(614) 436-6675

**Oklahoma**

Radio Inc.  
1000 South Main  
Tulsa, OK 74119  
(918) 587-9123

**Oregon**

Marshall Industries  
9705 S.W. Gemin Drive  
Beaverton, OR 97005  
(503) 644-5050

Western Microtechnology  
1800 N.W. 169th Place  
Suite B300  
Beaverton, OR 97006  
(503) 629-2082

**Pennsylvania**

Interface Electronic Corp.  
7 Great Valley Parkway  
Malvern, PA 19355  
(215) 889-2060

Marshall Industries  
701 Alpha Drive  
Pittsburg, PA 15237  
(412) 788-0441

**Texas**

Insight Electronics, Inc.  
1778 Plano Road  
Suite 320  
Richardson, TX 75081  
(214) 783-0800

Marshall Industries  
8504 Cross Park Drive  
Austin, TX 78754  
(512) 837-1991

Marshall Industries  
2045 Chenault  
Carrollton, TX 75006  
(214) 233-5200

Marshall Industries  
2635 South Highway 77  
Harlingen, TX 78550  
(512) 421-4621

Marshall Industries  
7250 Langtry  
Houston, TX 77040  
(713) 895-9200

Milgray Electronics  
16610 N. Dallas Pkwy  
Suite 1300  
Dallas, TX 75248  
(214) 248-1603

Reptron Electronics  
3410 Midcourt  
Carrollton, TX 75006  
(214) 702-9373

Western Microtechnology, Inc.  
18333 Preston Road  
Suite 460  
Dallas, TX 75252  
(214) 248-3775

Western Microtechnology, Inc.  
2500 Wilcrest, 3rd Floor  
Houston, TX 77042  
(713) 954-4850

**FMI Distributors — USA (Continued)****Utah**

Marshall Industries  
466 Lawndale Drive  
Suite C  
Salt Lake City, UT 84115  
(801) 485-1551

Milgray Electronics  
4190 S. Highland Drive  
Suite 102  
Salt Lake City, UT 84124  
(801) 272-4999

**Washington**

Insight Electronics, Inc.  
12002 115th Avenue, NE  
Kirkland, WA 98034  
(206) 820-8100

**Marshall Industries**

11715 N. Creek Parkway  
Suite 112  
Bothell, WA 98011  
(206) 486-5747

Western Microtechnology  
14636 N.E. 95th Street  
Redmond, WA 98052  
(206) 881-6737

**Wisconsin**

Classic Components  
2925 S. 160th Street  
New Berlin, WI 53151  
(414) 786-5300

**Marsh Electronics**

1563 S. 101st Street  
Milwaukee, WI 53214  
(414) 475-6000

Marshall Industries  
20900 Swenson Drive  
Suite 150  
Waukesha, WI 53186  
(414) 797-84004

## FMI Distributors — Canada

### British Columbia

ITT Industries  
3455 Gardner Court  
Burnaby, B.C. V5G 4J7  
(604) 291-1227

Space Electronics  
1695 Boundry Road  
Vancouver, B.C. V5K 4X7  
(604) 294-1166

### Ontario

ITT Industries  
300 North Rivermede Road  
Concord, ON L4K 2Z4  
(416) 736-1114

### Marshall Industries

4 Paget Road  
Unit 10 & 11  
Framton, ON L6T 5G3  
(416) 458-8046

Milgray Electronics  
150 Consumers Road  
Suite 502  
Willowdale, ON M2J 4R4  
(416) 756-4481

### Quebec

Marshall Industries  
3869 Sources Blvd  
Suite 207  
D.D.O., QUE H9B 2A2  
(514) 683-9440

Space Electronics  
5651 Rue Ferrier Street  
Montreal, QUE H4P 2K5  
(514) 697-8676

## Fujitsu Mikroelektronik GmbH (FMG) Sales Offices for Europe

### France

Fujitsu  
Immeuble le Trident  
3-5, Voie Felix Eboue  
F-94024 Creteil Cedex  
Tel: (1)4-207-8200  
Telex: 262861  
FAX: (1)4-207-7933

### F.R. Germany

Fujitsu Mikroelektronik GmbH  
Lyoner Strasse 44-48  
Arabella Center 9. OG  
D-6000 Frankfurt am Main 71  
Tel: (69)66320  
Telex: 411963  
FAX: (69)66321

Fujitsu Mikroelektronik GmbH  
Am Joachimsberg 10-12  
D-7033 Herrenberg  
Tel: (07032) 4085  
FAX: (07032) 4088

Fujitsu Mikroelektronik GmbH  
Carl-Zeiss-Ring 11  
D-8045 Ismaning  
bei Munchen  
Tel: (89)960-9440  
Telex: 8974464  
FAX: (89)960-9442

### Italy

Fujitsu Microelectronics  
Italia S.R.L.  
Centro Direzionale Milanofiori  
Strada 4 - Palazzo A/2  
I-20094 Milano  
Tel: (39)(2)824-6170/176  
Telex: 318546  
FAX: (39)(2)824-6189

### Netherlands

Fujitsu Benelux  
Europalaan 6/B  
5623 LJ Eindhoven  
Tel: (31)44-7440  
Telex: 59265  
FAX: (31)44-4158

### Sweden

Fujitsu Microelectronics Ltd.  
Torggatan 8  
17154 Solna  
Tel: (8)764-6365  
Telex: 13411  
FAX: (8)28-0345

### United Kingdom

Fujitsu Microelectronics Ltd.  
Hargrave House  
Belmont Road  
Maidenhead  
Berkshire SL6 6NE  
Tel: (0628)76100  
Telex: 848955  
FAX: (0628)781484





## FMG Distributors — Europe

### Austria

Eljapex Handelsges. MBH  
Eitnergasse 6  
1232 Wien  
Tel: (222)861531  
Telex: 112344  
FAX: (222)863211200

MHV/EBV Elektronik  
Diefenbachgasse 35/6  
1150 Wien  
Tel: (222)838519  
Telex: 134946  
FAX: (222) 838530

### Belgium

Eriat SA  
83, Rue des Fraisiors  
4410 Herstal Vottem  
Tel: (41)271993  
Telex: 41782  
FAX: (41)278085

MHV/EBV Elektronik  
Excelsiorlaan 35  
Avenue Excelsion 35  
1930 Zaventem  
Tel: (2)7209936  
Telex: 62590  
FAX: (2)7208152

### Denmark

Nordisk Elektronik AS  
Transformervej 17  
2730 Herlev  
Tel: (2)842000  
Telex: 35200  
FAX: (2)921552

### Finland

Gadelius OY  
Kaupintie 18  
00440 Helsinki  
Tel: (90)5626644  
Telex: 121274  
FAX: (90)5626196

Aspects OY  
Myrmaentie 2 A  
01600 Vantaa  
Helsinki  
Tel: (90)5668686

### France

D P A  
12, Avenue des Pres  
78180 Montigny le Bretonneux  
Tel: (1)30575040  
Telex: 689423  
FAX: (1)30571863

Microram  
6, Rue le Corbusier  
Silic 424  
94583 Rungis Cedex  
Tel: (1)46868170  
Telex: 2265909  
FAX: (1)45605549

### Germany

Eljapex GmbH  
Felsenauerstr. 18  
7890 Waldshut-Tiengen  
Tel: (07751)2035  
Telex: (07751)6603

Micro Halbleiter GmbH  
Jagerweg 10  
8012 Ottobrunn  
Tel: (089)6096068  
Telex: 5213807  
FAX: (089)6093758

### Italy

Unidis Group Bologna  
Malpassi SRL  
Via Baravelli, 1  
40012 Calderara di Reno  
Tel: (051)727252  
Telex: 583118  
FAX: (051)727515

Unidis Group Torino  
PCM SnC  
Via Piave 54/B  
10099 Rivoli  
Tel: (011)9532256  
FAX: (011)9534238

### Netherlands

MHV/EBV Elektronik  
Planetenbaan 2  
3606 AK-Maarssenbroek  
Tel: (3465)62353  
Telex: 76089  
FAX: (3465)64277

P & T Electronics B.V.  
Esse Baan 77  
P.O. Box 329  
2908 LJ Capelle A/D IJssel  
Tel: 104501444  
Telex: 26096  
FAX: 104507092

### Norway

Odin Electronics AS  
Postboks 72  
Edv. Griegsvei 2  
1472 Fjellhamar  
Tel: (02)703730  
Telex: 19732  
FAX: (02)700310

### Republic of Ireland

Allied Semiconductors International Ltd.  
Unit 1  
Distribution Park  
Shannon Industrial Estate  
Shannon  
Co. Clare  
Tel: (61)61777  
Telex: 70358  
FAX: (61)363141

**FMG Distributors — Europe (Continued)****Spain**

Comelta S.A.  
Pedro IV-84, 5 Pl  
08005 Barcelona  
Tel: (93)3007712  
Telex: 51934  
FAX: (93)3005156

Comelta S.A.  
Emilio Munoz 41  
Nave 1-1-2  
28037 Madrid  
Tel: (1)7543001  
Telex: 42007  
FAX: (1)7542151

**Sweden**

Martinsonn Elektronik AB  
Box 9060  
Instrumentvagen 16  
12609 Hagersten  
Tel: (8)7440300  
Telex: 13077  
FAX: (8)7443403

**Switzerland**

Eljapex AG  
Hardstrasse 72  
5430 Wetingen  
Tel: (56)275777  
Telex: 826300  
FAX: (56)261486

**United Kingdom**

Hawke Components  
Amotex House  
45 Hanworth Road  
Sunbury on Thames  
Middlesex  
TW16 5DA  
Tel: (0197)97799  
Telex: 923592  
FAX: (9327)87333

Pronto Electronic Systems Ltd.  
City Gate House  
399/425 Eastern Avenue  
Gants Hills  
Ilford  
Essex IG2 6LR  
Tel: (15)546222  
Telex: 8954213  
FAX: (15)183222

## Fujitsu Microelectronics Asia PTE Limited (FMA) Sales Offices for Asia and Australia


### Taiwan

Fujitsu Microelectronics Asia PTE Ltd.  
1906 No. 333 Keelung Road Sec.1  
Taipei, Taiwan 10548  
Republic of China  
Tel: (02) 757-6548  
Telex: 17312 FMPTPI  
FAX: (02) 757-6571

### Singapore

Fujitsu Electronics PTE Ltd.  
7500A Beach Road  
05-301/2, The Plaza  
Singapore 0719  
Tel: (65) 296-1818  
Telex: RS55573 FESPL  
FAX: (65) 298-1571

6



## FMA Representatives — Asia and Australia

### Australia

Pacific Microelectronics  
Unit A20, 4 Central Ave.  
Thornleigh, NSW 2120  
Australia  
Tel: (2)481-0065  
Telex: 24844460

### Korea

KML Corporation  
3RD/F, Bangbae Station Bldg.  
981-15 Bangbae 3-Dong  
Shucho-gu, Seoul  
C.P.O. Box 7981  
Korea  
Tel: (2)588-2011/6  
Telex: K25981 KMLCORP  
FAX: (2)588-2017

## FMA Distributors — Asia

### Hong Kong

Famint Ltd.  
Room 1502, No. 111 Leighton Road  
Causeway Bay, Hong Kong  
Tel: 5-760130 / 5-760146  
FAX: 5-765619

Tektron Electronics Ltd.  
1702, Bank Centre, 636 Nathan Road  
Kowloon, Hong Kong  
Tel: 3-880629  
Telex: 38513 TEKHL  
FAX: 123-40746 / 3-7234029

### Singapore

Cony Electronics PTE Ltd.  
10 Jalan Besar 03-25  
Sim Lim Tower  
Singapore 0820  
Tel: 2962111  
Telex: CONY RS34808  
FAX: 2960339

Famint Electronics Ltd.  
7500A Beach Road, 01/302  
The Plaza  
Singapore 0719  
Tel: 2984566  
Telex: RS37295 FAMINT  
FAX: 2972597

### Taiwan

Advance Microelectronics Co., Ltd.  
5/F., No. 52 Tien Tsin Street  
Taipei, Taiwan  
Republic of China  
Tel: (02) 5613361  
Telex: 12284 ADVMICRO  
FAX: (02) 5635958

Famtech Inc.  
2/F, No. 298, Sec. 5  
Nanking E. Road  
Taipei, Taiwan,  
Republic of China  
Tel: (02) 7670101  
Telex: 27271 COMMOTEK  
FAX: (02) 7617743

Famint Co., Ltd.  
Room 9-3, 9/F. No. 106 Sec. 2  
Chang An East Road  
Taipei, Taiwan  
Republic of China  
Tel: (02) 5051963  
FAX: (02) 5080385

### Design Information — *At a Glance*

Page	Title
7-3	Appendix 1. <i>Introduction to Emitter-Coupled Logic</i>
7-7	Appendix 2. <i>PNP Load Cell Design: A Design Strategy to Eliminate Soft Errors</i>
7-15	Appendix 3. <i>Application Note. How to Design Efficient ECL RAM Systems</i>



ECL RAMs



**7**

## Introduction to Emitter-Coupled Logic

Emitter Coupled Logic (ECL) refers to a type of circuit in which the signal is coupled from the emitter of the transistor(s) of one stage, to the base(s) of the next stage. This interconnection pattern differs from normal bipolar practice in that the collectors of the transistors are used to couple the signal from one stage to the next. The ECL arrangement is necessary because, unlike normal bipolar circuitry, ECL transistors are, ideally, never saturated, or turned fully on. In actual practice, however, there may be instances where saturation does occur.

The benefit of ECL circuit non-saturated operation is speed. The ECL transistor can turn on and off much faster than a transistor operating in a saturated mode. All other things being equal, ECL memories are five to ten times as fast as the nearest competitor, CMOS. This gap is narrowing, however, as some of the faster CMOS memories have reached the 35- to 25-ns range. This is beginning to encroach on ECL territory, which ranges at present from 25 ns for some of the slower ECL devices to 3 ns for the fastest, state-of-the-art integrated circuits.

### 10K Versus 100K—What is the Difference

ECL logic and memories come in the following two basic family groups: 10K and 100K. These can usually be differentiated by the use of the numbers 10 or 100 in the part number (for example, Fujitsu's MBM10480 and MBM100480). In most cases, the 10K part and the 100K part are the same die with the 100K modification being a mask option.

Because ECL transistors usually are not saturated, the voltage level of the transistor is a function of more than just the drive level of the base. When a transistor is driven into saturation, enough drive is applied to the base of the transistor to turn it fully on. At this point, the collector and emitter of the transistor are at the supply voltage level or  $V_{CC}$ . In a non-saturated transistor, the collector is at  $V_{CC}$ , but the emitter is at some voltage below that level.

For example, imagine the transistor as a valve in a water pipe. The base drive is represented by the force on the valve handle. When the handle is turned fully clockwise, the water pressure on one side of the closed valve is high and the pressure on the other side of the valve is zero. As the valve handle is turned counter-clockwise, the water pressure on the controlled side of the valve starts to increase. When the valve is turned fully counter-clockwise, the water flow is essentially unrestricted, therefore, the pressure measures the same on one side of the valve as it does on the other.

A transistor works in a similar manner. As the base drive (or force on the valve handle) increases, the voltage across the collector-emitter (the water flow) also increases until the point is reached where the resistance to current flow cannot be reduced further. At this point, the transistor is said to be saturated (fully on). In the saturated state, the stability of the current being conducted by the transistor is largely unaffected by such factors as temperature and power supply regulation.

In ECL design, however, the opposite is true. Because the transistor is never saturated, the emitter voltage is a function of the base drive. The relationship between the base drive and the output level of the transistor is dependent upon both power supply and temperature. This means that for a given drive voltage, the output of the transistor can vary over a voltage and temperature range. In 10K ECL parts, voltage is specified over temperature. The specified temperatures are usually given as 0 degrees C, 25 degrees C, and 75 degrees C. The 100K ECL parts do not have temperature specified over voltage because ECL integrated circuits have built-in voltage/temperature compensation.

The major difference between the 10K and the 100K products is that the 100K parts have temperature compensation components on board the integrated circuit as well as voltage regulation. This makes the 100K ECL much more stable over extremes of temperature and voltage.

### **ECL Soft Error**

Generally, aside from the non-saturated transistor's susceptibility to voltage and temperature variations, there are no inherent disadvantages to ECL circuitry. However, as ECL devices have become larger and more dense, a problem has come to light that was not previously associated with ECL.

This problem, called soft error, is caused by the memory cell's state being altered by the intrusion of an alpha particle. Unfortunately this phenomenon, caused by increasingly smaller cell geometries, is aggravated by the non-saturated mode of the cell's transistors. To overcome this problem, many ECL manufacturers are changing to a cell structure that contains one or more saturated transistors. While this may seem a contradictory move, it must be remembered that only one of two transistors per cell are affected. The actual cell pair itself is not saturated. Any speed lost due to the saturation of the added transistor pull-ups will be regained by further reductions in actual cell size due to design improvements. The important consideration is the reduction, or in some cases, the virtual elimination of soft errors.

**PNP Load Cell Design**



## **PNP Load Cell Design: A Design Strategy to Eliminate Soft Errors**

With access times in the five nanosecond range, present Emitter Coupled Logic (ECL) Static Random Access Memories (RAMs) are the fastest computer memories available. Their circuitry is designed primarily for speed.

### **ECL Memory in Computers**

ECL memories are usually used in large processing systems where the lightning fast speeds of individual integrated circuits (ICs) make up for the complex circuitry that these machines contain. The complexity of mainframe computers make it desirable for designers to save power and board space by using very dense memories. A single large memory chip can do the same job as many smaller ones, at a fraction of the power dissipation and with only one package. Therefore, the desire to squeeze as much ECL memory as possible into one single package is the driving force in ECL memory design today.

In order to meet the market requirements for larger ECL RAM ICs, it has become necessary to reduce the physical size of the on-chip components to levels thought impossible a few years ago. As the size of the individual memory cells shrinks to smaller dimensions, a problem formerly associated with the much slower MOS designs has started to plague ECLs. This problem is alpha-induced soft error.

### **Hard and Soft Errors**

In IC memories, an error can either be hard or soft. A hard error is one which is device-related, that is, an error caused by a fault in the chip itself. Hard errors are usually repeatable and are generally corrected by replacement of the faulty IC. A soft error is caused by an outside source, usually random, which cannot be repeated easily in a test. Sources of soft errors in memories are usually either disturbances on the power lines, sometimes called glitches, or alpha particles. Power glitches can be controlled by power supply design or by adding special filters to the computer's AC line. However, alpha particle-induced soft errors cannot be so easily eliminated.

### **The Alpha Particle**

Alpha particles continuously bombard the earth from outer space. Our atmosphere filters most of the alpha particles out, but a few still manage to make it to the earth's surface. These particles have very little mass and, under most circumstances, have little or no effect on human technical endeavor. However, in the case of modern high-density IC technology, alpha particles can create real problems.

In ECL memories, the cell is usually made up of two transistors, which in older technologies were large enough that an alpha particle passing through didn't cause any problems. But as the cells have gotten smaller, so have the transistors that comprise the cell. Therefore, an alpha particle passing through one of the new, small cells has more than enough energy to cause change. A one becomes a zero and a zero becomes a one, thereby creating inaccuracies.

An alpha particle penetrating a standard ECL memory cell creates a temporary conductive path along its trajectory through the cell. This conductive path bleeds away the charge that is keeping the on transistor in that state. When the on transistor starts to turn off, the memory cell flips and produces an error, resulting in bad data.

To illustrate the point, imagine that your company's payroll service has a large mainframe that uses ECL memories to handle payrolls. One soft error could change someone's paycheck by a factor of ten. To avoid this, most computers using ECL memory in sensitive locations use a hardware fix called error correction. Error correction works, but it is at best a treatment for the symptom rather than a cure for the disease. Error correction works by using a redundant bit of data that can take the place of any data that has been lost or altered by a soft failure. While this technique can be successfully applied to ECL system design, it is often not desirable to do so because the resultant increase in complexity and decrease in speed makes error correction impractical. By not using this approach to soft error correction, the mainframe computer designers have placed the burden of eliminating or controlling alpha-induced soft errors squarely on the shoulders of the ECL memory manufacturer.

### **Solving the Alpha Particle Error Problem**

The problem of alpha particle soft error increases with each newer and larger ECL memory. ECL producers have tried to solve the problem in several ways. In the past, the most practical approach has been to shield the memory area of the die with some material through which alpha particles could not pass, such as polyamide. The major problem with this approach is that many of the most successful alpha shield materials are also low level alpha sources. This means that when an alpha particle is stopped by the shield material, the energy is sometimes transferred to that material on a sub-atomic level and can knock an electron loose. The accelerated electron then penetrates the die. This doesn't happen very often and generally alpha shields do a fairly good job of reducing alpha-induced soft error to acceptable levels.

### **The Best Solution**

The best method for controlling alpha particle circuit disruption is to change the cell design. Fujitsu Microelectronics, Inc. has done just that. The PNP pull-up cell design developed by Fujitsu allows for further reduction of overall cell size with an accompanying increase in the cell's transistor stability.

An ECL memory cell contains two NPN transistors connected so that when one is turned on, the other is turned off. The cell's memory state, (that is, whether it contains a logic one or a logic zero), is determined by which transistor in the cell is on and which one is off. This arrangement of transistors is called a monostable multivibrator, or a flip-flop. One of the major characteristics of flip-flop is that the state of one transistor cannot be altered without changing the state of the other transistor. So, if the on transistor is turned off, then the off transistor will automatically turn on.

### **How The Classic ECL Memory Cell (NPN) Works**

As explained above, the traditional ECL memory cell is constructed from a pair of NPN transistors connected together as a monostable multivibrator called a Parallel Diode Cell (Figure 1-1). The two

transistors in the cell are connected so that they are pulled up to the word line via a pair of resistors in parallel with a pair of Schottky diodes. This diode pull-up configuration is the classic ECL memory cell design and, until recently, was the basis of almost all ECL static RAMs.




Figure 1-1. Parallel Diode Cell

This design has the advantage of being fast because the two multivibrator transistors are biased so that when they are turned on, neither is in a saturated state. Being non-saturated, they are able to turn on and off very quickly. As long as the cell is designed with relatively large geometries, this traditional architecture is problem-free. Problems do occur however, when the geometries are shrunk to make larger and larger ECL organizations.

As cell geometries get smaller, the individual cell transistors become more susceptible to soft error because the other on transistor in the cell is held high by its base capacitance charge. Since the base areas of these devices have now become much smaller than they once were, they hold a very small charge (on the order of approximately 75000 electrons). This charge is easily dispersed, and an alpha particle has enough energy to do so. The voltage drop at the load resistor in the standby mode

$$(DV = iC \times RL)$$

is limited by the forward voltage applied to the Schottky diode. Therefore, there is a chance that due to alpha particle penetration, the charge on the on transistor

$$(Q = C \times DV)$$

could become as small as the charge on the off transistor, causing the cell to flip.

#### How the New PNP Load Cell Works

In an effort to solve this problem and to supply very fast, virtually error-free ECL memories to its customers, Fujitsu has developed a new design that is a radical departure from the classic diode pull-up cell. This new design is called the PNP load cell because it replaces the diode-resistor pull-up with a PNP load cell (Figure 1-2). The PNP load cell places a PNP transistor between the collector of the cell transistor and the pull-up's emitter is also tied to the word line.






Figure 1-2. PNP Load Cell

The result of this design change is a decrease in noise and an increase in alpha particle immunity. The increased protection from soft error is due to the difference between the dynamic characteristics of the Schottky diode in the standard pull-up configuration and the PNP transistor in the PNP load cell.

Since the voltage drop across the PNP transistor is greater than across the Schottky diode, the  $\Delta V$  for the new design is twice the  $\Delta V$  of the diode cell. The internal capacitance for the two designs is about equal, the base-collector capacitance is about equal, but the base-emitter capacitance is much greater for the PNP cell design because both transistors are saturated. Since the cell noise immunity, or "Q" is the product of the base-emitter capacitance and the  $\Delta V$  of the design, the PNP load cell enjoys a large increase in noise and alpha particle immunity over the diode-resistor design (on the order of a ten to the fifth or a ten to the sixth improvement).

Fujitsu's new design has made it almost impossible for the transistors in a memory cell to be changed by an alpha particle because the size of the charge that holds the on transistor in that state has been increased. If an alpha particle cannot bleed away enough charge to flip the cell, then soft errors cannot occur.

### Are There Tradeoffs

The new PNP cell design uses saturated, active components to achieve the high noise immunity that ordinarily would cause a loss of speed. However, in the case of the Fujitsu ECL family, the performance of the ECL Static RAMs has been retained and, in some organizations, improved. Fujitsu has reconciled these two diametrically opposed concepts of high noise immunity and high performance by recovering lost speed through the reduction of propagation delays on the chip itself via improved design rules.

### Fujitsu's Improved Design—IOP II and ESPER

Fujitsu uses Isolation by Oxide and Polysilicon (IOP) in its ECL memory designs. The original IOP design had a V-groove isolation channel between cells. The width across the top of the groove was a function of the depth to which the groove had to be etched (see Figure 1-3).




Figure 1-3. Original IOP Design

The new PNP pull-up cell design features a U-shaped isolation channel instead of a V-shaped one. The IOP II design is shown in Figure 1-4. When a U-shape is used, both the width and the depth of the channel can be carefully controlled. The resultant groove is about one-half the width of the old V-groove. This allows for a reduction in overall die size and a shortening of both row and column lines, while allowing decoders and other peripheral circuitry to be located closer to the cell area. This new set of design rules will be used for all future Fujitsu ECL memory designs.




Figure 1-4. IOP II Design

Fujitsu has now developed an improved, second generation PNP load cell design known as ESPER that offers high soft error immunity, smaller die size, lower power dissipation and performance uncompromised by the presence of saturated components in the cell.

### Summary

In summary, an ECL memory design that nearly eliminates alpha particle-induced soft error is invaluable to designers of large, fast, mainframe computers, processors, testers, and other systems in which errors cannot be tolerated. The PNP pull-up design of Fujitsu's ECL Static RAMs, when coupled with new technologies such as IOP II and ESPER, achieves this goal with little or no overall loss of ECL performance.

Source: Fujitsu Microelectronics, Inc.  
Integrated Circuits Division  
Applications Engineering Department  
1989

**Application Note**

**7**

## ECL RAMs

# How to Design Efficient ECL RAM Systems

Applications Engineering Department  
Fujitsu Microelectronics, Inc.  
Integrated Circuits Division  
Copyright© 1989 by Fujitsu Microelectronics, Inc.

### ABSTRACT

ECL (Emitter Coupled Logic) devices offer some of the fastest performances available. The purpose of this document is to acquaint designers with the ECL technology and recommended steps for implementing an ECL design. This document covers several aspects of ECL system design. In order to understand the basic rules for designing with ECL, it is worthwhile to have a brief discussion of what ECL is and how the basic gates are designed.

Copyright© 1989 Fujitsu Microelectronics, Inc., San Jose, California

All Rights Reserved.

Circuit diagrams using Fujitsu products are included to illustrate typical semiconductor applications. Information sufficient for construction purposes may not be shown.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.

This document is published by the Publications Department, Fujitsu Microelectronics, Inc.,  
3545 North First Street, San Jose, California, U.S.A. 95134-1804; U.S.A.

Printed in the U.S.A.

Edition 1.1

## Contents

---

<b>Chapter</b>	<b>Page</b>
Abstract .....	7-17
ECL: What is it? .....	7-21
ECL Inputs .....	7-22
Wire-ORing the ECL Outputs .....	7-22
Difference Between 10K and 100K .....	7-22
Noise Margin .....	7-23
High and Low Level for ECL RAM Inputs .....	7-24
Switching Multiple Inputs and Outputs .....	7-24
Effect of Rise and Fall Time .....	7-25
Terminating Techniques for the ECL Devices .....	7-26
Parallel Termination .....	7-27
Series Termination .....	7-28
Power Supply Voltage Tolerances .....	7-29
Power Supply Decoupling .....	7-29
Circuit Boards and Layout .....	7-29
Fanout Limitations for ECL Outputs .....	7-30
Edge Rates for the ECL Families .....	7-30
Intermixing of 10K and 100K ECL Families .....	7-31
Interfacing ECL RAMs with TTL .....	7-31
Interfacing with TTL on a Common Power Supply .....	7-32
Interfacing ECL to CMOS .....	7-32
Thermal Considerations for ECL Circuits .....	7-32
Cooling Techniques .....	7-33
Liquid Coolants .....	7-34
Fujitsu's ECL RAM Family .....	7-35
ECL Gate Arrays .....	7-35
Conclusion .....	7-35
<b>References</b> .....	7-35



## Illustrations

---


<b>Figures</b>	<b>Page</b>
1. Basic Current Switch for ECL RAM .....	7-21
2. Presetting the Inputs to a High or Low Level .....	7-24
3. VCC and VCCO .....	7-25
4. Voltage Swings for ECL and TTL Signals .....	7-26
5. Definition of Overshoot and Undershoot .....	7-26
6. Parallel Termination Using Separate Termination Voltage Plane VTT. ....	7-27
7. Parallel Termination Using Thevenin's Equivalent .....	7-28
8. Series Termination .....	7-29
9. Rise Time .....	7-30
10. Discrete Translators .....	7-32
11. Recommended Heat Sinks .....	7-34

---

<b>Tables</b>	<b>Page</b>
1. Noise Margin (at 25°C) .....	7-23
2. TTL to ECL Translators .....	7-31

**ECL: What is it?**

ECL (Emitter-Coupled-Logic) is one form of current mode logic. The basic current switch for Fujitsu's ECL RAM is shown in Figure 1. There is a constant current source or resistor at the base of this switch. (The current source is programmable for ECL gate arrays.) The collectors are also connected to resistors.



**Figure 1. Basic Current Switch for ECL RAM**

The inputs can be driven in two different ways. In the first method (Figure 1a), a differential input is used on both the bases of the transistors to form a current switch. In the second method (Figure 1b), an input voltage is applied to one transistor base, while a fixed reference voltage is applied to the other transistor base to drive the input. The second method is very common because it has twice the input

voltage swing when compared with the first method. Emitter-follower outputs are connected to the collectors to provide high driving capability.

## ECL Inputs

Fujitsu's ECL RAMs have a pulldown resistor on the chip select input, tied internally to V<sub>EE</sub>. This input is an assertive LOW signal when left open. Therefore, if the input is left floating, the pulldown resistor ensures that the device is held in an active state. On the other hand, the write enable, the address inputs, and the data input pins do not have a pulldown resistor connected internally to V<sub>EE</sub>. Thus, these pins should never be left floating, because the input level may change due to leakage current. Therefore, it is recommended that the specified level on these inputs be maintained.

## Wire-ORing the ECL Outputs

Like the input pins, the output pins do not have pulldown resistors. Therefore, wired-OR connections are supported by ECL outputs. ECL RAMS also support this feature. However, wired-OR connections will increase propagation delays because of greater capacitive loading. Propagation delays increase about 30 ps for each output load increase of 1 pF. Since the output capacitance for the current ECL RAMs is 6 pF maximum, the propagation delay caused by one wired-OR connection is about 180 ps. Compared to address access time, the delay is negligible. Fujitsu guarantees the AC characteristics for an output load of 30 pF; thus, five wired-OR connections can be used without causing noticeable propagation delays. For ECL gate arrays, Fujitsu recommends using cutoff mode output buffers to wire-OR ECL outputs in order to minimize reflections.

In using the wired-OR capability, the designer must be aware that the output transistor is never completely at cutoff, so in the high-impedance state, current leakage is possible. If a large number of drivers are combined in a wired-OR arrangement, the sum of their leakage currents can pull the output voltage out of the logic 0 state. Hence with every additional driver wired to an output, a slight loss in noise margin is incurred. (Reference 1). Before discussing noise margins and their effects, let's look at the differences between 100K and 10K families.

## Difference Between 10K and 100K

Basic differences between these two families are circuit stability and performance with variations in supply voltage and ambient temperature. 100K ECL parts are both temperature-compensated and voltage compensated; 10K parts are only voltage compensated.

In addition to these two basic families, there is 10KH whose I/O level is slightly different from that of the 10K family. Therefore when 10K devices are connected with 10KH devices, difference of noise margin should be paid attention to. (See the next section, Noise Margins.) Power supply voltage (V<sub>EE</sub>) is -5.2 V for 10K and 10KH and -4.5 V for 100K. Recently requests for temperature compensated devices working at -5.2 V have increased. But generally speaking, noise margin decreases when 100K devices are operated at -5.2 V. So Fujitsu has developed 101K series whose I/O level is adjusted to keep sufficient noise margin.

ECL is a current mode logic, that is, it relies on voltage changes to generate changes in current. ECL has only a 1-volt logic swing with appropriately small noise margins. Before further discussions, an explanation of noise margins is in order.

## Noise Margin

Noise margin is a DC voltage specification which measures the immunity of a circuit to adverse operating conditions. This is defined as the difference between the worst-case input logic level ( $V_{IH}$  min or  $V_{IL}$  max) and the worst-case output ( $V_{OH}$  min or  $V_{OL}$  max) for the corresponding input logic level. Guaranteed noise margins (NM) for 10K at 25 degrees Centigrade are:

$$\begin{aligned} \text{Logic 1 NM} &= V_{OH \text{ min}} - V_{IH \text{ min}} \\ &= -0.960 - (-1.105) \\ &= 145 \text{ mV} \end{aligned}$$

$$\begin{aligned} \text{Logic 0 NM} &= V_{IL \text{ max}} - V_{OL \text{ max}} \\ &= -1.475 - (-1.650) \\ &= 175 \text{ mV} \end{aligned}$$

For 100K they are as follows:

$$\text{Logic 1 NM} = 1.025 - (-1.165) = 140 \text{ mV}$$

$$\text{Logic 0 NM} = 1.475 - (-1.620) = 145 \text{ mV}$$

For system design, worst case conditions are always considered. If so, the 145 mV noise margin becomes the design limit. In system design, the user is concerned with the noise margin when devices at different temperatures and different power supply voltages interface with each other. This is because the 10K logic level thresholds of ECL parts drift with temperature. Therefore, unless the ECL family being used is temperature compensated, a hot driver may not be able to send data to a cold receiver due to threshold differences. This is the result of noise margin impairment due to the ambient temperature differential existing between the receiver and the transmitter circuit. When several hundreds or thousands of ECL circuits are present in the same cabinet, it becomes difficult to provide sufficient cooling so that all of these circuits are essentially at the same temperature. The bottom line of Table 1 shows the benefit of using the 100K family with built-in temperature compensation.

Table 1. Noise Margin (at 25°C)

Interface	$V_{EE}$	LOGIC 1			LOGIC 0		
		$V_{OH}$ min.	$V_{IH}$ min.	Noise Margin	$V_{OH}$ min.	$V_{IH}$ min.	Noise Margin
10K→10K	-5.2	-960	-1105	145	-1475	-1650	175
10KH→10KH	-5.2	-980	-1130	150	-1480	-1630	150
10KH→10K	-5.2	-980	-1105	125	-1475	-1630	155
10K→10KH	-5.2	-960	-1130	170	-1480	-1650	170
100K→100K	-4.5	-1025	-1165	140	-1475	-1620	145

Without voltage compensation, output thresholds and switching parameters vary from part to part, thereby decreasing noise margins. Also, power dissipation is the product of the supply current  $I_{EE}$

and the supply voltage  $V_{EE}$ ; uncompensated ECL circuits will experience rapid power dissipation changes as  $V_{EE}$  varies.

### High and Low Level for ECL RAM Inputs

A high level for 100K is  $-880\text{mV}$  to  $-1025\text{mV}$ . In order to preset the inputs to a high level, the designer should not tie them directly to the ground which is the higher of the two voltage planes available on the board. If the input is tied directly to ground it will drive the input transistors into saturation, which will drastically slow down the gate's switching time in response to changing signal levels at the inputs which are not tied high. Hence, Fujitsu recommends the following circuit for presetting the inputs (both 10K and 100K) to a high or a low level. The value of the output termination depends upon factors which will be discussed later in the section on terminating techniques.




Figure 2. Presetting the Inputs to a High or Low Level

### Switching Multiple Inputs and Outputs

The base current flowing through the ECL inputs is very small. Therefore, when multiple inputs are switched simultaneously it does not cause any specific problem. However, when multiple outputs are switched certain precautions should be taken. This is because output current changes drastically when switching from high to low or from low to high (for a 50-ohm termination resistor and termination voltage at  $-2.0\text{ V}$ ,  $I_{OH} = 22\text{ mA}$  and  $I_{OL} = 5\text{ mA}$ ). Thus, when multiple outputs (4-bit wide and 8-bit wide devices) are switched simultaneously, current spikes may occur at the  $V_{CCO}$  terminal. This in turn induces voltage spikes on  $V_{CC}$  (ground) and decreases input and output noise immunity.

Before going into precautions for spikes on the ground lines, let's look at the power supply lines on Fujitsu's ECL devices. All ECL devices have a  $V_{EE}$  supply line (a negative power supply,  $-4.5\text{V}$  for 100K and  $-5.2\text{V}$  for 10K devices) and a  $V_{CC}$  ground line. In some ECL RAMs, there are two  $V_{CC}$  pins. As shown in Figure 3,  $V_{CCO}$  supplies the output drivers while  $V_{CC}$  supplies the remaining circuits.




Figure 3.  $V_{CC}$  and  $V_{CCO}$

Due to the separation of  $V_{CC}$  and  $V_{CCO}$ , changes in load currents while the outputs are switching do not cause glitches on the power supply ground bus which is connected to the  $V_{CC}$ . This can, however, cause ringing on the outputs.

The ringing can be eliminated by internal connection of  $V_{CC}$  and  $V_{CCO}$  pins but it may cause spikes on the power supply ground lines when multiple outputs are switching. This is due to the current noise caused by the switching of multiple outputs. These spikes will produce glitches on the output waveforms. Glitches may also be observed when the impedance of the  $V_{CC}$  pin is too large.

To prevent ringing on the outputs and glitches on the  $V_{CC}$  and  $V_{CCO}$  lines, Fujitsu recommends that the  $V_{CC}$  and  $V_{CCO}$  pins be connected to the nearest place outside the package. A thick cable for  $V_{CC}$  on the printed circuit board is also recommended to reduce the  $V_{CC}$  impedance as much as possible.

The preceding discussion focused on ECL gates and the 10K/100K families of parts. The remainder of this Application Note is devoted to system design details when switching from TTL to ECL.


### Effect of Rise and Fall Time

As devices operate faster and faster, rise and fall times become shorter and shorter. For TTL, the voltage swings are typically 2 to 3 volts, while ECL voltage swings are 750 to 1000 millivolts. These TTL swings are harder to deal with than the ECL swings, in which rise and fall times are only a few nanoseconds. Crosstalk current  $I$  which flows between signal paths through a coupling capacitor  $C$  is proportional to  $dV$ .

$$I = CdV/dt$$

- $I$  = cross talk current
- $C$  = coupling capacitor
- $dt$  = given rise/fall time
- $dV$  = logic swing

For a given set of rise and fall times, the crosstalk for TTL is more than for ECL because  $dV$  for TTL is greater.




**Figure 4. Voltage Swings for ECL and TTL Signals**

Another problem is that at very high speeds it becomes difficult for circuit designers to develop satisfactory output buffers to drive realistic signal line impedances with full TTL voltage swings (Reference 1).

### Terminating Techniques for the ECL Devices

Any signal path on a circuit board may be considered as a form of transmission line. If the line propagation delay is short with respect to the rise time of the signal, any reflections are masked out during rise time and are not seen as overshoot or ringing (Reference 2). Thus when the edge speed increases with faster forms of logic, the line lengths should be shorter in order to retain signal integrity.

When high-speed signals are transmitted over long lines, terminations should be used to minimize line distortion and reflections. These reflections cause ringing on the signal line, which, if severe, will affect system noise immunity. The reflections appear as undershoot and overshoot, as shown in Figure 5.



**Figure 5. Definition of Overshoot and Undershoot**

For best system performance the designer should consider using termination resistors when the two-way propagation time of the line is greater than the rise time of the signal on the line.

In ECL systems, every output must be terminated in the characteristic impedance of the signal interconnection which is being driven. However, these terminations depend on the physical parameters of the circuit boards. Realistic values are 50 to 75 ohms for multilayer etched boards, 100 ohms for Multi-

wire® boards, and 100 to 120 ohms for wirewrap boards (Reference 1). Standard, prepackaged termination resistors are available with values of 50 ohms, 68 ohms, 75 ohms, and 100 ohms.

There are two principal methods of termination: parallel termination and series termination. These two methods are required for impedance matching and damping, respectively.

### Parallel Termination

Parallel termination lines are used for the fastest circuit performance. There are two methods of parallel termination. In the first method, the termination resistor can be connected to a termination supply voltage  $V_{TT}$  of  $-2.0$  V as shown in Figure 6. The value of the termination resistor  $R_p$  should match the transmission line impedance  $Z_0$ . If there is an appreciable mismatch, line reflections will be present with an increase in both noise and propagation delay. In parallel terminated lines, the line termination supplies the output pull-down. Consequently, no pull-down resistor is required at the output of the driving gate.




Figure 6. Parallel Termination Using Separate Termination Voltage Plane  $V_{TT}$ .

However, equivalent  $Z_0$  may decrease when the loads are distributed over the transmission line. Therefore, the designer should consider each case separately. The recommended value of  $R_p$  is 50, 75, 100 or 150 ohms depending on the estimated value of  $Z_0$ .\* For large systems where total power is a consideration, the lines are normally terminated with a  $-2.0$  V DC supply. When power consumption is a major concern, this is the most efficient manner of terminating ECL circuits. The drawback, of course, is the requirement of an additional power supply voltage.

\*The values of  $Z_0$  can be calculated for various transmission lines as shown in Chapter 3 of Reference 2.



In the second method, a pair of resistors is connected in series between ground ( $V_{CC}$ ) and  $V_{EE}$ , providing a Thevenin's equivalent resistance and voltage. In this case  $V_{TT} = V_{EE} = -5.2 \text{ V (10K)}$  as shown in Figure 7.




Figure 7. Parallel Termination Using Thevenin's Equivalent

$R_{p1}$  and  $R_{p2}$  are selected so that they satisfy the following equation:

$$1/Z_o = 1/R_{p1} + 1/R_{p2}$$

then:

$$R_{p1} = 1.625$$

$$R_{p2} = 2.6 Z_o$$

for

$$V_{TT} = -5.2 \text{ V (10K)}$$

In contrast to the first method, this technique requires about 11 times more power per termination (because the drop across the termination resistance is not as large) and uses twice as many components per termination. The advantage, however, is the non-requirement of a special power supply or a separate voltage plane per circuit board.

## Series Termination

Overshoot and ringing on longer lines may be controlled by using series damping or series terminating techniques. Series damping is accomplished by inserting a small resistor  $R_s$  in series with the output of the gate as shown in Figure 8. In this case, the value of  $R_p$  is such that it can drive 5 to 15 mA of current. As for  $V_{TT}$ ,  $-2.0 \text{ V}$  is not compulsory, hence  $-5.2 \text{ V (10K)}$  can be used. It is mandatory that  $R_s$  be equal to  $Z_o$ . Signal transmitted from (A) is reflected at (B). But due to the presence of  $R_s$  ( $R_s=Z_o$ ), this signal is not seen at (B). The advantage of this method is that the power does not increase as much as in the parallel termination method even when multiple lines are connected to (A).

(Note: This advantage is not effective if the load is distributed on the signal lines.)




Figure 8. Series Termination

For efficient ECL system design, it is important to know not only the termination techniques but also power supply considerations (tolerances and decoupling), as well as board layout techniques.

### Power Supply Voltage Tolerances

Power supply voltage tolerances must be equal to or better than  $\pm 5$  percent for 10K ECL parts. 100K ECL parts are designed to operate over the range of  $-4.2$  to  $-5.7$  volts, which includes the 10K voltage range and also includes the 100K range of  $-4.5$  volts  $\pm 7$  percent.

### Power Supply Decoupling

Power supply decoupling is required at the point of board entry and at every ECL device. In order to block low frequency noise from entering the board, a tantalum electrolytic capacitor of 22  $\mu\text{F}$  or more is placed across the main power supply terminals. To block high frequency noise, Rf grade ceramic disk capacitors of 0.1  $\mu\text{F}$  are placed across the main power pins of each device (Reference 1). It is recommended that a 0.1  $\mu\text{F}$  capacitor be placed at the end of each row of packages for additional decoupling. If the ground plane is not good, then a 0.1  $\mu\text{F}$  bypass capacitor should be used for every two packages.

For good design, the power supply ground line noise should be limited to less than 50 mV peak to peak. Also  $V_{EE}$  power supply voltage should be maintained with less than 10 mV difference among all logic cards to which the signals must interconnect (Reference 2).

For dealing with very high frequency noise, boards are available which have internal power supply voltage planes separated from each other by a few mils thickness of mylar, to provide a distributed capacitor for the whole board.

### Circuit Boards and Layout

Standard double-sided circuit boards with good ground distribution may be used. A low impedance ground is necessary because any noise which is present on the ground lines is coupled into the signal lines. Any voltage drop across the ground impedance will increase noise response of the ECL circuits (Reference 2).

In the past, most of the ECL work has been done with multilayer, custom-designed etched PC boards. If proper care is used in designing, Multiwire boards or wirewrap boards can also be used. Several vendors offer wirewrap boards which are specifically designed for ECL work.

One thing worth mentioning about the ground and voltage planes on these boards is that to ensure clean signals, at least 50 percent or more of the board area should be occupied by ground and

For high-speed systems, signal lines should be kept as short as possible to minimize ringing and overshoot. Ringing and overshoot are due to the intrinsic inductance and capacitance of the line itself and can be reduced by shortening the lines, which minimizes propagation delays and makes critical timing parameters easier to achieve. Also because ringing on logic level 1 is critical for ECL circuits, it subtracts from noise immunity.

### Fanout Limitations for ECL Outputs

An important consideration in laying out a circuit board is device fanout. Fanout is the number of inputs which can be driven by a single output. This is greater in the ECL world than in the TTL world. For gold-doped TTL, a fanout of 10 is assumed. In case of ECL, if one looks at the ratio of external output currents to input currents in ECL specifications, the fanout is about 100, so there are no fanout limitations. Although there are other disadvantages, each additional input which is connected to a given output adds more capacitance. This in turn will cause switching time delays as well as decrease in the output transmission line impedance, which causes reflections. In case of MBM10480-15, this delay is about 30 ps/1pF.

Also, input capacitance of an ECL RAM varies depending on the package type and the pin location. For the MBM10480, typical input capacitance is as follows:

	PACKAGE CENTER	PACKAGE CORNER
DIP	3.5 pF	4.8 pF
FPT	3.0 pF	3.8 pF

For other ECL RAMs, these values can be requested from Fujitsu. In addition to fanout limitations for the ECL outputs, another factor that should be considered while working with ECL devices is the voltage swings and the slew rate.

### Edge Rates for the ECL Families

In ECL circuits, the output logic swing is typically 900 mV. Rise and fall times are defined as the transition time between 20 percent and 80 percent reference points as shown in Figure 9. The difference of the voltage level between the 20 percent point and the 80 percent point is about 540 mV ( $900 \text{ mV} \times 60 \text{ percent}$ ). The voltage slew rate is  $0.54/tr$  or  $0.54/tf$  (V/ns).




Figure 9. Rise Time

In most system designs, ECL, TTL, and CMOS devices are intermixed; thus, the designer should understand the "whats", "whys", and "hows" of interfacing these technologies.

### Intermixing of 10K and 100K ECL Families

ECL is used to obtain the required circuit speed and provide the circuit features necessary to optimize high-speed system design. All ECL of the same family interface directly with each other. As mentioned previously, the power supply range of 100K ECL includes the range of 10K parts, so no basic physical problems are encountered when interfacing these two families. The real problem is when a 100K output is connected to a 10K input. At high temperatures, the  $V_{OH}$  min of 100K approaches the  $V_{IH}$  max of 10K. This results in a decrease in noise margin. However, this type of connection is allowed if the operating ambient temperature of all the ECL devices is under control. Another important fact is that when 100K is operated at  $-5.2$  V,  $V_{OH}$  is shifted to a low level by about 30 mV. The devices can still function as indicated by the data sheet specification, although max/min limits of each parameter cannot be guaranteed.

### Interfacing ECL RAMs with TTL

Circuits of the 10K ECL family normally operate with ground on  $V_{CC}$  and a  $-5.2$  V DC power supply on  $V_{EE}$ . The negative supply operation has a noise immunity advantage and is recommended for large systems. Circuits of the 100K ECL family normally operate on  $V_{CC}$  and  $-4.5$  V DC power applied to  $V_{EE}$ .

With the  $-5.2$  V power supply for 10K ECL, the high logic level is about  $-0.96$  V and the low logic level is about  $-1.65$  V. This provides a small voltage swing of 690 mV. So for this reason, the 10K ECL and 100K ECL are not directly compatible with common slower-speed logic types such as TTL and MOS. Translators should be used when interfacing ECL with these devices.

The most common interface requirement for ECL is with TTL logic levels. This occurs when ECL system must interface with an existing TTL system or when both ECL and TTL are used in the same system design. The interface requirements between ECL and TTL depends on how the circuits are being used.

The normal ECL/TTL interface occurs when ECL is powered with a  $-5.2$  V power supply (10K devices) or  $-4.5$  V power supply (100K devices) and TTL is powered with a  $+5$  V power supply. The use of common ground and separate power supplies will isolate the TTL-generated noise from ECL supply lines. Translators are used at the outputs of the ECL devices to convert ECL level to TTL level.

Similarly, for interfacing TTL to ECL devices, TTL-to-ECL translators are used. These devices usually have a propagation delay in the order of 1.6 ns. The devices from Fujitsu are shown in Table 2.

**Table 2. TTL to ECL Translators**

PART #	INPUT	OUTPUT	$t_{PD}$ (TYP)	NO. OF CKT PER PACKAGE	PACKAGE
MB766	ECL 10KH	TTL	5 ns at 75 pF	8	DIP-20
MB767	TTL	ECL 10KH	1.6 ns	8	DIP-20

Usually the ECL-to-TTL translators have a propagation delay which is dependent on fanout loading. Thus, if more devices are being driven,  $t_{PD}$  of these translators increases. For ECL gate arrays on which on-chip translators are used, intermixing of ECL with TTL can be easily accomplished.

## Interfacing with TTL on a Common Power Supply

In many system designs, where only a small number of ECL devices are used, it is desirable to operate both ECL and TTL on a +5 V DC power supply. ECL works well in this mode (pseudo-ECL) if care is taken to isolate the TTL-generated noise from the ECL +5 V supply line. Translators for interfacing TTL and ECL in this mode are built out of discrete components because integrated circuit translators do not operate on +5 V. Typical discrete translators (ECL/TTL and TTL/ECL) are shown in Figure 10(a) and (b) (Reference 2). The ECL/TTL translator uses one PNP transistor for translation and the typical translation delay time is less than 10 ns when one high-speed TTL load is driven. The TTL/ECL translator consists of three resistors in series to attenuate TTL outputs to ECL requirements. The translation is very fast, normally under 1 ns, depending on wiring delays and stray capacitance.




Figure 10. Discrete Translators

## Interfacing ECL to CMOS

The ECL/MOS interface varies with the MOS power supply voltage. For P-channel MOS circuits operating between ground and a -VE voltage, a discretely built translator is used. Modern N-channel circuits are commonly TTL compatible, so CMOS at +5V operates with TTL logic levels. For such cases, TTL/ECL translators are used.

ECL devices offer an efficient solution to a high-performance system design compared to TTL and CMOS, with only one extra requirement: system cooling. The reason for this is that ECL devices consume more power than TTL devices. Thus, it is important for ECL system design to consider the thermal characteristics of the ECL devices and the different cooling techniques normally used.

## Thermal Considerations for ECL Circuits

The electrical power dissipated in any integrated circuit forms a heat source in the package. This heat source increases the temperature of the circuit die relative to some reference point (normally 25 degrees Centigrade ambient) in an amount which depends upon the net thermal resistance between the heat source and the reference point. Thermal resistance,  $\theta$ , is the difference between the temperature of the junction and the temperature of the reference point, per unit power dissipation. Thermal resistance is the primary figure of merit for power handling capability of any integrated circuit package. Thermal

resistance from "junction to case",  $\theta_{JC}$ , and/or the thermal resistance from "junction to ambient",  $\theta_{JA}$ , are the thermal parameters most often specified for integrated circuit packages. The junction temperature  $T_j$  for a given junction-to-ambient thermal resistance  $\theta_{JA}$ , power dissipation  $P_D$ , and ambient temperature  $T_A$ , is given by :

$$(i) \quad T_j = P_D \theta_{JA} + T_A$$

If a heat sink is used and it has the thermal resistance  $\theta_{SA}$  (sink to ambient), the thermal resistance from junction to case,  $\theta_{JC}$ , is given by :

$$(ii) \quad T_j = P_D (\theta_{JA} + \theta_{CS} + \theta_{SA}) + T_A$$

where  $\theta_{CS}$  = thermal resistance from integrated circuit (case) to heat sink.

The values of  $\theta_{JC}$ , and  $\theta_{JA}$  for Fujitsu's ECL RAMs and different ECL gate arrays are available upon request.


Thermal resistance is not usually specified for digital ICs, though maximum power dissipation is generally defined. The maximum ambient temperature rating is the usual point of interest for users of digital integrated circuits. Regardless of the ambient temperature, the system designer using ECL should be aware of the device junction temperature. The lower the junction temperature of the device, the higher the reliability and consequently the life of the device. For every 10 degree rise in junction temperature, the MTBF (Mean Time Between Failure) decreases by a factor of 2.

## Cooling Techniques

ECL products dissipate a lot of heat. The power dissipated in an integrated circuit is the heat source for thermal purposes. This power dissipation is somewhere in the vicinity of 1W. This means that to have their systems stay within the operating range of 0 to 75 degrees Centigrade, designers have to pay special attention to heat dissipation.

The majority of ECL users provide some form of air flow cooling in medium and large size systems. Fujitsu specifies a constant air flow of more than 500 linear feet per minute across the package. As air passes over devices on a printed circuit board, it absorbs heat from each package. Thus, the ambient temperature of the air will increase as it flows from the inlet to the outlet. The heat gradient from the first package to the last package is a function of the package density, air flow rate, and the individual package dissipation.

The major means of heat transfer from the top of the die to the outside surface of the package is by conduction through the solids. Heat transfer through the bonding wire from die to lead frame is negligible. Once heat is transmitted to the package, transfer to ambient air depends upon the package mounting techniques and its environment. If the integrated circuit package is installed in, or attached to a heat sink, the heat transfer is mainly due by conduction to the heat sink, and then by convection and radiation from the heat sink to the ambient air. Figure 11 shows the different types of heat sinks recommended by Fujitsu. The material used is usually aluminum. The number of fins is dependent upon the  $\theta_{JA}$  of the device. If the  $\theta_{JA}$  is large then more fins are required.



**Figure 11. Recommended Heat Sinks**

Besides air cooling together with heat sinks, some designers use emergent cooling techniques when the system generates a lot of heat.

### Liquid Coolants

As mentioned earlier, cooling is used to prevent excessive temperatures in ECL circuits, since higher power together with reduced size often results in detrimentally high heat dissipation density.

A common technique for cooling high performance and high voltage electronic equipment uses a dielectric liquid. This method is used in many applications where forced air cooling is not adequate. The liquid cooling techniques commonly used are divided into four categories.

1. Ebullient (boiling) cooling
2. Free (natural) convection
3. Forced convection laminar flow
4. Forced convection turbulent flow

In the first two techniques, the sealed package with electronic components is immersed in fluid.

In the second two techniques, the coolant is circulated through or around the outside of the package.

The main considerations in selecting a coolant for electronic system are:

1. Properties relating to heat transfer (density, thermal conductivity, specific heat, viscosity, etc.)
2. Properties relating to handling (boiling point, freeze point, toxicity, etc.)
3. Properties relating to electrical characteristics (dielectric strength, dielectric constant, etc.)
4. Properties relating to reliability (compatibility with components, thermal stability)
5. Cost

The classes of liquids considered suitable as dielectric coolants are petroleum oil, diester synthetic oil, polyglycols, phosphate esters, chlorinated hydrocarbon, fluorocarbons (Fluorinert® liquids) and chlorofluorocarbons, silicones, and silicate esters. Most ECL designers using liquid cooling techniques use Fluorinert (Reference 3). The Fluorinert liquids provide effective heat transfer in free or forced convection. Cooling by boiling using Fluorinert liquids is even more effective. Because of their ability to remove heat so rapidly, especially in boiling, the Fluorinert liquids keep component temperatures lower and thus reduce failure rates and increase reliability. This also means that the components can be packaged closer together to maximize power densities and minimize equipment size.

### Fujitsu's ECL RAM Family

Fujitsu offers an extensive line of different organizations and speeds of ECL SRAMs, in 10K, 100K, and 101K. The deepest configuration now available is the 64K x 1 at 15 ns and the fastest ECL RAM available is 5 ns at 4K and 1K depth. In addition to this, Fujitsu also offers 16-bit wide ECL RAMs which are 256 and 1024 words deep. In addition to the Buffer Address Array, the Color Display Palette and Self-Timed RAMs are offered as Application Specific memories.

### ECL Gate Arrays

Fujitsu offers a wide variety of ECL gate arrays. The largest gate array available at present is over 30,000 gates (ET30000VH). This array features typical propagation delay times per gate of only 80 picoseconds unloaded and 300 picoseconds loaded (3 mm wire loaded).

### Conclusion

This Application Note has covered many of the questions which may occur to a system designer planning to work with ECL system design instead of the usual TTL environment. Efficient implementation of ECL technology brings a new dimension of problem-solving ability to an already advanced field. Furthermore, a common benefit encountered by both the experienced and inexperienced designer will be a major gain in system speed over standard TTL designs.

® Multiwire is a registered trademark of Kollmorgen Company

® Fluorinert is a registered trademark of 3M Company

### References

1. Hartwig and Hastings. *Build your System with ECL for Fun and Profit: A Practical Interconnection Recipe*. Wescon/86. Professional Program Session Record, Session 11, Paper 2. November 1986.
2. William R. Blood Jr. *MECL System Design Handbook*. Motorola Semiconductor Products Inc. Phoenix, Arizona.
3. Leon A. Sige. *Coolant Selection For Electronic Systems*. Westinghouse Electric Corporation, Aerospace Division, Baltimore, Maryland.







**1**

ECL RAMs

**2**

BiCMOS ECL RAMs

**3**

Application-Specific ECL BiPolar RAMs

**4**

Quality and Reliability

**5**

Ordering Information

**6**

Sales Information

**7**

Appendices – Design Information

# FUJITSU LIMITED

Marunouchi Headquarters  
6-1, Marunouchi 1-chome  
Chiyoda-ku, Tokyo 100, Japan  
Tel: (03) 216-3211  
Telex: 781-22833  
FAX: (03) 213-7174

For further information, please contact:

## **Japan**

FUJITSU LIMITED  
Integrated Circuits and Semiconductor Marketing  
Furukawa Sogo Bldg.  
6-1, Marunouchi 2-chome  
Chiyoda-ku, Tokyo 100, Japan  
Tel: (03) 216-3211  
Telex: 781-2224361  
FAX: (03) 211-3987

## **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Lyoner Strasse 44-48  
Arabella Centre 9. 0G  
D-6000 Frankfurt 71  
Federal Republic of Germany  
Tel: (49) (069) 66320  
Telex: 441-963  
FAX: (069) 663-2122

## **Asia**

FUJITSU MICROELECTRONICS ASIA PTE. LTD.  
06-04/06-07 Plaza By the Park  
No. 51 Bras Basah Road  
Singapore  
Tel: (65) 336-1600  
Telex: 55573  
FAX: (65) 336-1609

## **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Integrated Circuits Division  
3545 North First Street  
San Jose, CA 95134-1804 USA  
Tel: (408) 922-9000  
Telex: 910-338-0190  
FAX: (408) 432-9044