Memory Data Book

FUJITSU



FMI's Corporate Headquarters, Santa Clara, California.



Fujitsu Microelectronics, Inc. is a U.S. subsidiary of Fujitsu Limited of Tokyo. A California Corporation, FMI's IC Division is responsible for the marketing and sales of all semiconductor products in North, Central and South America.

Its parent company, Fujitsu Limited, was established in 1935 as an offshoot of Fuji Electric Co. Ltd's Communications Division. Today, Fujitsu Limited is Japan's leading computer manufacturer and one of the world's largest suppliers of telecommunications systems and semiconductors.

With 12 manufacturing sites and operations in nearly two dozen countries, Fujitsu Limited employs more than 37,000 people and enjoys sales of more than \$3.8 billion.

Major product lines include the FACOM computers, and data processing equipment, personal computers, tele-communications switching systems, microwave and lightwave transmission systems, satellite equipment and video, data and telemetering systems, electronic components and semiconductors.

Fujitsu Microelectronics, Inc.

FMI was founded in 1979 as an offshoot of Fujitsu America, the American sales and marketing arm for all other Fujitsu disk drives, magnetic tape units, printers, modems and telecommunications equipment. A separate Component Sales Division (FAI/CSD) headquartered in Chicago, markets the company's bubble memories, relay switches and hybrid ICs.

In 1981, Fujitsu Limited also founded Fujitsu Mikroelectronik GmbH to market semiconductors in Europe and Fujitsu Eire, a semiconductor manufacturing company in Ireland.

The first products FMI offered were dynamic RAMs, soon followed by EPROMS, Static RAMs, ECL RAMs, PROMs, ROMs, as well as special products like microprocessors, transistors and floppy disc controllers.

In 1981 FMI entered the American custom logic market with its first Gate Array. (Fujitsu Limited had been making gate arays for the Japanese market since 1974.)



FMI's San Diego Test and Assembly Plant.

Fujitsu now offers a complete line of both CMOS and Bipolar Gate Arrays, as well as standard cells and pure custom circuits. FMI also has three regional Gate Array design centers to bring the designing process closer to customer.

Fujitsu's first American test and assembly plant was opened in 1982 in San Diego, California. That plant now produces more than three and a half million RAMs and EPROMs a month for U.S. customers. It also has developed a customized MIL STD 883B process for FMI's parts.

In that same year, FMI's product line expanded again, this time to include sophisticated microwave and optoelectronic components. And, by the end of the year a third division was born, the Professional Microsystems Division, to market Fujitsu's new small business computer, the Micro 16s.

Today, the tradition of selling only the highest quality products is carried on by FMI in its new corporate head-quarters. The 90,000 square foot building on Scott Boulevard in Santa Clara unites two of the three divisions under one roof, and offers all divisions the room to grow that they will need to continue to meet the needs of the electronics revolution.

FMI offers its customers the highest quality and most reliable parts on the market today, whether it is memories, microprocessors, power transistors, or custom circuits. In the MOS memory product line, FMI offers dynamic RAMs, static RAMs, Static Column RAMs, EPROMs, and ROMs. In Bipolar technology, FMI has some of the world's most advanced ECL RAMs and PROMs (contact your local sales office for our PROM data book.)

Fujitsu's line of microprocessors and microcomputers, include a wide array of 4-bit, 8-bit and 16-bit NMOS and CMOS products. To accompany its microprocessors, Fujitsu also offers a full line of peripherals including an ETHERNET chip set and floppy disc controllers.

In addition to these LSI products, FMI offers a broad line of linear devices including numerous power and switching transistors (contact your local sales office for our Linear Data Book.)

► Memory Data Book

■ Fujitsu Microelectronics, Inc. makes no warranty for the use of its products described herein.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Fujitsu Microelectronics, Inc.

Additional copies of this manual or other Fujitsu Microelectronics literature may be obtained by contacting your local Fujitsu sales office.

Table of Contents

	iv	Cross Reference
Section 1	1	NMOS Dynamic RAMS
	1	NMOS Dynamic RAM Product Listing
	2	MB8117, 16K (16K x 1) NMOS Dynamic RAM
	14	MB8118, 16K (16K x 1) NMOS Dynamic RAM
	23	MB8264, 64K (64K x 1) NMOS Dynamic RAM
	34	MB8264A, 64K (64K x 1) NMOS Dynamic RAM
	47	MB8264A-W, 64K (64K x 1) NMOS Dynamic RAM, Extended Temperature Range
	54	MB8265, 64K (64K x 1) NMOS Dynamic RAM
	67	MB8265A, 64K (64K x 1) NMOS Dynamic RAM
	82 97	MB8266A, 64K (64K x 1) NMOS Dynamic RAM
	99	MB8281, 64K (64K x 1) Static Column Dynamic RAM MB81256, 256K (256K x 1) NMOS Dynamic RAM
	110	MB81257, 256K (256K x 1) NMOS Dynamic RAM
	122	MB81416, 64K (16K x 4) NMOS Dynamic RAM
	133	MB85101, 64K x 4 Dynamic RAM Memory Module
	135	MB85103, 64K x 8 Dynamic RAM Memory Module
	137	MB85108, 256K x 1 Dynamic RAM Memory Module
Section 2	1	NMOS Static RAMS
	1 2	NMOS Static RAM Product Listing
	7	MB8128, 16K (2K x 8) NMOS Static RAM
	12	MB8167A, 16K (16K x 1) NMOS Static RAM
	12	MB8168, 16K (4K x 4) NMOS Static RAM
Section 3	1	CMOS Static RAMS
	1	CMOS Static RAM Product Listing
	2	MB8416, 16K (2K x 8) CMOS Static RAM
	8	MB8416A-L, 16K (2K x 8) CMOS Static RAM
	15	MB8417, 16K (2K x 8) CMOS Static RAM,
	22	MB8417A-L, 16K (2K x 8) CMOS Static RAM
	29	MB8418, 16K (2K x 8) CMOS Static RAM
	35	MB8418A-L, 16K (2K x 8) CMOS Static RAM
	42	MB8464, 16K (2K x 8) CMOS Static RAM
Section 4	1	NMOS & CMOS EPROMs
	1	EPROM Product Listing
	2	MBM2764, 64K (8K x 8) NMOS UV EPROM
	9	MBM27C64, 64K (8K x 8) CMOS UV EPROM
	16	MBM27128, 128K (16K x 8) NMOS UV EPROM
	22	MBM27256, 256K (32K x 8) NMOS UV EPROM
	29	MBM27C256, 256K (32K x´8) CMOS UV EPROM
Castlen E	1	Binator PAME
Section 5	1	Bipolar RAMS Bipolar RAMS Product Listing
	2	MB7072, 1K (256 x 4) ECL Bipolar Static RAM
	7	MBM10415AH, 1K (1K x 1) ECL Bipolar Static RAM
	12	MBM10422, 1K (256 x 4) ECL Bipolar Static RAM
	17	MBM10422A, 1K (256 x 4) ECL Bipolar Static RAM
	22	MBM10470A, 4K (4K x 1) ECL Bipolar Static RAM
	26	MBM10474, 4K (1K x 4) ECL Bipolar Static RAM
	30	MBM10480, 16K (16K x 1) ECL Bipolar Static RAM
	34	MBM93419, 576 (64 x 9) TTL Bipolar Static RAM
	38	MBM100422A, 1K (256 x 4) ECL Bipolar Static RAM
	42	MBM100474, 4K (1K x 4) ECL Bipolar Static RAM
	47	MBM100480, 16K (16K x 1) ECL Bipolar Static RAM
Section 6	1	Bipolar PROMS
	2	Cross Reference Guide
	3	Commercial & Extended Temperture Ranges
	1	General Information
Section 7		Reliability Testing
Section 7		
Section 7	2	
Section 7	2 4	IC Manufacturing Quality Control Flow Chart
Section 7	2 4 6	IC Manufacturing Quality Control Flow Chart Package Dimensions
Section 7	2 4 6 16	IC Manufacturing Quality Control Flow Chart Package Dimensions Ordering Information
Section 7	2 4 6 16 17	IC Manufacturing Quality Control Flow Chart Package Dimensions Ordering Information Sales Office Listings
Section 7	2 4 6 16	IC Manufacturing Quality Control Flow Chart Package Dimensions Ordering Information

Fujitsu Microelectronics' Cross Reference Guide

AMD	FMI	Hitachi	FMI
AM9016	MB8116	HM6167	MB8167A
AM9147	MBM2147	HM6264	MB8464
	MBM10415A		MBM10422A
	MBM10470A		MBM10470A
	MBM10474A	HM10474	
	MBM100470A	HM10480	
	MBM100470A		
		HM48416	
	MBM27256	HM50256	
	MB7123		MBM100422 <i>A</i>
	MB7124		MBM100470A
	MB7121	HM100474	
	MB7122	HN25044	MB7121
AM27S180	MB7131	HN25045	MB7122
AM27S181C	MB7132	HN25088	MB7131
AM27S185C	MB7128	HN25089	MB7132
AM27S191C	MB7138	HN25169	
		HN482764G	
		HN4827128G	
Fairchild	FMI	HN27256G	
E0704	14D140704		
	MBM2764	HN27C64G	MBM2/C64
	MB8264		
F10415	MBM10415	Inmos	FMI
F10422	MBM10422	1111103	
F10470	MBM10470A	IMS1400	MB8167A
F10474	MBM10474	IMS1420	MB8168
F93419	MBM93419	IMS2600	MB8266A
	MB7131	IMS2620	
	MB7132	111102020	
	MB7132		
		Intel	FMI
	MB7122	<u> Light and American Committee of the Co</u>	
	MB7138	2118	MB8118
	MB7137	2147	MBM2147
	MBM100422	2148	MBM2148
F100470	MBM100470	2149	MBM2149
		2167	MB8167A
Manula	[[2168	MB8168
Harris	<u> </u>	2764	
HM7642	MB7121	27128	
	MB7122	27256	
	MB7123		
	MB7123	3608	
		3616	
	MB7131	3628	
	MB7132	3632	
	MB7127	3636-1	MB7138
	MB7128		
	MB7137		
HM76161	MB7138	Intersil	FMI
НМ76321	MB7142	IM5626	MB7122
Hitachi			
	FMI MRM10415	Mitsubishi	FMI MB0116
	MBM10415	M5K4116	
	MB8118	M5K4164NS	MB8264
HM4816			
HM4847	MBM2147	M5K4164S	
HM4847	MBM2147 MB8264	M5L2764K	MBM2764
HM4847	MBM2147 MB8264 MB8416	M5L2764K	MBM2764 MBM27128
HM4847	MBM2147 MB8264	M5L2764K	MBM2764 MBM27128

Fujitsu Microelectronics' Cross Reference Guide Continued

Monolithic		NEC, Continued	FMI
Memories	FMI	μPB429	MB7138
6352	MB7121	μPD446	
6353-1		μPD447	
6380		μPD2118	
6381-1		μPD2147	
		•	
63100		μPD2167	
63101		μPD2764D	
63S1681	MB/138	μPD27128D	
		μPD27C64D	
		μ PD4164	MB8264
Mostek	FMI	μPD41256	MB81256
MK2147	MBM2147		
MK4164	MB8265		
MK4167	MB8167A	OKI	FMI
MK4516	MB8117	MCMO100	MD0100
MK4564		MSM2128	
		MSM2764	
		MSM3764	
Motorola	FMI	MSM5128	
1010117	140140447	MSM27128	MBM27128
MCM2147			
MCM2167H			
MCM4516			
MCM4517	MB8118	Raytheon	FMI
MCM6256	MB81256	29631	MB7122
MCM6664	MB8265		
MCM6665		29641	
MCM7642		29650	
MCM7643		29651	
MCM76481		29653	
MCM7685		29681	MB7138
MCM10146			
MCM65116	MB8416	Signetics	FMI
x		10415	
National	FMI	10422	
DM10415	MBM10415	10470	
DM74S472		10474	MBM10474
DM74S473		100422	MBM100422
DM74S572		100470	MBM100470
		82S137	
DM74S573		82S147	
DM87S181		82\$180	
DM87S184		82S181	
DM87S185			
DM87S190		82S184	
DM87S191	MB7138	82\$185	
MM2147		82S190	
NMC4164		82S191	
NMC5295		82S321	MB7142
NM2764			
		Supertex	FMI
NEC	FMI	SM82S180	MB7131
μPB406	MB7121	SM82S181	
μΡΒ426		SM82S191	
µ™D4∠0	IVID/ 122	21/1052 1A1	WID/ 138

Fujitsu Microelectronics' Cross Reference Guide Continued

TI	FMI
TMS2764	. MBM2764
TBP24S41	. MB7122
TBP24S81	. MB7128
TBP28S42	. MB7124
TBP28S86	. MB7132
TBP28S166	. MB7138
TMS2147H	. MBM2147H
TMS2149	. MBM2149
TMS4164	. MB8264
TMS4416	. MB81416

Toshiba	FMI
TC5516	MB8417
TC5517	MB8416
TC5518	MB8418
TC5564	MB8464
TC5565	MB8464
TC57256	MBM27C256
TMM315D	MBM2147
TMM416	MB8116
TMM2764D	MBM2764
TMM4164	MB8264
TMM27128D	MBM27128
TMM41256	MB81256

NMOS Dynamic RAMs

Device	Organization	Access Time (max)	Power Supply Volts	Power Dissipation	Package .	Pa
MB8117-10	16K x 1	100 nS	+5	182/20 mW	16-pin	1-2
MB8117-12	16K x 1	120 nS	+5	160/20 mW	16-pin	1-2
MB8118-10	16K x 1	100 nS	+5	182/17 mW	16-pin	1-14
MB8118-12	16K x 1	120 nS	+5	160/17 mW	16-pin	1-14
MB8264-15	64K x 1	150 nS	+5	275/22 mW	16-pin	1-23
MB8264-20	64K x 1	200 nS	+5	248/22 mW	16-pin	1-23
MB8264A-10	64K x 1	100 nS	+5	275/22 mW	16-pin	1-34
MB8264A-12	64K x 1	120 nS	+5	248/22 mW	16-pin	1-34
MB8264A-15	64K x 1	150 nS	+5	220/22 mW	16-pin	1-34
MB8264A-12W	64K x 1	120 nS	+5	305/33 mW	16-pin	1-47
MB8264A-15W	64K x 1	150 nS	+5	275/33 mW	16-pin	1-47
MB8265-15	64K x 1	150 nS	+5	275/28 mW	16-pin	1-54
MB8265-20	64K x 1	200 nS	+5	248/28 mW	16-pin	1-54
MB8265A-10 MB8265A-12	64K x 1 64K x 1	100 nS 120 nS	+5	275/25 mW 248/25 mW	16-pin	1-67 1-67
MB8265A-15	64K x 1	150 nS	+5 +5	246/25 mW	16-pin 16-pin	1-67
MB8266A-10	64K x 1	100 nS	+5	275/25 mW	16-pin	1-82
MB8266A-12	64K x 1	120 nS	+5	248/25 mW	16-pin	1-82
MB8266A-15	64K x 1	150 nS	+5	220/25 mW	16-pin	1-82
MB8281-12	64K x 1	120 nS	+5	523*/33 mW	16-pin	1-97
MB8281-15	64K x 1	150 nS	+5	523*/33 mW	16-pin	1-97
MB81256-10	256K x 1	100 nS	+5	385/25 mW	16-pin	1-99
MB81256-12	256K x 1	120 nS	+5	358/25 mW	16-pin	1-99
MB81256-15	256K x 1	150 nS	+5	314/25 mW	16-pin	1-99
MB81257-10	256K x 1	100 nS	+5	385/25 mW	16-pin	1-11
MB81257-12	256K x 1	120 nS	+5	358/25 mW	16-pin	1-11
MB81257-15	256K x 1	150 nS	+5	314/25 mW	16-pin	1-11
MB81416-10	16K x 4	100 nS	+5	303/25 mW	18-pin	1-12
MB81416-12	16K x 4	120 nŞ	+5	275/25 mW	18-pin	1-12
MB81416-15	16K x 4	150 nS	+5	248/25 mW	18-pin	1-12
MB85101A-10	64K x 4	100 nS	+5	1110/88 mW	22-pin SIP	1-13
MB85101A-12	64K x 4	120 nS	+5	990/88 mW	22-pin SIP	1-13
MB85101A-15	64K x 4	150 nS	+5	880/88 mW	22-pin SIP	1-13
MB85103A-12	64K x 8	120 nS	+5	1980/176 mW	22-pin SIP	1-13
MB85103A-15	64K x 8	150 nS	+5	1760/176 mW	22-pin SIP	1-13
MB85108A-12	256K x 1	120 nS	+5	341/99 mW	22-pin SIP	1-13
MB85108A-15	256K x 1	150 nS	+5	303/99 mW	22-pin SIP	1-13

NMOS 16,384-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8117 is a fully decoded, dynamic NMOS random access memory organized as 16,384 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8117 to be housed in a standard 16-pin DIP. Pin outs conform to the JEDEC approved pin out.

The MB8117 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are non-critical, and power supply tolerance is very wide. All inputs are TTL compatible; the output is three-state TTL


FEATURES

- 16,384 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS single-transistor cell
- Address access time 100 ns max (MB8117-10) 120 ns max (MB8117-12)
- Cycle time, 235 ns min (MB8117-10) 270 ns min (MB8117-12)
- Low power: 182 mW max (MB8117-10) 160 mW max (MB8117-12) 19.5 mW max (Standby)
- +5V single power supply, ±10% tolerance
- On-chip substrate bias generator
- All inputs TTL compatible, low capacitive load


- Three-state TTL compatible output
- Pin 1 auto refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Address and Data-in
- Offers two variations of hidden refresh
- Pin compatible with MK4516 and MCM4516

MB8117 BLOCK DIAGRAM






CERDIP PACKAGE DIP-16C-C03



PLASTIC PACKAGE DIP-16P-M01

PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage high than maximum rated voltages to this high impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Voltage on any pin relat	ive to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} pin relat	tive to V _{SS}	V _{CC}	-1 to +7	V
Storage Temperature	Cerdip	т —	-55 to +150	
Storage reinperature	Plastic	T _{stg}	-55 to +125	1 ~
Power dissipation		P _D	1.0	W
Short circuit output curr	ent	_	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operational should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Cumply Voltage	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	V _{IH}	2.4		6.5	V	0 0 10 +70 0
Input Low Voltage, all inputs	V _{IL}	-1.0	_	0.8	V	

CAPACITANCE (T_A = 25 °C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₆ , D _{IN}	C _{IN1}	_	5	pF
Input Capacitance RAS, CAS, WE, RFSH	C _{IN2}	_	8	pF
Output Capacitance D _{OUT}	C _{OUT}	_	7	pF

STATIC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted.)

		MB81		MB81	117-12	
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
OPERATING CURRENT Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min)	I _{CC1}		33		29	mA
STANDBY CURRENT Power Supply Current (RAS = CAS = V _{IH} , D _{OUT} = High Impedance)	I _{CC2}		3.5	_	3.5	mA
REFRESH CURRENT 1 Average Power Supply Current (RAS cycling, CAS = V _{IH} ; t _{RC} = Min)	I _{CC3}	_	25	_	22	mA
PAGE MODE CURRENT Average Power Supply Current¹ (RAS = V _{IL} , CAS cycling, t _{PC} = Min)	I _{CC4}	_	25		22	mA
REFRESH CURRENT 2 Average Power Supply 1 Current (RFSH cycling, RAS = CAS = V _{IH} ; t _{FC} = Min)	I _{CC5}	_	28	_	25	mA
INPUT LEAKAGE CURRENT Current, any input (0V \leq V _{IN} \leq 5.5V) Input pins not under test = 0V, $4.5V \leq$ V _{CC} \leq 5.5V, V _{SS} = 0V	IIL	-10	10	10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V < V _{OUT} <5.5V	loL	-10	10	-10	10	μΑ
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4		0.4	V
OUTPUT LEVEL Output High Voltage (I _{OH} = -5 mA)	V _{OH}	2.4	_	2.4		V

Notes: 1 I_{CC} is dependent on output loading. Specified values are obtained with the output open.

MB8117-10/MB8117-12

DYNAMIC CHARACTERISTICS NOTES 1, 2, 3

(Recommended operating conditions unless otherwise noted.)

		MB 8	3117-10	MB 8	3117-12	
Parameter <u>NOTES</u>	Symbol	Min	Max	Min	Max	Unit
Time Between Refresh	t _{REF}	- ,	2	_	2	ms
Random Read/Write Cycle Time	t _{RC}	235	_	270	_	ns
Read-Write Cycle Time	t _{RWC}	285	_	320	_	ns
Page Mode Cycle Time	t _{PC}	125	_	145	_	ns
Access Time from RAS 45	t _{RAC}	_	100	_	120	ns
Access Time from CAS 56	t _{CAC}	_	55	_	65	ns
Output Buffer Turn Off Delay	t _{OFF}	0	45	0	50	ns
Transition Time	t _T	3	50	3	50	ns
RAS Precharge Time	t _{RP}	110	_	120	_	ns
RAS Pulse Width	t _{RAS}	115	10000	140	10000	ns
RAS Hold Time	t _{RSH}	70	_	85		ns
CAS Prechange Time (all cycles except page mode) t _{CPN}	50	l –	55	_	ns
CAS Precharge Time (Page mode only)	t _{CP}	60	_	70	T -	ns
CAS Pulse Width	t _{CAS}	55	10000	65	10000	ns
CAS Hold Time	t _{CSH}	100	_	120	_	ns
RAS to CAS Delay Time 78	t _{RCD}	25	45	25	55	ns
CAS to RAS Precharge Time	t _{CRP}	0	_	0		ns
Row Address Set Up Time	t _{ASR}	0	_	0	_	ns
Row Address Hold Time	t _{RAH}	15	_	15	_	ns
Column Address Set Up Time	t _{ASC}	0	_	0	_	ns
Column Address Hold Time	t _{CAH}	15	_	15	_	ns
Column Address Hold Time Referenced to RAS	t _{AR}	60	_	70	_	ns
Read Command Set Up Time	t _{RCS}	0	_	0	_	ns
Read Command Hold Time	t _{RCH}	0	_	0	_	ns
Write Command Set Up Time 9	twcs	0	_	0	_	ns
Write Command Hold Time	t _{wch}	30	_	35	_	ns
Write Command Hold Time Referenced to RAS	twcR	75	_	90	_	ns
Write Command Pulse Width	t _{WP}	30	_	35	_	ns
Write Command to RAS Lead Time	t _{RWL}	60	_	65	_	ns
Write Command to CAS Lead Time	t _{CWL}	45	_	50	_	ns
Data In Set Up Time	t _{DS}	0	_	0	_	ns
Data In Hold Time	t _{DH}	30	_	35	_	ns
Data In Hold Time Referenced to RAS	t _{DHR}	75	-	90	_	ns
CAS to WE Delay 9	t _{CWD}	55	_	65	_	ns
RAS to WE Delay 9	t _{RWD}	100	-	120	_	ns
Read Command Hold Time Referenced to RAS	t _{RRH}	20	_	25	_	ns
RFSH Set Up Time Referenced to RAS	t _{FSR}	110	_	120	_	ns
RAS to RFSH Delay	t _{RFD}	110		120		ns
RFSH Cycle Time	t _{FC}	235		270	_	ns
RFSH Pulse Width	t _{FP}	100	_	120	_	ns
RFSH Hold Time Referenced to RAS 10	t _{FHR}	0		0	_	ns
RFSH Precharge Time	tel	110	_	120		ns
RFSH to RAS Delay 10	t _{FRD}	55	_	65	_	ns

Notes:

 An initial pause of 200 µs is required. Then several cycles are required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.


If internal refresh counter is to be effective, a minimum of 64 active RFSH initialization cycles is required. The internal refresh counter must be activated a minimum of 128 times every 2 ms if the RFSH refresh function is used.

Besides RFSH must be held high even if the RFSH refresh function is not used.


- 2. Dynamic measurements assume $t_T = 5$ ns.
- 3. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- Assumes that t_{RCD} < t_{RCD}(max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.

- 5. Assumes that t_{RCD} > t_{RCD}(max).
- 6. Measured with a load equivalent to 2 TTL loads and 100oF.
- 7. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 8. $t_{BAC}(min) = t_{BAH}(min) + 2t_T + t_{ASC}(min)$.
 - 9. twcs. tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs > twcs(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If tcwp > tcwp(min) and trwp > trwp(min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 10. Test mode write cycle only.


READ CYCLE



WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE


Note: $\overline{RFSH} = V_{IH}$, $\overline{CAS} = V_{IH}$, $\overline{WE} = Don't Care$




PAGE-MODE READ CYCLE




PAGE-MODE WRITE CYCLE



HIDDEN RAS-ONLY REFRESH CYCLE





DESCRIPTION

Address Inputs

A total of fourteen binary input address bits are required to decode any 1 of 16,384 storage cell locations within the MB8117, Seven row-address bits are established on the input pins (A₀ through A₆) and latched with the Row Address Strobe (RAS). Then seven column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the WE input. A logic "high" on WE dictates read mode; logic "low" dictates write mode. Data input is disabled when read mode is selected. WE can be driven by standard TTL circuits without a pull-up resistor.

Data Input

Data written into the MB8117 during a write or read-write cycle. The last falling-edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max). Data remains valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page-Mode

Page-mode operation permits strobing the row-address into the MB8117 while maintaining RAS at a logic "low" throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS-Only Refresh

Refresh of the dynamic memory cell is accomplished by performing a memory cycle at each of the 128 rowaddresses at least every two milliseconds. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of the 128 rowaddresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

RFSH Refresh

RFSH type refreshing available on the MB8117 offers an alternate refresh method. When RFSH (Pin 1) is brought low and RAS is inactive, on-chip refresh control clock generators and a refresh address counter are enabled and an internal refresh operation takes place. When RFSH is brought high (inactive) the internal refresh address counter is automatically incremented in preparation for the next RFSH cycle. Only RFSH activated cycles affect the internal refresh address counter. The use of RFSH type refreshing eliminates the need of providing additional external devices to generate refresh addresses.

Hidden Refresh

Hidden Refresh Cycle may take place while maintaining latest valid data at the output by extending CAS active time from the previous memory read cycle.

The MB8117 offers two types of Hidden Refresh. They are referred to as Hidden RAS-Only Refresh and Hidden RFSH Refresh.

1) Hidden RAS-Only Refresh Hidden RAS-Only Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{RP}), executing "RAS-Only" refresh, but with CAS held low. RFSH has to be held at V_{IH}. 2) Hidden RFSH Refresh

Hidden RFSH Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{RFD}), executing RFSH refresh, but with CAS held low.

A specified precharge period (t_{CPN}) is required before normal memory Read, Write or Read-Modify-Write cycle after performing either type of Hidden Refresh.

RFSH (PIN 1) TEST CYCLE

A special timing sequence using the PIN 1 counter test cycle provides a convenient method of verifying the functionality of the RFSH activated circuitry.


When RFSH is activated prior to and remains valid through a normal write cycle, the D_{IN} is written into the memory location defined by the current contents of the on-chip refresh counter and the column address present at the external address pins during the high-to-low transition of CAS. (See PIN 1 counter test write timing diagram.)

The following test procedure may be used to verify the functionality of the internal refresh counter. There are a multitude of patterns and sequences which may also be used to verify the RFSH feature. This test should be performed after it has been confirmed that the device can uniquely address all 16,384 storage locations.


SUGGESTED RESH COUNTER TEST PROCEDURE


- Initialize the on-chip refresh counter. 64 cycles are adequate for this purpose.
- Write a test pattern of zeroes into the memory at a single column address and all row addresses by using 128 RFSH (pin 1) refresh counter test write cycles.
- Verify the data written into the RAM by using the column address used in step 2 and sequence through all row address combinations by using conventional read cycles.
- 4. Compliment the test pattern and repeat steps 2 and 3.


CURRENT WAVEFORMS (V_{CC} = 5.0V, T_A = 25 °C)





TYPICAL CHARACTERISTICS CURVES



















TYPICAL CHARACTERISTICS CURVES, (Continued)
























MB8117-10/MB8117-12

TYPICAL SUPPLY CURRENT VS SUPPLY VOLTAGE DURING POWER UP



MB8118-10 MB8118-12

NMOS 16,384-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8118 is a fully decoded dynamic NMOS random access memory organized as 16.384 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8118 to be housed in a standard 16-pin DIP. Pin outs conform to the JEDEC approved pin out.

The MB8118 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Laver Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs are TTL compatible: the output is threestate TTL.

CERDIP PACKAGE DIP-16C-C03

DIP-16P-M01

PLASTIC PACKAGE

PIN ASSIGNMENT




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

FEATURES

- 16,384 × 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Address access time: 100 ns max (MB8118-10) 120 ns max (MB8118-12)
- Cycle time: 235 ns min (MB8118-10) 270 ns min (MB8118-12)
- Low power: 182mW max (MB8118-10) 160mW max (MB8118-12) 16.5mW max (Standby)
- +5V single power supply, ± 10% tolerance
- chip substrate bias ● On generator

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- Hidden refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Pin compatible with Intel 2118 and MCM4517

MB8118 CLOCK GEN **BLOCK DIAGRAM** CLOCK GEN.



ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating Voltage on any pin relative to V _{SS}		Symbol	Value	Unit
		V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} pin relative to V _S	S	V _{CC}	-1 to +7	V
Storage temperature	Cerdip Plastic	T _{STG}	-55 to +150 -55 to +125	- ℃
Power dissipation		P _D	1.0	W
Short circuit output current			50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter			Value			Operating		
	Symbol	Min	Тур	Max	Unit	Temperature		
Supply Voltage Input High Voltage, all inputs	V _{CC}	4.5	5.0	5.5	٧			
	V _{SS}	0	0	0	V	0004- 17000		
	V _{IH}	2.4		6.5	V	0°C to +70°C		
Input Low Voltage, all inputs	V _{IL}	-1.0		0.8	V			

$\textbf{CAPACITANCE} \ (T_{A} = 25^{\circ}C)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance $A_0 \sim A_6$, D_{IN}	C _{IN1}			5	pF
Input Capacitance RAS, CAS, WE	C _{IN2}		_	8	pF
Output Capacitance D _{OUT}	Cout			7	pF

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

		MB8118-10		MB8118-12			
Parameter Notes	Symbol	Min	Max	Min	Max	Unit	
OPERATING CURRENT 1							
Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min)	I _{CC1}		33	· —	29	mA	
STANDBY CURRENT							
Average Power Supply Current ($\overline{RAS} = \overline{CAS} = V_{IH}$, $D_{OUT} = High Impedance)$	I _{CC2}		3.0		3.0	mA	
REFRESH CURRENT 1							
Average Power Supply Current (\overline{RAS} cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = Min$)	I _{CC3}		25		22	mA	
PAGE MODE CURRENT 1							
Average Power Supply Current ($\overline{RAS} = V_{IL}$, \overline{CAS} cycling, $t_{PC} = Min$)	ICC4		25		22	mA	
INPUT LEAKAGE CURRENT							
Input Leakage Current, any input (0V ≤ V _{IN} ≤ 5.5)			-				
Input pins not under test = 0V, $4.5V \le V_{CC} \le 5.5V$, $V_{SS} = 0V$	կլ	-10	10	-10	10	μ A	
OUTPUT LEAKAGE CURRENT							
(Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	loL	-10	10	-10	10	μΑ	
OUTPUT LEVEL							
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	-	0.4	_	0.4	V	
OUTPUT LEVEL							
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	V _{OH}	2.4	-	2.4	_	V	

Note: I I_{CC} is dependent on output loading. Specified values are obtained with the output open.

MB8118-10/MB8118-12

DYNAMIC CHARACTERISTICS NOTES 1.2.3

(Recommended operating conditions unless otherwise noted.)


			1	/IB8118-1	10		/IB8118-1	12	
Parameter	Notes	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time Between Refresh		t _{REF}			2			2	ms
Random Read/Write Cycle Time		tRC	235			270	_	_	ns
Read-Write Cycle Time		tRWC	285		_	320	_	_	ns
Page Mode Cycle Time		t _{PC}	125		_	145		_	ns
Access Time from RAS	4 6	tRAC		_	100		_	120	ns
Access Time from CAS	5 6	tCAC			55			65	ns
Output Buffer Turn Off Delay		tOFF	0		45	0	_	50	ns
Transition Time		t _T	3	_	50	3	_	50	ns
RAS Precharge Time		t _{RP}	110	_	_	120		_	ns
RAS Pulse Width		tRAS	115	_	10000	140	_	10000	ns
RAS Hold Time		tRSH	70		_	85			ns
CAS Prechange Time (all cycles except page r	node)	tCPN	50		_	55		_	ns
CAS Precharge Time (Page mode only)		tCP	60	_	_	70	_	_	ns
CAS Pulse Width		tcas	55	_	10000	65	_	10000	ns
CAS Hold Time		tcsH	100	_	_	120	_		ns
RAS to CAS Delay Time	7 8	tRCD	25		45	25	_	55	ns
CAS to RAS Precharge Time		tCRP	0		_	0			ns
Row Address Set Up Time		tasr	0		_	0	_		ns
Row Address Hold Time		tRAH	15		_	15	_	_	ns
Column Address Set Up Time		tASC	0	_		0	_	_	ns
Column Address Hold Time		tCAH	15		_	15		_	ns
Column Address Hold Time Referenced to RA	S	tAR	60	_	_	70		_	ns
Read Command Set Up Time		tRCS	0			0		_	ns
Read Command Hold Time		tRCH	0	_	_	0		_	ns
Write Command Set Up Time	9	^t wcs	0		_	0	_		ns
Write Command Hold Time		twch	30	_	_	35	_	_	ns
Write Command Hold Time Referenced to RAS	<u> </u>	twcr	75	_	_	90		_	ns
Write Command Pulse Width		twp	30		_	35		_	ns
Write Command to RAS Lead Time		tRWL	60	_	_	65	_	_	ns
Write Command to CAS Lead Time		tCWL	45			50		_	ns
Data In Set Up Time		t _{DS}	0	_	_	0	_	_	ns
Data In Hold Time		t _{DH}	30		_	35	_	_	ns
Data In Hold Time Referenced to RAS		tDHR	75		_	90	_	_	ns
CAS to WE Delay	9	tcwp	55	_	_	65	_	l* —	ns
RAS to WE Delay	9	t _{RWD}	100		_	120		_	ns
Read Command Hold Time Referenced to RA	 S	t _{RRH}	20	_	_	25		 	ns

- \square An initial pause of 200 μ s is required. Then several cycles are required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 2 Dynamic measurements assume t_T=5ns.
- 3 VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH
- Assumes that t_{RCD} < t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that $t_{\mbox{\scriptsize RCD}}$ exceeds the value shown.
- Assumes that t_{RCD}>t_{RCD} (max).
 Measured with a load equivalent to 2 TTL loads and 100pF.


- Operation within the t_{RCD} (max) limit insures that t_{RCD} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified tRCD (max) limit, then access time is controlled exclusively by t_{CAC}.

 8 t_{RCD}(min)=t_{RAH}(min)+2t_T(t_T=5ns)+t_{ASC}(min).
- I twos, town and the pare not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs>twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t_{CWD}>t_{CWD} (min) and t_{RWD}>t_{RWD} (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


READ CYCLE




WRITE CYCLE (EARLY WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE NOTE: CAS = V_{IH}, WE = Don't care




∭ Don't Care


PAGE-MODE READ CYCLE



PAGE-MODE WRITE CYCLE



HIDDEN RAS-ONLY REFRESH CYCLE



DESCRIPTION

Address Inputs

A total of fourteen binary input address bits are required to decode any one of 16,384 storage cell locations within the MB8118. Seven row-address bits are established on the input pins (A_0 through A_6) and latched with the Row Address Strobe ($\overline{\text{RAS}}$). Seven column-address bits are established on the input pins and latched with the Column Address Strobe ($\overline{\text{CAS}}$). All input addresses must be stable on or before the falling edge of $\overline{\text{RAS}}$. $\overline{\text{CAS}}$ is internally inhibited (or "gated") by $\overline{\text{RAS}}$ to permit triggering of $\overline{\text{CAS}}$ as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The <u>read</u> mode or write mode is <u>selected</u> with the \overline{WE} input. A logic "high" on \overline{WE} dictates read mode; logic "low" dictates write mode. Data input is disabled when read mode is selected. \overline{WE} can be driven by standard TTL circuits without a pull-up resistor.

Data Input:

Data is written into the MB8118 during a write or read-write cycle. The last falling edge of

 $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ is a strobe for the Data In (D_{IN}) register. In a write cycle, if $\overline{\text{WE}}$ is brought low (write mode) before $\overline{\text{CAS}}$, $\overline{\text{DIN}}$ is strobed by $\overline{\text{CAS}}$, and the set-up and hold times are referenced to $\overline{\text{CAS}}$. In a read-write cycle, $\overline{\text{WE}}$ will be delayed until $\overline{\text{CAS}}$ has made its negative transition. Thus $\overline{\text{DIN}}$ is strobed by $\overline{\text{WE}}$, and set-up and hold times are referenced to $\overline{\text{WE}}$.

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after the factor of RAS when the factor of RAS when the transition of CAS when the transition occurs after the factor of the factor of the factor occurs, but data is not valid.

Page-Mode

Page-mode operation permits latching the row-address into the MB8118 and maintain-ing RAS at a logic "low" throughout all successive memory operations in which the

row-address doesn't <u>change</u>. This saves the power required by a RAS cycle. Access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS-Only Refresh

Refresh of the dynamic memory is accomplished by performing a memory cycle at each of the 128 row-addresses at least every two milliseconds. RAS-only refresh prevents any output during refresh because the output buffer is in the high impedance state since CAS is at V_{IH}. Strobing each of the 128 row-addresses with RAS will cause all bits in the memory to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

Hidden Refresh

RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{1L} from a previous memory read cycle. (See Figure 1 below)

FIG. 1 HIDDEN REFRESH







FIG. 2 — CURRENT WAVEFORMS ($V_{CC} = 5.0V$, $T_A = 25$ °C)





TYPICAL CHARACTERISTICS CURVES



















TYPICAL CHARACTERISTICS CURVES (continued)















TYPICAL SUPPLY CURRENT VS SUPPLY VOLTAGE DURING POWER UP



NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8264 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8264 to be housed in a standard 16-pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MB8264 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysillicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is $\pm 10\%$. All inputs/outputs are TTL compatible.

CERAMIC PACKAGE CERDIP DIP-16C-C04




PLASTIC PACKAGE DIP-16P-M03


FEATURES

- 65,536 x 1 RAM, 16-pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time: 150ns Max (MB8264-15) 200ns Max (MB8264-20)
- Cycle time:
 270ns Min (MB8264-15)
 330ns Min (MB8264-20)
- Low power:
 22 mW Max Standby
 275 mW Max Active (MB8264-15)
 248 mW Max Active (MB8264-20)
- ±10% tolerance on +5V Supply
- On-chip substrate bias generator
- All inputs TTL compatible, low capacitive load


- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Hidden Refresh Capability
- Pin compatible with HM4864, MK4164, TMS4164, MCM6665, μ PD4164 and IMS2600

PIN ASSIGNMENTS





MB8264 BLOCK DIAGRAM



MB8264-15/MB8264-20

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit
Voltage on any pin relative to V _{SS}		V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}		V _{CC}	-1 to +7.0	V
Storage Temperature	Cerdip	т	-55 to +150	°C
Storage reinperature	Plastic	stg	-55 to +125	
Power Dissipation		P _D	1.0	W
Short Circuit Output Curre	Short Circuit Output Current		50	mA

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

		Value				
Parameter	Symbol	Min	Тур	Max	Unit	Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	٧	0°C to +70°C
Input High Voltage, all inputs	V _{IH}	2.4	_	6.5	V	0 0 10 +70 0
Input Low Voltage, all inputs	V _{IL}	-1.0		0.8	٧	

CAPACITANCE $(T_A = 25 \, ^{\circ}C)$

			Value					
Parameter	Symbol	Min	Тур	Max	Unit			
Input Capacitance A ₀ ~ A ₇ , D _{IN}	C _{IN1}	_	_	5	pF			
Input Capacitance RAS, CAS, WE	C _{IN2}	<u> </u>	_	8	pF			
Output Capacitance D _{OUT}	C _{OUT}	_	_	7	pF			

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Parameter					
OPERATING CURRENT* MB8264-20		1		45	mA	
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB8264-15	ICC1	_	50	mA	
STANDBY CURRENT						
Power supply current (RAS = CAS = V _{IH})		lcc2		4	mA	
REFRESH CURRENT*	REFRESH CURRENT* MB8264-20			36	mA	
Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min)	MB8264-15	ICC3	_	42	mA	
PAGE MODE CURRENT *						
Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} cycling, $t_{PC} = min$)		ICC4		34	mA	
INPUT LEAKAGE CURRENT						
Input leakage current, any input (0V \leq V _{IN} \leq 5.5V)		I _Ι L	-10	10	μΑ	
Input pins not under test = 0V, $V_{CC} = 5.5V$, $V_{SS} = 0V$						
OUTPUT LEAKAGE CURRENT						
(Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)		loL	-10	10	μΑ	
OUTPUT LEVEL						
Output low voltage (I _{OL} = 4.2mA)		V _{OL}	_	0.4	٧	
OUTPUT LEVEL						
Output high voltage ($I_{OH} = -5mA$)		V _{OH}	2.4		٧	

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

DYNAMIC CHARACTERISTICS Notes [1,2,3]

(Recommended operating conditions unless otherwise noted.)

			N	IB8264	-20	N	IB8264	15	
Parameter	Notes	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time between Refresh		tREF		_	2		_	2	ms
Random Read/Write Cycle Time		t _{RC}	330		_	270	_		ns
Read-Write Cycle Time		tRWC	375	_	_	300	_	_	ns
Page Mode Cycle Time		t _{PC}	225	_	_	170	_	_	ns
Access Time from RAS	4 6	tRAC			200			150	ns
Access Time from CAS	5 6	tCAC	_	_	135			100	ns
Output Buffer Turn Off Delay		toff	0	_	50	0		40	ns
Transition Time		t _T	3	_	50	3	_	35	ns
RAS Precharge Time		t _{RP}	120	_	_	100		_	ns
RAS Pulse Width		t _{RAS}	200	_	10000	150	_	10000	ns
RAS Hold Time		tRSH	135	_	_	100	_	_	ns
CAS Precharge Time (Page Mode Only)		t _{CP}	80	_	_	60	_	_	ns
CAS Precharge Time (All Cycles Except Page Mo	ode)	t _{CPN}	30	_	_	25	_	_	ns
CAS Pulse Width		tCAS	135		10000	100	_	10000	ns
CAS Hold Time		tcsH	200	-	_	150	_	_	ns
RAS to CAS Delay Time	78	t _{RCD}	30	_	65	25	_	50	ns
CAS to RAS Precharge Time		tCRP	0			0	_	_	ns
Row Address Set Up Time		tASR	0	_	_	0	_	_	ns
Row Address Hold Time		t _{RAH}	20	_	_	15	_		ns
Column Address Set Up Time		tASC	0		_	0	_		ns
Column Address Hold Time		tCAH	55	_	_	45	_		ns
Column Address Hold Time Referenced to RAS		t _{AR}	120	_	_	95	_	_	ns
Read Command Set Up Time		t _{RCS}	0	_	_	0		_	ns
Read Command Hold Time	10	t _{RCH}	0	_		0			ns
Write Command Set Up Time	9	twcs	-10	_	_	-10	_		ns
Write Command Hold Time		twch	55		_	45			ns
Write Command Hold Time Reference to RAS		twcr	120	_	_	95	_		ns
Write Command Pulse Width		t _{WP}	55		_	45		_	ns
Write Command to RAS Lead Time		t _{RWL}	80	_	_	60		_	ns
Write Command to CAS Lead Time		t _{CWL}	80	_	_	60	_		ns
Data In Set Up Time		t _{DS}	0	_	_	0	_	_	ns
Data In Hold Time		t _{DH}	55			45			ns
Data In Hold Time Referenced to RAS		t _{DHR}	120		_	95		_	ns
CAS to WE Delay	9	tcwD	95	_	_	70	_	_	ns
RAS to WE Delay	9	tRWD	160			120			ns
Read Command Hold Time Referenced to RAS	10	t _{RRH}	25	-	_	20	_		ns

MB8264-15/MB8264-20

Notes:

- 2. Dynamic measurements assume $t_T = 5ns$.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH}(min) and V_{II} (max).
- Assumes that t_{RCD} ≤ t_{RCD}(max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.
- Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a

reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .


- 8. $t_{RCD}(min) = t_{RAH}(min) + 2t_T(t_T = 5ns) + t_{ASC}(min)$.
- 9. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.

If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

TIMING DIAGRAMS


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE



PAGE-MODE READ CYCLE




PAGE-MODE WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE

NOTE: $\overline{CAS} = V_{IH}$, $\overline{WE} = Don't$ care



HIDDEN "RAS-ONLY" REFRESH CYCLE



Don't Care

MB8264-15/MB8264-20

DESCRIPTION

Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8264. Eight row-address bits are established on the input pins (A₀ through A₇) and latched with the Row Address Strobe (RAS). Then eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MB8264 during a write or readwrite cycle. The last falling-edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance

state until $\overline{\text{CAS}}$ is brought low. In a read cycle, or a readwrite cycle, the output is valid after t_{RAC} from transition of $\overline{\text{RAS}}$ when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of $\overline{\text{CAS}}$ when the transition occurs after t_{RCD} (max). Data remains valid until $\overline{\text{CAS}}$ is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page-Mode

Page-mode operation permits strobing the row-address into the MB8264 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses (A $_0$ ~A $_6$) at least every two milliseconds. During refresh, either V $_{IL}$ or V $_{IH}$ is permitted for A $_7$. \overline{RAS} -only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refresh


RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as V_{IL} from a previous memory read cycle.


CURRENT WAVEFORM (V_{CC} = 5.5V, T_A = 25 °C)





TYPICAL CHARACTERISTICS CURVES











































SUPPLY CURRENT VS SUPPLY VOLTAGE DURING POWER UP (ON MEMORY BOARD)





FUJITSU MICROELECTRONICS, INC.

NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

MB8264A-10 MB8264A-12 MB8264A-15

DESCRIPTION

The Fujitsu MB8264A is a fully decoded, dynamic NMOS random access memory organized as 65,536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8264A to be housed in a standard 16-pin DIP and 18-pad LCC. With a JEDEC approved pin out.

FEATURES

- 65,536 x 1-bit organization
- Row Access Time/Cycle Time MB8264A-10 100 ns Max./200 ns Min. MB8264A-12 120 ns Max./230 ns Min MB8264A-15 150 ns Max./260 ns Min.
- Low Max Power Dissipation (t_{RC} = min) MB8264A-10 275 mW (Active) MB8264A-12 248 mW (Active) MB8264A-15 220 mW (Active) All devices 22 mW (Standby) max.
- Single +5V supply voltage, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output


The MB8264A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including dynamic sense amplifiers.

Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs and the output are TTL compatible.

- · RAS only and hidden refresh
- 2ms/128 cycle refresh
- Read-Modify-Write and Page Mode capability
- "Gated" CAS
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Common I/O capability using "Early Write" operation
- On-chip Address and Data-in latches
- · On-chip substrate bias generator
- t_{AR}, t_{WCR}, t_{DHR} eliminated


PLASTIC PACKAGE DIP-16P-M03






CERAMIC LCC LCC-18C-F02

PIN ASSIGNMENT



MB8264A BLOCK DIAGRAM



NOTE: The following IEEE STD, 662-1980 symbols are used in this data sheet: $D = Data In, \overline{W} = Write Enable, Q = Data Out.$

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol Value		Unit
Voltage on any pin relativ	e to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply rel	ative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	Cerdip	т.	-55 to +150	°C
Storage remperature	Plastic	T _{stg}	-55 to +125	1
Power Dissipation		PD	1.0	W
Short Circuit Output Curre	ent	los.	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

			Value			
Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	V	0°C to +70°C
Input High Voltage, all Inputs	V _{IH}	2.4	_	6.5	٧	0010 +700
Input Low Voltage, all Inputs	V _{IL}	-1.0	_	0.8	V	

CAPACITANCE (T_A = 25 °C)

			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D	C _{IN1}	_	_	5	pF
Input Capacitance RAS, CAS, W	C _{IN2}	_	_	8	pF
Output Capacitance Q	C _{OUT}	_		7	pF

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter		MB82	64 A -10	MB8264A-12		MB8264A-15		Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t _{RC} = min.)	I _{CC1}	_	50	_	45		40	mA	
STANDBY CURRENT Power Supply Current (RAS/CAS = V _{IH})	I _{CC2}	_	4	_	4	_	4	mA	
REFRESH CURRENT* Average Power Supply Current (CAS = V _{IH} ; RAS cycling, t _{RC} = min.)	l _{CC3}	_	38	_	35	_	31	mA	
PAGE MODE CURRENT* Average Power Supply Current (RAS = V _{IL} , CAS cycling; t _{PC} = min.)	I _{CC4}	_	35	_	32	_	28	mA	
INPUT LEAKAGE CURRENT, any input $(0V \le V_{IN} \le 5.5V, V_{CC} = 5.5V, V_{SS} = 0V,$ all other pins not under test = 0V)	կլ	-10	10	-10	10	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	loL	-10	10	-10	10	-10	10	μΑ	
OUTPUT LEVEL Output High Voltage (IOH = -5.0 mA)	V _{OH}	2.4	_	2.4	_	2.4	_	٧	
OUTPUT LEVEL, Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	_	0.4	_	0.4	٧	

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

MB8264A

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter Notes	Svi	mbol	MB82	264A-10	MB8264A-12		MB8264A-15		Unit
Total Total	Alternate	*Standard	Min	Max	Min	Max	Min	Max	
Time between Refresh	t _{REF}	TRVRV	_	2		2	_	2	ms
Random Read/Write Cycle Time	t _{RC}	TRELREL	200	_	230	_	260		ns
Read-Write Cycle Time	tRWC	TRELREL	230	_	265		280	_	ns
Page Mode Cycle Time	tPC	TCELCEL	105	-	120	_	145	_	ns
Page Mode Read-Write Cycle Time	tPRWC	TCEHCEH	135		155		180		ns
Access Time from RAS (4), (6)		TRELQV	_	100	_	120	_	150	ns
Access Time from CAS (5), (6	tCAC	TCELQV		50	_	60		75	ns
Output Buffer Turn off Delay	toff	TCEHQZ	0	30	0	35	0	40	ns
Transition Time	t _T	π	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	TREHREL	90	_	100		100	_	ns
RAS Pulse Width	tRAS	TRELREH	100	10000	120	10000	150	10000	ns
RAS Hold Time	tRSH	TCELREH	50	_	60		75	_	ns
CAS Precharge Time (Page mode only)	t _{CP}	TCEHCEL	45	_	50		60	_	ns
CAS Precharge Time (All cycles except page mode)	t _{CPN}	TCEHCEL	25	_	30		30	-	ns
CAS Pulse Width	tCAS	TCELCEH	50	10000	60	10000	75	10000	ns
CAS Hold Time	tcsh	TRELCEH	100	_	120	_	150	_	ns
RAS to CAS Delay Time (4), (7		TRELCEL	20	50	20	60	25	75	ns
CAS to RAS Precharge Time	tCRP	TCEHREL	0	_	0	_	0	_	ns
Row Address Set Up Time	tASR	TAVREL	0		0		0	_	ns
Row Address Hold Time	t _{RAH}	TRELAX	10	_	10	_	15	_	ns
Column Address Set Up Time	tasc	TAVCEL	0		0		0	_	ns
Column Address Hold Time	tCAH	TCELAX	15	—	15	_	20	_	ns
Read Command Set Up Time	t _{RCS}	TWHCEL	0	_	0	_	0	_	ns
Read Command Hold Time Reference to CAS (9	tRCH	TCEHWX	0	_	0	_	0	_	ns
Read Command Hold Time Referenced to RAS (9	tRRH	TREHWX	20	I —	20	_	20	_	ns
Write Command Set Up Time (8	twcs	TWLCEL	0	_	0		0	_	ns
Write Command Hold Time	twch	TCELWH	20	_	25	_	30	_	ns
Write Command Pulse Width	t _{WP}	TWLWH	20	_	25		30	_	ns
Write Command to RAS Lead Time	tRWL	TWLREH	35	_	40	_	45	_	ns
Write Command to CAS Lead Time	tcwL	TWLCEH	35	_	40	_	45	_	ns
Data In Set Up Time	t _{DS}	TDVCEL	0	-	0	_	0	_	ns
Data In Hold Time	t _{DH}	TCELDX	20	_	25	_	30	_	ns
CAS to W Delay (8	tcwp	TCELWL	40	_	50	_	60	_	ns
RAS to W Delay (8		TRELWL	90	_	110	· -	120	_	ns

See notes on following page.

^{*}These symbols are described in IEEE Std. 662-1980: IEEE Standard Terminology for Semiconductor memory.

Notes:

- AC characteristics assume t_T = 5ns.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min.) and V_{IL} (max.).
- t_{RCD} is specified as a reference point only. If t_{RCD} ≤ t_{RCD} (max.) the specified maximum value of t_{RAC} (max.) can be met. If t_{RCD} > t_{RCD} (max.) then t_{RAC} is increased by the amount that t_{RCD} exceeds t_{RCD} (max.).
- Assumes that t_{RCD} ≥ t_{RCD} (max.).
- Measured with a load equivalent to 2 TTL loads and 100pF.


- 7. t_{RCD} (min.) = t_{RAH} (min.) + $2t_T + t_{ASC}$ (min.); $t_T = 5$ ns.
- 8. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle, and the data out pin will remain open circuit (high impedance) throughout entire cycle.

If $t_{CWD} \ge t_{CWD}$ (min.) and $t_{RWD} \ge t_{RWD}$ (min.), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.

9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

TIMING DIAGRAMS


READ CYCLE




MB8264A

TIMING DIAGRAMS (Continued)


WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE




PAGE MODE READ-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

NOTE: $\overline{CAS} = V_{1H}$, \overline{W} , D = Don't Care



HIDDEN RAS-ONLY REFRESH CYCLE



MB8264A

DESCRIPTION

Address Inputs

A total of sixteen binary input address bits are required to decode any one of 65.536 storage cell locations within the MB8264A. Eight row-address bits are established on the input pins (A₀ through A₇) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the \overline{W} input. A logic high (1) on \overline{W} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MB8264A during a write or read-write cycle. The last falling edge of \overline{W} or $\overline{\text{CAS}}$ is a

strobe for the Data In (D) register. In a write cycle, if \overline{W} is brought low (write mode) before \overline{CAS} , D is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{W} will be delayed until \overline{CAS} has made its negative transition. Thus D is strobed by \overline{W} , and set-up and hold times are referenced to \overline{W} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max). Data remains valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode

Page mode operation permits strobing the row-address into the MB8264A while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address

doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS Only Refresh


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 rowaddresses (A $_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A $_7$. \overline{RAS} -only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refresh

A RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


 $\begin{array}{ccc} \mbox{Hidden} & \mbox{Refresh} & \mbox{is} & \mbox{performed} & \mbox{by} \\ \mbox{holding} & \mbox{CAS} & \mbox{at} & \mbox{V}_{lL} & \mbox{from a previous} \\ \mbox{memory read cycle.} \end{array}$

CURRENT WAVEFORM ((V_{CC} = 5.5V, TA = 25 °C)




TYPICAL CHARACTERISTICS CURVES


NORMALIZED ACCESS TIME vs SUPPLY VOLTAGE




OPERATING CURRENT vs CYCLE RATE




OPERATING CURRENT VS AMBIENT TEMPERATURE




NORMALIZED ACCESS TIME VS AMBIENT TEMPERATURE




OPERATING CURRENT vs SUPPLY VOLTAGE




STANDBY CURRENT vs SUPPLY VOLTAGE









REFRESH CURRENT vs CYCLE RATE




REFRESH CURRENT VS SUPPLY VOLTAGE




REFRESH CURRENT vs AMBIENT TEMPERATURE




PAGE MODE CURRENT vs CYCLE RATE




PAGE MODE CURRENT vs SUPPLY VOLTAGE





ADDRESS AND DATA INPUT VOLTAGE vs SUPPLY VOLTAGE



ADDRESS AND DATA INPUT VOLTAGE **vs AMBIENT TEMPERATURE**

40 60


TA, AMBIENT TEMPERATURE (°C)

20


-20


100


80




RAS, CAS AND W INPUT VOLTAGE vs SUPPLY VOLTAGE










CURRENT WAVEFORM DURING POWER UP






CURRENT WAVEFORM DURING POWER UP (ON MEMORY BOARD)





SUBSTRATE VOLTAGE vs SUPPLY VOLTAGE (DURING POWER UP)



Preliminary

MOS Memories

FUJITSU

■ MB8264A-12-W, MB8264A-15-W

NMOS 65,536-Bit Dynamic Random Access Memory With Wide Temperature Range

Description

The MB8264A-W is a 64K x 1 dynamic RAM intended for operation over the case temperature range -55°C to 110°C. The part is also available with Fujitsu's 883B high reliability screening.


The MB8264A-W design has been optimized for high speed high performance applications such as mainframe memory, buffer memory, and peripheral storage where low power dissipation, compact layout, or wide temperature range operation are required.

The MB8264A-W has fully TTL compatible inputs and output. It operates on a single $+5~V~\pm~10\%$ power supply. An on chip substrate bias generator provides high performance operation. The MB8264A-W contains on-chip latches for the address inputs and for the data input.


The MB8264A-W is fabricated with Fujitsu's advanced silicon gate NMOS double layer polysilicon process. This process along with the use of single transistor storage cells permits maximum circuit density and minimum chip size. Multiplexed row and column addressing allows the MB8264A-W to be packaged in a standard 16-pin DIP.

Features

- Wide Temperature Range TC = -55°C to 110°C
- 65,536 x 1 organization
- Row Access Time: 120 ns max. (MB8264A-12-W) 150 ns max. (MB8264A-15-W)
- Cycle Time: 230 ns min. (MB8264A-12-W) 260 ns min. (MB8264A-15-W)
- Low Power (Active) 305 mW max. (MB8264A-12-W) 275 mW max. (MB8264A-15-W) 33 mW max. (Standby)
- 1 ms/128 cycle refresh
- RAS-Only and Hidden Refresh
- Read-Modify-Write capability
- Page Mode capability
- Common I/O capability using the early write operation
- Output unlatched at cycle end allows extended page boundary
- TAR, TWCR, TDHR are eliminated
- 883B processing available



Block Diagram and Pin Assignments



Capacitance	
$(T_A = 25 ^{\circ}C)$	

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D	C _{IN1}		5	pF
Input Capacitance RAS, CAS, W	C _{IN2}	_	8	pF
Output Capacitance D _{OUT}	Соит	_	7	pF

Recommended Operating Conditions

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature (case)
Cumply Voltons	V _{CC}	4.5	5.0	5.5	٧	
Supply Voltage	V _{SS}	0	0	0	٧	
Input High Voltage, all inputs	V _{IH}	2.4	_	6.5	٧.	-55°C to +110°C
Input Low Voltage, all inputs	V _{IL}	- 1.0	_	0.8	٧	

AC Characteristics (Recommended operating conditions unless otherwise noted.)

(Notes 1, 2, 3)

					MB8264A		64A		
Parameter	Not	tes	Symbol	-12-/ Min	Max	-15-W Min	Max	Unit	
Time between Refresh			t _{REF}	_	1		1	ms	
Random Read/Write Cycle Time			tiRC	230		260		ns	
Read-Write Cycle Time			t _{RWC}	265		280		ns	
Page Mode Cycle Time			t _{PC}	120	_	145		ns	
Page Mode Read-Write Cycle Time			t _{PRWC}	155	_	180		ns	
Access Time from RAS	4	6	t _{RAC}		120		150	ns	
Access Time from CAS	5	6	t _{CAC}	_	60		75	ns	
Output Buffer Turn off Delay			t _{OFF}	0	35	0	40	ns	
Transition Time			t _T	3	50	0	50	ns	
RAS Precharge Time			t _{RP}	100		100		ns	
RAS Pulse Width			t _{RAS}	120	10000	150	10000	ns	
RAS Hold Time			t _{RSH}	60	_	75	_	ns	
CAS Precharge Time (Page mode only)			t _{CP}	50		60		ns	
CAS Precharge Time (All cycles except pag	je mo	de)	t _{CPN}	30		30		ns	
CAS Pulse Width			t _{CAS}	60	10000	75	10000	ns	
CAS Hold Time			t _{CSH}	120		150		ns	
RAS to CAS Delay Time	7	8	t _{RCD}	20	60	25	75	ns	
CAS to RAS Precharge Time		***************************************	t _{CRP}	0		0		ns	
Row Address Set Up Time			t _{ASR}	0		0	_	ns	
Row Address Hold Time			t _{RAH}	10		15		ns	
Column Address Set Up Time			t _{ASC}	0	_	0	_	ns	
Column Address Hold Time			t _{CAH}	15	_	20	_	ns	
Read Command Set Up Time			t _{RCS}	0		0	_	ns	
Read Command Hold Time Reference to CA	S	10	t _{RCH}	0		0		ns	
Read Command Hold Time Referenced to R	AS	10	t _{BBH}	20		20		ns	
Write Command Set Up Time		9	t _{wcs}	0		0	_	ns	
Write Command Hold Time			twch	25		30		ns	
Write Command Pulse Width			t _{WP}	25		30		ns	
Write Command to RAS Lead Time			t _{RWL}	40		45		ns	
Write Command to CAS Lead Time			t _{CWL}	40	_	45	_	ns	
Data In Set Up Time			t _{DS}	0	_	0	_	ns	
Data In Hold Time			t _{DH}	25		30	_	ns	
CAS to WE Delay		9	t _{CWD}	50		60	_	ns	
RAS to WE Delay		9	t _{RWD}	110		120		ns	

Notes:

- An initial pause of 200 μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 2) AC characteristics assume $t_T = 5$ ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4) Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5) Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t_{RCD} (max) limit insures that t_{RAC} can be met. t_{RCD} (max) is specified as a

- reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 8) t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ (t_{T} = 5 ns) + t_{ASC} (min).
- 9) t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} = t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.
 - If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 10) Either $t_{\mbox{\scriptsize RRH}}$ or $t_{\mbox{\scriptsize RCH}}$ must be satisfied for a read cycle.

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

MB8264A-12-W MB8264A-15-W	I _{CC1}		55	
MB8264A-15-W	I _{CC1}			
			50	mA
	I _{CC2}		6	mA
MB8264A-12-W			40	
MB8264A-15-W	I _{CC3}		35	mA
MB8264A-12-W			40	
MB8264A-15-W	I _{CC4}		35	mA
t under test = 0V)	I _{I(L)}	- 10	10	μΑ
	I _{O(L)}	- 10	10	μΑ
	V _{OH}	2.4	0.4	V V
	MB8264A-15-W MB8264A-12-W	MB8264A-12-W MB8264A-15-W MB8264A-12-W MB8264A-15-W ot under test = 0V) I _{I(L)}	MB8264A-12-W MB8264A-15-W MB8264A-15-W MB8264A-15-W I CC4 I I(L) I O(L) I O(L) VOH 2.4	MB8264A-12-W

Note *: I_{CC} is dependent on output loading cycle rates. Specified values are obtained with the output open.

Description

Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65,536 storage cell locations within the MB8264A-W. Eight row-address bits are established on the input pins (A0 through A7) and latched with the Row Address Strobe (RAS). The eight columnaddress bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stabled on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the WE input. A logic high on WE dictates read mode; logic low dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MB8264A-W during a write or read-write cycle. The last falling edge of WE or CAS is a strobe

for the Data In (D_{IN}) register. In a write cycle, if WE is brought low (write mode) before CAS, D_{IN} is strobed by CAS, and the set-up and hold times are referenced to CAS. In a readwrite cycle, WE will be delayed until CAS has made its negative transition. Thus D_{IN} is strobed by WE, and set-up and hold times are referenced to WE.

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from the transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from the transition of CAS when the transition occurs after t_{RCD} (max). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode

Page mode operation permits strobing the row-address into the MB8264A-W while maintaining RAS at a logic low throughout all successive memory operations in which the

row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses (A0 ~ A6) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A₇. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. Further RASonly refresh results in a substantial reduction in power dissination


Hidden Refresh

RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as V_{IL} from a previous memory read cycle.

Timing Diagrams






Write Cycle (Early Write)




Read-Write/Read-Modify-Write Cycle




Timing Diagrams, Continued

Page Mode Read-Write Cycle




RAS-ONLY Refresh Cycle Note: CAS = V_{IH} , WE, D_{IN} = Don't Care






Hidden Refresh Cycle




Timing Diagrams, Continued

Page Mode Read Cycle



Valid Data

Page Mode Write Cycle



NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8265 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8265 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

FEATURES


- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time: 150ns Max (MB8265-15) 200ns Max (MB8265-20)
- Cycle time: 270ns Min (MB8265-15) 330ns Min (MB8265-20)
- Low power:
 275 mW Active, (MB8265-15)
 248 mW Active, (MB8265-20)
 28 mW Standby (Max)
- +5V Supply, ±10% tolerance
- On chip substrate bias generator for high performance
- Three-state TTL compatible output

The MB8265 is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

- All inputs TTL compatible, low capacitive load
- "Gated" CAS
- 128 refresh cycles
- Pin 1 Refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Offers two variations of hidden refresh

MB8265 BLOCK DIAGRAM





CERAMIC PACKAGE CERDIP DIP-16C-C04





PLASTIC PACKAGE DIP-16P-M03



CERAMIC LCC LCC-18C-A02

PIN ASSIGNMENTS





ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Voltage on any pin relative	e to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply rel	ative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	Cerdip	T	-55 to +150	°C
Storage reinperature	Plastic	- T _{stg}	-55 to +125	7
Power Dissipation		P _D	1.0	W
Short Circuit Output Curre	ent	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operations should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

		Value				
Parameter	Symbol	Min	Тур	Max	Unit	Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	٧	0°C to +70°C
Input High Voltage, all inputs	V _{IH}	2.4		6.5	٧	0 0 10 +10 0
Input Low Voltage, all inputs	V _{IL}	-1.0		0.8	٧	

CAPACITANCE (T_A = 25 °C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D _{IN}	C _{IN1}	_	_	5	pF
Input Capacitance RAS, CAS, WE, RFSH	C _{IN2}	_		8	pF
Output Capacitance D _{OUT}	C _{OUT}		_	7	pF

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter			Min	Max	Unit
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB8265-20 MB8265-15	I _{CC1}		45 50	mA mA
STANDBY CURRENT Power supply current (RAS = CAS = RFSH = V _{IH})			_	5	mA
REFRESH CURRENT 1 Average power current (RAS cycling CAS = RFSH = V _{IH} ; t _{RC} = min)	MB8265-20 MB8265-15	Іссз	_	36 42	mA
PAGE MODE CURRENT* Average power supply current (RAS = V _{II} , CAS cycling, t _{PC} = min)			_	34	mA
REFRESH CURRENT 2 Average power supply current (RFSH cycling; RAS = CAS = V _{IH} , t _{FC} = min)			_	46	mA
INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V _{IN} \leq 5.5V) Input pins not under test = 0V, V _{CC} = 5.5V, V _{SS} = 0V			-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)			-10	10	μΑ
OUTPUT LEVEL Output low voltage (I _{OL} = 4.2mA)		V _{OL}	_	0.4	V
OUTPUT LEVEL Output high voltage (I _{OH} = -5mA)		V _{OH}	2.4	_	٧

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

MB8265-15/MB8265-20

DYNAMIC CHARACTERISTICS Notes [1, 2, 3] (Recommended operating conditions unless otherwise noted.)

(necommended operating conditions a			Symbol	MB8265-20		MB8265-15				
Parameter	Notes	Min		Тур	Max	Min	Тур	Max	Unit	
Time between Refresh			t _{REF}			2		_	2	ms
Random Read/Write Cycle Time			t _{RC}	330	_	_	270	_	_	ns
Read-Write Cycle Time			tRWC	375	_	_	300	_	_	ns
Page Mode Cycle Time			t _{PC}	225	_	_	170	_	_	ns
Access Time from RAS	4	6	tRAC	_	_	200	_	_	150	ns
Access Time from CAS	5	6	tCAC		_	135			100	ns
Output Buffer Turn Off Delay			toff	0		50	0	-	40	ns
Transition Time			tŢ	3	_	50	3	_	35	ns
RAS Precharge Time			t _{RP}	120		_	100			ns
RAS Pulse Width			tRAS	200	_	10000	150	_	10000	ns
RAS Hold Time			t _{RSH}	135			100			ns
CAS Precharge Time (Page Mode Only)		t _{CP}	80			60			ns
CAS Precharge Time (All Cycles Excep	t Page Mode)		tCPN	30			25			ns
CAS Pulse Width			tCAS	135		10000	100		10000	ns
CAS Hold Time	-		tcsh	200	_		150			ns
RAS to CAS Delay Time	7	8	tRCD	30		65	25	_	50	ns
CAS to RAS Precharge Time			tCRP	0			0			ns
Row Address Set Up Time			t _{ASR}	0			0			ns
Row Address Hold Time			^t RAH	20		_	15	_	_	ns
Column Address Set Up Time			tASC	0	_	_	0	_		ns
Column Address Hold Time			^t CAH	55		_	45	_		ns
Column Address Hold Time Reference	d to RAS		tAR	120			95			ns
Read Command Set Up Time			t _{RCS}	0		_	0			ns
Read Command Hold Time		10	tRCH	0			0	_		ns
Write Command Set Up Time		9	twcs	- 10			-10	_		ns
Write Command Hold Time			twch	55			45			ns
Write Command Hold Time Reference	d to RAS		twcr	120			95			ns
Write Command Pulse Width			t _{WP}	55			45		_	ns
Write Command to RAS Lead Time			t _{RWL}	80	_	_	60			ns
Write Command to CAS Lead Time			tcwL	80	_	_	60			ns
Data In Set Up Time			t _{DS}	0		_	0			ns
Data In Hold Time			t _{DH}	55	_		45	-		ns
Data In Hold Time Referenced to RAS			t _{DHR}	120	_	_	95		_	ns
CAS to WE Delay		9	t _{CWD}	95			70			ns
RAS to WE Delay		9	t _{RWD}	160			120	_		ns
Read Command Hold Time Referenced		10	t _{RRH}	25			20	_		ns
RFSH Set Up Time Referenced to RAS	·		tFSR	120		_	100	_	_	ns
RAS to RFSH Delay			t _{RFD}	120	_		100			ns
RFSH Cycle Time			t _{FC}	330	_		270			ns
RFSH Pulse Width	·		t _{FP}	200		_	150		_	ns
RFSH Inactive Time			t _{FI}	120	_		100	_		ns
RFSH to RAS Delay		11	t _{FRD}	50	_		40	_		ns
RFSH Hold Time		11	tFSH	20			15		_	ns
RFSH Address Set Up Time		11	tasf	0			0			ns
RFSH Set Up Time Referenced to CAS		11	t _{FSC}	50			40			ns


Notes:

- 1. An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. If internal refresh counter is to be effective, a minimum of 8 active RFSH initialization cycles required. The internal refresh counter must be activated a minimum of 128 times every 2ms if the RFSH refresh function is used. The RFSH must be held at V_{IH} if the RFSH function is not used.
- 2. Dynamic measurements assume $t_T = 5$ ns.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH}(min) and V_{II} (max).
- Assumes that t_{RCD} ≤ t_{RCD}(max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.

- 6. Measured with a load equivalent to 2 TTL loads and 100 pF.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 8. $t_{RCD}(min) = t_{RAH}(min) + 2t_{T}(t_{T} = 5ns) + t_{ASC}(min)$.
- 9. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.
 - If $t_{CWD} \geq t_{CWD}$ (min) and $t_{RWD} \geq t_{RWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 10. Either t_{BRH} or t_{BCH} must be satisfied for a read cycle.
- 11. RFSH counter test read/write cycle only.


TIMING DIAGRAMS

READ CYCLE




MB8265-15/MB8265-20


WRITE CYCLE (EARLY WRITE)




READ-WRITE / READ-MODIFY-WRITE CYCLE



PAGE-MODE READ CYCLE




PAGE-MODE WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE

NOTE: RFSH = VIH, CAS = VIH, WE = Don't Care




RFSH REFRESH CYCLE


NOTE: $\overline{CAS} = V_{IH}$, $\overline{WE} = Don't Care$



HIDDEN "RAS-ONLY" REFRESH CYCLE




HIDDEN REFRESH CYCLE



RFSH COUNTER TEST READ/WRITE CYCLE

Note: DOUT is the waveform in Read-Modify-Write Cycles



MB8265-15/MB8265-20

DESCRIPTION

Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8265. Eight row-address bits are established on the input pins (A₀ through A₇) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data written into the MB8265 during a write or readwrite cycle. The last falling-edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max). Data remains valid until \overline{CAS} is returned to ahigh level. In a write cycle the identical sequence occurs, but data is not valid.

Page-Mode

Page-mode operation permits strobing the row-address into the MB8265 while maintaining \overline{RAS} at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses (A $_0 \sim A_6$) at least every two milliseconds. During refresh, either V $_{\rm IL}$ or V $_{\rm IH}$ is permitted for A $_7$. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless

CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

RFSH Refresh

RFSH type refreshing available on the MB8265 offers an alternate refresh method: (1) When RFSH (pin 1) is brought low (active) during RAS (Pin 4) is high (inactive), on-chip refresh control clock generators and a refresh address counter are enabled and an internal refresh operation takes place. (2) When RFSH is brought high (inactive), the internal refresh address counter is automatically incremented in preparation for the next RFSH refresh cycle. Only RFSH activated cycles affect the internal refresh address counter.

The use of RFSH type refreshing eliminates the need of providing additional external devices to generate refresh addresses.

Hidden Refresh

Hidden Refresh Cycle may take place while maintaining latest valid data at the output by extending CAS active time from the previous memory read cycle.

The MB8265 offers two types of Hidden Refresh. They are referred to as Hidden RAS-Only Refresh and Hidden RFSH Refresh.

1) Hidden RAS-Only Refresh

Hidden \overline{RAS} -Only Refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (t_{RP}), executing " \overline{RAS} -Only" refresh, but with \overline{CAS} held low. \overline{RFSH} has to be held at V_{IH} .

2) Hidden RFSH Refresh

Hidden $\overline{\text{RFSH}}$ Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RFD}), executing $\overline{\text{RFSH}}$ refresh, but with $\overline{\text{CAS}}$ held low.

A specified precharge period (t_{CPN}) is required before normal memory Read, Write or Read-Modify-Write cycle after performing either type of Hidden Refresh.

Refresh Counter Test Cycle

A special timing sequence provides a convenient method of verifying the functionality of the $\overline{\text{RFSH}}$ activated circuitry.

(A) RFSH Test Read/Write Cycle

When RFSH is given a signal in timing as shown in timing diagram of RFSH counter Test Read/Write Cycle, Read/Write Operation is enabled. A memory cell address (consisting of a row address (8 bits) and a column address (8 bits)) to be accessed can be defined as follows:

- *A ROW ADDRESS Bits A₀ ~ A₆ are defined when contents of the internal address counter are latched. The other bit A₇ is defined by latching a level on A₇ pin during RFSH = "L" and RAS = "H" (t_{RFD}).
- *A COLUMN ADDRESS All the bits $A_0 \sim A_7$ are defined by latching levels on $A_0 \sim A_7$ pins in a high-to-low transition of \overline{CAS} .

DESCRIPTION (Continued)

By using a 16-bit address latched into the on-chip address buffers by means of the above operation, any of 64K memory cells can be read/written into/from.


(B) RFSH Test Read-Modify-Write Cycle

Also, Read-Modify-Write Operation (not only the above normal Read/Write Operations) can be used in this RFSH Counter Test Cycle.


(C) Example of Refresh Counter Test Procedure


- (1) Initialize the internal refresh counter. For this operation, 8 RFSH cycles are required.
- (2) Write a test pattern of "0"s into the memory cells at a single column address and 128 row addresses by using 128 RFSH Test Write Cycle or RFSH Test Read-Modify-Write Cycle. (At this time, A₇ (row) must be fixed at "H" or "L".).
- (3) Verify the data written into the memory cells in the above step (2) by using the column address used in step (2) and sequence through 128 row address combinations (A₀ ~ A₆) by means of normal Read Cycle. (At this time, A₇ (row) must be fixed at the same level as the above step (3).)
- (4) Compliment the test pattern and repeat steps (2) and (3).


CURRENT WAVEFORM ($V_{CC} = 5.5V$, $T_A = 25$ °C)





TYPICAL CHARACTERISTICS CURVES











































SUBSTRATE VOLTAGE vs SUPPLY VOLTAGE DURING POWER UP



SUPPLY CURRENT vs SUPPLY VOLTAGE DURING POWER UP (ON MEMORY BOARD)





FUJITSU MICROELECTRONICS, INC.

NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

MB8265A-10 MB8265A-12 MB8265A-15

DESCRIPTION

The Fujitsu MB8265A is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB82645 to be housed in a standard 16-pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MB8265A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including dynamic sense amplifiers.

Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs and output are TTL compatible.



CERAMIC PACKAGE CERDIP DIP-16C-C04




PLASTIC PACKAGE DIP-16P-M03



CERAMIC LCC LCC-18C-F02

PIN ASSIGNMENTS




Note: The following IEEE Std. 662-1980 symbols are used in this data sheet: D = Data in, \overline{W} = Write Enable, Q = Data Out.

FEATURES

- 65,536 x 1-bit organization
- Row Access Time/Cycle Time MB8265A-10 100 ns Max/200 ns Min. MB8265A-12 120 ns Max/230 ns Min. MB8265A-15 150 ns Max/260 ns Min.
- Low Maximum Power Dissipation MB8265A-10 275 mW (Active) MB8265A-12 248 mW (Active) MB8265A-15 220 mW (Active) All devices 25 mW (Standby)
- Single +5V supply voltage, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output

- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write capability
- Page Mode capability for faster access
- "Gated" CAS
- On-chip Address and Data-in latches
- On-chip substrate bias generator
- · tAR, tWCR, tDHR eliminated
- · Pin 1 on-chip refresh
- RAS only refresh
 Hidden refresh
- 2ms/128 cycle refresh

MB8265A BLOCK DIAGRAM



MB8265A

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Symbol Value U			
Voltage on any pin relative to V _{SS} Voltage on V _{CC} supply relative to V _{SS}		V _{IN} , V _{OUT}	-1 to +7	V		
		V _{CC}	-1 to +7	V		
Ctorono tomporatura	Cerdip	T	-55 to +150	°C		
Storage temperature	Plastic	T _{stg}	-55 to +125	1 20		
Power dissipation		P _D	1.0	W		
Short circuit output current			50	mA		

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

Parameter	Symbol	Value			Unit	Operating Townsystems
	Syllibol	Min	Тур	Max	0	Operating Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	V	0°C to +70°C
Input High Voltage, all Inputs	V _{IH}	2.4	_	6.5	V	0 C to +70 C
Input Low Voltage, all Inputs	V _{IL}	-1.0	_	0.8	V	

CAPACITANCE (T_A = 25 °C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D	C _{IN1}	_	_	5	pF
Input Capacitance RAS, CAS, W, RFSH	C _{IN2}	_	_	8	pF
Output Capacitance Q	C _{OUT}			7	pF

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB82	65A-10	MB82	65A-12	MB8265A-15		Unit
raidilietei	Symbol	Min	Max	Min	Max	Min	Max	Onn
OPERATING CURRENT* Average power supply current (RFSH = V _{IH} , RAS, CAS cycling; t _{RC} = min.)	I _{CC1}	_	50		45		40	mA
STANDBY CURRENT Power supply current (RAS, CAS, RFSH = V _{IH})	I _{CC2}	-	4.5		4.5	-	4.5	mA
REFRESH CURRENT 1* Average power supply current (CAS, RFSH = V _{IH} ; RAS cycling, t _{RC} = min.)	I _{CC3}	_	38		35	_	31	mA
PAGE MODE CURRENT* Average power supply current (RAS = V _{IL} , RFSH = V _{IH} , CAS cycling; t _{PC} = min.)	ICC4	_	35	_	32		28	mA
REFRESH CURRENT 2* Average power supply current (RAS/CAS = V _{IH} , RFSH cycling; t _{FC} = min.)	I _{CC5}	_	42	_	38	_	34	mA
INPUT LEAKAGE CURRENT any input (0V \leq V _{IN} \leq 5.5V, V _{CC} = 5.5V, V _{SS} = 0V, all other pins not under test = 0V)	ΊL	-10	10	-10	10	- 10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	loL	-10	10	-10	10	- 10	10	μΑ
OUTPUT HIGH VOLTAGE (I _{OH} = -5 mA)	V _{OH}	2.4	_	2.4		2.4	_	V
OUTPUT LOW VOLTAGE (I _{OL} = 4.2 mA)	V _{OL}	-	0.4	_	0.4	_	0.4	٧

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Description	Notes	Syr	nbol	MB82	265A-10	MB8265A-12		MB8265A-15		11
Parameter		Alternate	*Standard	Min	Max	Min	Max	Min	Max	Unit
Time between Refresh		t _{REF}	TRVRV	_	2	_	2		2	ms
Random Read/Write Cycle Time		t _{RC}	TRELREL	200	_	230		260	_	ns
Read-Write Cycle Time		t _{RWC}	TRELREL	230	_	265	_	280	-	ns
Page Mode Read/Write Cycle Time		t _{PC}	TCELCEL	105		120	_	145	_	ns
Page Mode Read-Write Cycle Time		tPRWC	TCEHCEH	135	_	155	_	180	_	ns
Access Time from RAS 4	6	tRAC	TRELQV	_	100	_	120	_	150	ns
Access Time from CAS 5	6	tCAC	TCELQV	—	50		60		75	ns
Output Buffer Turn off Delay		toff	TCEHQZ	0	30	0	35	0	40	ns
Transition Time		t _T	TT	3	50	3	50	3	50	ns
RAS Precharge Time		t _{RP}	TREHREL	90		100	_	100	_	ns
RAS Pulse Width		tRAS	TRELREH	100	10000	120	10000	150	10000	ns
RAS Hold Time		t _{RSH}	TCELREH	50	_	60		75	_	ns
CAS Precharge Time (all cycles except page	mode)	t _{CPN}	TCEHCEL	25	_	30		30	_	ns
CAS Precharge Time (Page mode only)		t _{CP}	TCEHCEL	45	_	50	_	60	_	ns
CAS Pulse Width		t _{CAS}	TCELCEH	50	10000	60	10000	75	10000	ns
CAS Hold Time		tcsH	TRELCEH	100	_	120	_	150	_	ns
RAS to CAS Delay Time 4	7	t _{RCD}	TRELCEL	20	50	20	60	25	75	ns
CAS to RAS Precharge Time		tCRP	TCEHREL	0	_	0	_	0	_	ns
Row Address Set Up Time		t _{ASR}	TAVREL	0	_	0	_	0		ns
Row Address Hold Time		tRAH	TRELAX	10	_	10	_	15	_	ns
Column Address Set Up Time		tASC	TAVCEL	0	_	0	_	0	_	ns
Column Address Hold Time		tCAH	TCELAX	15	_	15	_	20	_	ns
Read Command Set Up Time		t _{RCS}	TWHCEL	0	-	0	_	0	_	ns
Read Command Hold Time Referenced to CAS	5 9	tRCH	TCEHWX	0	_	0	_	0	_	ns
Read Command Hold Time Referenced to RAS	5 9	t _{RRH}	TREHWX	20	_	20		20	_	ns
Write Command Set Up Time	8	twcs	TWLCEL	0		0	_	0	_	ns
Write Command Hold Time		twch	TCELWH	20	_	25	_	30	_	ns
Write Command Pulse Width		t _{WP}	TWLWH	20	_	25		30	_	ns
Write Command to RAS Lead Time		t _{RWL}	TWLREH	35	_	40	_	45	_	ns
Write Command to CAS Lead Time		tcwL	TWLCEH	35	_	40	_	45	_	ns
Data In Set Up Time		t _{DS}	TDVREL	0	_	0	_	0	_	ns
Data In Hold Time		t _{DH}	TCELDX	20	_	25	_	30	_	ns
CAS to W Delay	8	tcwD	TCELWL	40	_	50	_	60	_	ns
RAS to W Delay	8	t _{RWD}	TRELWL	90	_	110	_	120	_	ns
RFSH Set Up Time Referenced to RAS		t _{FSR}	TFHREL	90	_	100	_	100	_	ns
RAS to RFSH Delay		t _{FRD}	TREHFL	90	_	100		100	_	ns
RFSH Cycle Time		t _{FC}	TFLFL	200	_	230	_	260	_	ns
RFSH Pulse Width		t _{FP}	TFLFH	100	_	120	_	150	_	ns
RFSH Inactive Time		t _{Fl}	TFHFL	90	_	100		100	_	ns
RFSH to RAS Delay	10	t _{FRD}	TREHFL	20		30	_	40	_	ns
RFSH Hold Time	10	t _{FSH}	TRELFH	30	_	40	_	50	_	ns

See Notes on following page.

^{*}These symbols are described in IEEE Std. 662-1980: IEEE Standard Terminology for Semiconductor Memory.

MB8265A

Notes:

- 1. An initial pause of 200µs is required after power-up followed by any 8 RAS or RFSH cycles before proper device operation is achieved. If the internal refresh counter is to be effective, a minimum of 8 active RFSH initialization cycles are required. The internal refresh counter must be activated a minimum of 128 times every 2ms if the RFSH refresh function is used. RFSH must be held at V_{IH} if the RFSH function is not used.
- 2. Dynamic measurements assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. t_{RCD} is specified as a reference point only. If t_{RCD} ≤ t_{RCD} (max) the specified maximum valve of t_{RAC} (max) can be met. If t_{RCD} > t_{RCD} (max) then t_{RAC} is increased by the amount that t_{RCD} exceeds t_{RCD} (max).


- 5. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 6. Measured with a load equivalent to 2 TTL loads and 100pF.
- 7. t_{BCD} (min) = t_{BAH} (min) + $2t_{T}$ ($t_{T} = 5ns$) + t_{ASC} (min).
- 8. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.

If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a readwrite cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.

- 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 10. RFSH counter test read/write cycle only.


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




MB8265A

TIMING DIAGRAMS (Continued)

PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



Don't Care


PAGE MODE READ-WRITE CYCLE



TIMING DIAGRAMS (Continued)

"RAS-ONLY" REFRESH CYCLE


NOTE: $\overline{RFSH} = V_{IH}$; $\overline{CAS} = V_{IH}$; \overline{W} , D = Don't Care




Q VOH- OPEN-

RFSH REFRESH CYCLE


NOTE: $\overline{CAS} = V_{IH}$; \overline{W} , D = Don't Care; Q = Open



HIDDEN "RAS-ONLY" REFRESH CYCLE




TIMING DIAGRAMS (Continued)



RFSH COUNTER TEST READ/WRITE CYCLE

NOTE: Q is the waveform in Read or Read-Modify-Write Cycles



DESCRIPTION

Address Inputs

A total of sixteen binary input address bits are required to decode any one of 65536 storage cell locations within the MB8265A. Eight row-address bits are established on the input pins (A0 through A7) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the \overline{W} input. A logic high (1) on \overline{W} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MB8265A during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the Data In (D) register. In a write cycle, if W is brought low (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W will be delayed until CAS has made its negative transition. Thus D is strobed by W, and set-up and hold times are referenced to W.

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from the transition of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from the transition of CAS when the transition occurs after t_{RCD} (max). Data remains valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode

Page mode operation permits strobing the row-address into the MB8265A while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dis-

sipated by the negative going edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 rowaddresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A₇. RASonly refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

RFSH Refresh

RFSH type refreshing available on the MB8265A offers an alternate refresh method: (1) When RFSH (pin 1) is brought low (active) when RAS (Pin 4) is high (inactive), on-chip refresh control clock generators and a refresh address counter are enabled and an internal refresh operation takes place. (2) When RFSH is brought high (inactive), the internal refresh address counter is automatically incremented in preparation for the next RFSH refresh cycle. Only RFSH activated cycles affect the internal address counter.

The use of RFSH type refreshing eliminates the need of providing any additional external devices to generate refresh addresses.

Hidden Refresh

A Hidden Refresh Cycle may take place while maintaining valid data at the output by extending CAS active time from the previous memory read cycle.

The MB8265A offers two types of Hidden Refresh. They are referred to as Hidden RAS-Only Refresh and Hidden RFSH Refresh.

- Hidden RAS-Only Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{RP}), executing "RAS-Only" refresh, but with CAS held low. RFSH has to be held at V_{IH}.
- 2) Hidden RFSH Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{RFD}), executing RFSH refresh, but with CAS held low.

A specified precharge period (t_{CPN}) is required before normal memory Read, Write or Read-Modify-Write cycle after performing either type of Hidden Refresh.

Refresh Counter Test Cycle

A special timing sequence provides a convenient method of verifying the functionality of the RFSH activated circuitry.

(A) RFSH Test Read/Write Cycle

When RFSH is given an input signal as shown in the RFSH counter test Read/Write cycle timing diagram, a Read/Write Operation is enabled. A memory cell can be accessed with an address consisting of 8 row and 8 column bits defined as follows:

- *ROW ADDRESS—Bits $A_0 \sim A_6$ are defined when the contents of the internal address counter are latched. (The other bit, A_7 , is set "low" internaliv.
- *COLUMN ADDRESS—All the bits $A_0 \sim A_7$ are defined by latching levels on $A_0 \sim A_7$ pins in a high-to-low transition of CAS.

By using a 15-bit address latched into the on-chip address buffers by means of the above operation, any of 32K (in the fixed half cell array) memory cells can be read or written.


(B) RFSH Test Using the Read Modify Write Cycle

In addition to the normal read or write operations, a read-modify-write operation can be used in this RFSH Counter Test.


(C) Example of the Refresh Counter Test Procedure


- (1) Initialize the internal refresh counter. For this operation, 8 RFSH cycles are required.
- (2) Write a test pattern of "0"s into memory cells at a single column address and 128 row adresses by using 128 RFSH Test Write Cycles or RFSH Test Read-Modify-Write Cycles.
- (3) Verify the data written into the memory cells in step (2) above by using the column address used in step (2) and sequence through 128 row address combinations (A₀ ~ A₆) by means of the normal Read Cycle.
- (4) Compliment the test pattern and repeat the steps (2) and (3).


CURRENT WAVEFORM (V_{CC} = 5.5V, TA = 25 °C)





TYPICAL CHARACTERISTICS CURVES











































MB8265A


















CURRENT WAVEFORM DURING POWER UP






CURRENT WAVEFORM DURING POWER UP (ON MEMORY BOARD)





100µs/Division

SUBSTRATE VOLTAGE vs SUPPLY VOLTAGE (DURING POWER UP)



FUJITSU MICROELECTRONICS, INC.

NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

MB8266A-10 MB8266A-12 MB8266A-15

DESCRIPTION

The Fujitsu MB8266A is a fully decoded dynamic NMOS random access memory organized as 65,536 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The MB8266A offers new functional enhancements that make it more versatile than previous dynamic RAMS. "CAS-before-RAS" refresh provides an on-chip refresh capability that is compatible with upward expansion to 256K dynamic RAMS, since pin 1 is left as a "no connect". The MB8266A also features Nibble Mode, which allows high speed serial

FEATURES

- 65,536 x 1-bit organization
- Row Access Time/Cycle Time MB8266A-10 100 ns Max./200 ns Min. MB8266A-12 120 ns Max./230 ns Min. MB8266A-15 150 ns Max./260 ns Min.
- Nibble Access Time/Cycle Time MB8266A-10 25 ns Max./60 ns Min. MB8266A-12 30 ns Max./70 ns Min. MB8266A-15 40 ns Max./90 ns Min.
- Low Maximum Power Dissipation MB8266A-10 275 mW (Active) MB8266A-12 248 mW (Active) MB8266A-15 220 mW (Active) All devices 25 mW (Standby) Max.
- Single +5V supply voltage, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output


access to up to four bits of data. Multiplexed row and column address inputs permit the MB8266A to be housed in a Jedec standard 16-pin DIP and 18-pad LCC.

The MB8266A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including sense amplifiers.

Clock timing requirements are non-critical and the power supply tolerance is very wide. All inputs and output are TTL compatible.

- Nibble mode capability for faster access
- CAS before RAS on chip refresh
- · RAS only refresh
- Hidden CAS before RAS on chip refresh
- · 2ms/128 cycle refresh
- . Read-Modify-Write capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows two-dimensional chip select
- On-chip Address and Data-in latches
- · On-chip substrate bias generator
- tAR, tWCR, tDHR eliminated

MB8266A BLOCK DIAGRAM









CERDIP PACKAGE DIP-16C-C04



PIN ASSIGNMENTS



*A₃ and A₆ assigned for Nibble Address



Note: The following IEEE Std. 662-1980 symbols are used in this data sheet: D = Data in, W = Write Enable, Q = Data Out.

ABSOLUTE MAXIMUM RATING (See Note)

Rating		Symbol	Unit	
Voltage on any pin relative to V _{SS}		V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}		V _{CC}	-1 to +7	V
Storage Temperature	Cerdip	T	-55 to +150	°C
Storage reinperature	Plastic	T _{stg}	-55 to +125	
Power Dissipation	Power Dissipation P _D		1.0	W
Short circuit output current		los	50	mA

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter			Value			Ambient
	Symbol	Min	Тур	Max	Unit	Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	V _{SS}	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	V _{IH}	2.4	_	6.5	V	7 0 0 10 +70 0
Input Low Voltage, all inputs	VIL	-1.0	_	0.8	V	1

CAPACITANCE (T_A = 25 °C)

Paramatan.	Cumbal		1114		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D	C _{IN1}	_		5	pF
Input Capacitance RAS, CAS, W	C _{IN2}		_	8	pF
Output Capacitance Q	Соит	_	_	7	pF

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

_		MB82	66A-10	MB82	66A-12	MB8266A-15		11-14
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min)	lcc1	_	50	_	45	_	40	mA
STANDBY CURRENT Power supply current (RAS/CAS = V _{IH})	l _{CC2}	_	4.5	_	4.5		4.5	mA
REFRESH CURRENT 1* Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	Іссз	_	38	_	35	_	31	mA
NIBBLE MODE CURRENT* Average power supply current (RAS = V_{IL} , CAS cycling; t_{NC} = min)	I _{CC4}	_	21		21	_	21	mA
REFRESH CURRENT 2* Average power supply current (RAS cycling, CAS-before-RAS)	I _{CC5}	_	42		38	_	34	mA
INPUT LEAKAGE CURRENT any input (0 \leq V _{IN} \leq 5.5V, V _{CC} = 5.5V, V _{SS} = 0V, all other pins not under test = 0V)	ΙιL	-10	10	-10	10	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	l _{OL}	-10	10	-10	10	-10	10	μΑ
OUTPUT HIGH VOLTAGE $(I_{OH} = -5 \text{ mA})$	V _{OH}	2.4	_	2.4		2.4		. V
OUTPUT LOW VOLTAGE (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	_	0.4	_	0.4	٧

Note: I_{CC} is dependent on output loading cycle rates. Specified values are obtained with the output open.

MB8266A

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Notes	S	ymbol	MB82	266A-10	MB8266A-12		MB82	66A-15	Un
		Alternate	*Standard	Min	Max	Min	Max	Min	Max	
Time between Refresh		t _{REF}	TRVRV	_	2	_	2	_	2	m
Random Read/Write Cycle Time	-	t _{RC}	TRELREL	200		230	_	260		n
Read-Write Cycle Time		tRWC	TRELREL	230		265	_	280	-	n
Access Time from RAS 4	6	tRAC	TRELQV	_	100		120		150	r
	6	tCAC	TCELQV		50		60		75	1
Output Buffer Turn Off Delay		toff	TCEHQZ	0	30	0 :	35	0	40	1
Transition Time		tT	П	3	50	3	50	3	50	r
RAS Precharge Time		t _{RP}	TREHREL	90	_	100		100	-	r
RAS Pulse Width		tRAS	TRELREH	100	10000	120	10000	150	10000	r
RAS Hold Time		t _{RSH}	TCELREH	50	_	60	_	75	_	r
CAS Precharge Time		t _{CP}	TCEHCEL	50		50	_	55	_	r
CAS Pulse Width		t _{CAS}	TCELCEH	50	10000	60	10000	75	10000	r
CAS Hold Time		t _{CSH}	TRELCEH	100	_	120	_	150		r
RAS to CAS Delay Time 4	7	t _{RCD}	TRELCEL	20	50	20	60	25	75	1
CAS to RAS Set Up Time		t _{CRS}	TCEHREL	30	_	30	_	30		r
Row Address Set Up Time		t _{ASR}	TAVREL	0	_	0	_	0	_	r
Row Address Hold Time		t _{RAH}	TRELAX	10	_	10	_	15	_	ı
Column Address Set Up Time		t _{ASC}	TAVCEL	0		0		0		r
Column Address Hold Time		t _{CAH}	TCELAX	15		15	_	20	_	ı
Read Command Set Up Time		t _{RCS}	TWHCEL	0	_	0	_	0	-	ı
Read Command Hold Time Referenced to RAS	9	t _{RRH}	TREHWX	20		20	_	20	_	1
Read Command Hold Time Referenced to CAS	9	t _{RCH}	TCEHWX	0		0	_	0		1
Write Command Set Up Time		t _{WCS}	TWLCEL	0	_	0	_	0	_	1
Write Command Hold Time		twch	TCELWH	20	-	25	_	30	_	1
Write Command Pulse Width		t _{WP}	TWLWH	20		25	-	30	_	1
Write Command to RAS Lead Time		t _{RWL}	TWLREH	35	_	40	_	45	I -	1
Write Command to CAS Lead Time		t _{CWL}	TWLCEH	35	_	40	_	45	 	ı
Data In Set Up Time		t _{DS}	TDVREL	0	_	. 0	_	0	_	
Data In Hold Time		t _{DH}	TCELDX	20	_	25	_	30	_	r
CAS to W Delay	8	t _{CWD}	TCELWL	40	_	50	_	60	-	1
RAS to W Delay	8	t _{RWD}	TRELWL	90		110		120		
CAS Set Up Time Referenced to RAS (CAS before	RAS)	t _{FCS}	TCELREL	20	-	25	l –	30	_	1
CAS Hold Time Referenced to RAS (CAS before R	AS)	t _{FCH}	TRELCEX	20		25		30		
RAS Precharge to CAS Active Time		t _{RPC}	TREHCEL	20	-	20	_	20	_	
Nibble Mode Read/Write Cycle Time		t _{NC}	TCEHCEH	60		70	_	90		
Nibble Mode Read-Write Cycle Time		t _{NRWC}	TCEHCEH	75		90	_	120	_	
Nibble Mode Access Time		tNCAC	TCELQV	_	25	_	30	_	40	
Nibble Mode CAS Pulse Width		tNCAS	TCELCEH	25		30	I -	40	I –	Π
Nibble Mode CAS Precharge Time		t _{NCP}	TCEHCEL	25	_	30		40	_	
Nibble Mode Read RAS Hold Time		^t NRRSH	TCELREH	25	_	30	_	40		
Nibble Mode Write RAS Hold Time		^t NWRSH	TCELREH	35		40		45		
Nibble Mode Write Command to CAS Lead Time		t _{NCWL}	TWLCEH	20	_	25	-	35		
Nibble Mode Write Command Set Up Time		t _{NWCS}	TWLCEL	0		0		0		
Nibble Mode CAS to W Delay		t _{NCWD}	TCELWL	15	_	20		30	_	
Refresh Counter Test Cycle Time	10	t _{RTC}	TRELREL	300	_	350	-	405	-	
Refresh Counter Test RAS Pulse Width	10	tTRAS	TRELREH	200	_	240		295	T	1

See Notes on following page.

^{*}These symbols are described in IEEE STD 662-1980: IEEE Standard Terminology for Semiconductor Memory.


Notes:

- An initial pause of 200 μs is required after power up followed by any 8 RAS cycles before proper device operation is achieved. (If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.)
- 2. Dynamic measurements assume $t_T = 5ns$.
- 3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 4. t_{RCD} is specified as a reference point only. If t_{RCD} ≤ t_{RCD} (max) the specified maximum value of t_{RAC} (max) can be met. If t_{RCD} > t_{RCD} (max) then t_{RAC} is increased by the amount that t_{RCD} exceeds t_{RCD} (max).
- 5. Assumes that $t_{RCD} \ge t_{RCD}$ (max).

- Measured with a load equivalent to 2 TTL loads and 100pF.
- 7. t_{BCD} (min) = t_{BAH} (min) + $2t_{T}$ ($t_{T} = 5ns$) + t_{ASC} (min).
- 8. t_{WCS}, t_{CWD} and t_{RWD} are non-restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t_{CWD} ≥ t_{CWD} (min) and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 10. Refresh counter test cycle only.

TIMING DIAGRAMS


READ CYCLE




MB8266A

TIMING DIAGRAMS (Continued)


WRITE CYCLE (EARLY WRITE)





READ-WRITE/READ-MODIFY-WRITE CYCLE




NIBBLE MODE READ CYCLE











"CAS-BEFORE-RAS" REFRESH CYCLE

Note: A, \overline{W} , D = Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



MB8266A

DESCRIPTION

Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8266A. Eight row-address bits are established on the input pins (A0 through A7) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be <u>stable on</u> or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode_or write mode is selected with the Winput. A logic high (1) on W dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MB8266A during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the Data In (D) register. In a write cycle, if <u>W</u> is brought low (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W must be delayed until CAS has made its negative_transition. Thus D is strobed by W, and set-up and hold times are referenced to W.

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after tRAC from transition of RAS when tRCD (max) is satisfied, or after tCAC from transition of CAS when the transition occurs after tRCD (max). Data remains valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 rowaddresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either

V_{IL} or V_{IH} is permitted for A₇. RASonly refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. RASonly refresh results in a substantial reduction in power dissipation.

Nibble Mode

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and 6 column addresses. The 2 column address bits (A3, A6) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "high" then "low" while RAS remains "low". Toggling CAS causes A6 and A3 to be incremented internally while all the other address bits are held constant thereby making the next nibble bit available for access. (See Table 1).

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, read, write, and readmodify-write operations may be performed in any desired combination.

CAS-before-RAS Refresh

CAS-before-RAS refreshing available on the MB8266A offers an alternate refresh method. If CAS is held "low" for the specified period (t_{FCS}) before RAS goes "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh

A Hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS ar

tive time. For the MB8266A, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh address as in a normal CAS before RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of <u>CAS</u>-before-RAS refresh operation, if CAS goes to "high" and goes to "low" again while RAS is held "low", the read and write operation are enabled. A memory cell can be addressed with 8 row address bits and 8 column address bits defined as follows:

- *A ROW ADDRESS—Bits A_0 through A_6 are defined by the refresh counter. The other bit A_7 is set "low" internally.
- *A COLUMN ADDRESS—All the bits A₀ through A₇ are defined by latching levels on A₀ through A₇ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure


The timing, as shown in the CASbefore RAS Counter Test Cycle, is used for all the following operations:

- (1) Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2) Write a test pattern of "low"s into the memory cells at a single column address and 128 row addresses.
- (3) Using a read-modify-write cycle, read the "low" written at the last operation (Step (2)) and write a new "high" in the same cycle. This cycle is repeated 128 times, and "high"s are written into the 128 memory cells.
- (4) Read the "high"s written at the last operation (Step (3)).
- (5) Compliment the test pattern and repeat steps (2), (3) and (4).

NIBBLE MODE ADDRESS SEQUENCE EXAMPLE


Sequence	Nibble Bit	Row Address	Column	Addr	ess	
				A ₃	A ₆	
RAS/CAS (normal mode)	1	10101010	101010	1	0	input addresses
toggle CAS (nibble mode)	2	10101010	101010	1	1)
toggle CAS (nibble mode)	3	10101010	101010	0	0	generated internally
toggle CAS (nibble mode)	4	10101010	101010	0	1	
toggle CAS (nibble mode)	1	10101010	101010	1	0	sequence repeats

CURRENT WAVEFORM ($V_{CC} = 5.5V$, TA = 25 °C)





MB8266A


TYPICAL CHARACTERISTICS CURVES





V_{CC}, SUPPLY VOLTAGE (V)



















STANDBY CURRENT VS SUPPLY VOLTAGE




STANDBY CURRENT vs AMBIENT TEMPERATURE




REFRESH CURRENT 1 vs CYCLE RATE





REFRESH CURRENT 1 vs SUPPLY VOLTAGE




REFRESH CURRENT 1 vs AMBIENT TEMPERATURE












REFRESH CURRENT 2 vs SUPPLY VOLTAGE




NIBBLE CURRENT




REFRESH CURRENT 2 vs CYCLE RATE




REFRESH CURRENT 2 vs AMBIENT TEMPERATURE









ADDRESS AND DATA INPUT VOLTAGE VS AMBIENT TEMPERATURE




RAS, CAS AND W INPUT VOLTAGE vs SUPPLY VOLTAGE




RAS, CAS AND W INPUT VOLTAGE




CURRENT WAVEFORM DURING POWER UP






100μs/Division

CURRENT WAVEFORM DURING POWER UP (ON MEMORY BOARD)






20μs/Division

100µs/Division

SUBSTRATE VOLTAGE vs SUPPLY VOLTAGE (DURING POWER UP)



FUJITSU

MB8281-12, MB8281-15 MOS 65,536 Bit Static Column Dynamic Random Access Memory

Description

The MB8281 is a 64K x 1 static column dynamic RAM. It features a static mode of operation in which very fast random access within the same a row is performed by simply changing the column address. In this mode the MB8281 operates like a static RAM.


The MB8281 design has been optimized for high performance applications such as word processing, fast buffer memory, graphics terminals, and peripheral storage devices where high speed access, low power dissipation, compact layout, and low cost are required.

The MB8281 has fully TTL compatible inputs and output. It operates on a single $+5~V\pm10\%$ power supply. An on-chip substrate bias generator provides high performance operation. The MB8281 contains on chip address input and data input latches.


The MB8281 is fabricated with Fujitsu's advanced silicon gate NMOS double layer polysilicon process. This process along with the use of single transistor storage cells permits maximum circuit density and minimum chip size. Multiplexed row and column addressing allows the MB8281 to be packaged in a standard 16-pin DIP.

Features

- Row Access Time 120 ns (MB8281-12) 150 ns (MB8281-15)
- Static Access Time 55 ns (MB8281-12) 70 ns (MB8281-15)
- Random Cycle Time 230 ns (MB8281-12) 260 ns (MB8281-15)
- Static Cycle Time 60 ns (MB8281-12) 75 ns (MB8281-15)
- Single +5 V Supply, ±10% tolerance
- Low Power
 Active 523 mW (max) at
 TSC = 60 ns
 Standby 33 mW (max)
 Static mode read/write
- Short read/write
- Edge triggered write
- Internal write period control
- Fast chip select output control ■ 2 ms/128 cycle refresh
- RAS-only refresh



MB8281 Block Diagram and Pin Assignment



MOS Memories

FUJITSU

■ MB81256-10, MB81256-12, MB81256-15

NMOS 262,144-Bit Dynamic Random Access Memory

Description

The Fujitsu MB81256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The MBB1256 features "page mode" which allows high speed random access of up to 512-bits within the same row. Additionally, the MB81256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. Multiplexed row and column address inputs permit the MB81256 to be housed in a Jedec standard 16-pin dual in-line package and 18-pad LCC.

The MB81256 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including dynamic sense amplifiers.

Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs are TTL compatible.

Features

- 262,144 x 1-bit organization
- Row Access Time/Cycle Time: MB81256-10

100 ns Max/210 ns Min. MB81256-12

120 ns Max/230 ns Min. MB81256-15

150 ns Max/260 ns Min.


- Low Power Dissipation: 314 mW max. (t_{RC} = 260 ns) 25 mW (Standby)
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible out-
- Common I/O capability using "Early Write" operation
- On-chip substrate bias generator

- Page Mode Capability
- Fast Read-Write Cycle, TRWC = TRC
- t_{AR}, t_{WCR}, t_{DHR}, t_{RWD} eliminated
- CAS-before-RAS on chip refresh
- Hidden CAS-before-RAS on-chip refresh
- RAS-only refresh
- 4 ms/256 cycle refresh
- Output unlatched at cycle end allows two dimensional chip select
- On-chip Address and Data-in latches
- Industry standard 16-pin package



MB81256-10 MB81256-12 MB81256-15

MB81256 Block Diagram and Pin Assignments



NOTE: The following IEEE Std. 662-1980 symbols are used in this data sheet: $D = Data In, \overline{W} = Write Enable, Q = Data Out.$

Absolute Maximum Ratings (See Note)

Rating		Symbol	Value	Unit
Voltage on Any Pin relative to V _{SS} Operating Temperature (ambient)		V _{IN} , V _{OUT} , V _{CC}	-1.0 to 7.0	٧
		T _{OP}	0 to 70	°C
Storage Temperature Gerdip Plastic		T _{STG}	-55 to +150 -55 to +125	°C
Power Dissipation		P _D	1.0	W
Short Circuit Output Current		I _{os}	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Recommended Operating Conditions

(Referenced to V_{SS})

		Value				
Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	٧	
	V_{SS}	0	0	0	V	0°C to +70°C (ambient)
Input High Voltage All Inputs	V _{IH}	2.4	_	6.5	V	
Input Low Voltage All Inputs	V _{IL}	-1.0	_	0.8	V	

FUJITSU

Capacitance (T_A = 25 °C)

		Value			
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ to A ₈ , D	C _{IN1}	_	_	7	pF
Input Capacitance RAS, CAS and W	C _{IN2}		_	10	pF
Output Capacitance Q	C _{OUT}		_	7	pF

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol		6-10 Max		56-12 Max	MB8124 Min	56-15 Max	Unit
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min.)	I _{CC1}	_	70	_	65	_	57	mA
STANDBY CURRENT Power Supply Current (RAS/CAS = V _{IH})	I _{CC2}	_	4.5	_	4.5	_	4.5	mA
REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS= V _{IH} ; t _{RC} = Min.)	I _{CC3}	_	60		55	_	50	mA
PAGE MODE CURRENT* Average Power Supply Current (RAS = V _{IL} , CAS cycling; t _{PC} = Min.)	I _{CC4}	_	35		30	_	25	mA
REFRESH CURRENT 2* Average Power Supply Current (CAS before RAS; t _{RC} = Min.)	I _{CC5}	_	65		60	_	55	mA
INPUT LEAKAGE CURRENT Any Input, $(V_{IN}=0V\ to\ 5.5V,\ V_{CC}=5.5V,\ V_{SS}=0V,$ all other pins not under test = 0V)	I _{IL}	-10	10	-10	10	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)	I _{OL}	- 10	10	-10	10	-10	10	μΑ
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	_	0.4	_	0.4	٧
OUTPUT LEVEL Output High Voltage (I _{OH} = -5.0 mA)	V _{OH}	2.4	_	2.4	_	2.4	_	V

 $\textbf{Note}^{\star}\text{: }I_{CC}\text{ is dependent on output loading and cycle rates. Specified values are obtained with the output open.}$

AC Characteristics

(Recommended operating conditions unless otherwise noted.)

		Symbol		MB8	1256-10	MB8	1256-12	MB81		
Parameter Not	es	Alternate	*Standard	Min	Max	Min	Max	Min Max		Unit
Time between Refresh		t _{REF}	TRVRV		4	_	4		4	ms
Random Read/Write Cycle Time		t _{RC}	TRELREL	210		230		260		ns
Read-Write Cycle Time		t _{RWC}	TRELREL	210		230		260	-	ns
Access Time from RAS (4),	(6)	t _{RAC}	TRELQV		100		120		150	ns
Access Time from CAS (5),		t _{CAC}	TCELQV	_	50	_	60	_	75	ns
Output Buffer Turn off Delay		t _{OFF}	TCEHQZ	0	25	0	25	0	30	ns
Transition Time		t _T	TT	3	50	3	50	3	50	ns
RAS Precharge Time		t _{RP}	TREHREL	90		100	_	100	*****	ns
RAS Pulse Width		t _{RAS}	TRELREH	110	100000	120	100000	150	100000	ns
RAS Hold Time		t _{RSH}	TCELREH	60	_	60		75		ns
CAS Pulse Width		t _{CAS}	TCELCEH	60	100000	60	100000	75	100000	ns
CAS Hold Time		t _{CSH}	TRELCEH	110		120	_	150		ns
RAS to CAS Delay Time (4),	(7)	t _{RCD}	TRELCEL	20	50	22	60	25	75	ns
CAS to RAS Set Up Time		t _{CRS}	TCEXREL	15		20	_	20	_	ns
Row Address Set Up Time		t _{ASR}	TAVREL	0	_	0	_	0	_	ns
Row Address Hold Time		t _{RAH}	TRELAX	10	_	12	_	15	_	ns
Column Address Set Up Time		t _{ASC}	TAVCEL	0	_	0	_	0	_	ns
Column Address Hold Time		t _{CAH}	TCELAX	15		20		25	_	ns
Read Command Set Up Time		t _{RCS}	TWHCEL	0	_	0	_	0	_	ns
Read Command Hold Time Referenced to CAS (10)	t _{RCH}	TCEHWX	0		0		0	_	ns
Read Command Hold Time Referenced to RAS (10)	t _{BBH}	TREHWX	20	_	20		20	_	ns
Write Command Set Up Time	(8)	t _{wcs}	TWLCEL	0		0		0	_	ns
Write Command Pulse Width		t _{WP}	TWLWH	15	_	20		25		ns
Write Command Hold Time		t _{wch}	TCELWH	15		20	_	25	_	ns
Write Command to RAS Lead Time		t _{RWL}	TWLREH	40	_	50	_	60		ns
Write Command to CAS Lead Time		t _{CWL}	TWLCEH	40		50	_	60	_	ns
Data In Set Up Time		t _{DS}	TDVCEL	0		0		0		ns
Data In Hold Time		t _{DH}	TCELDX	15	_	20	_	25	_	ns
CAS to W Delay	(8)	t _{CWD}	TCELWL	15	_	20	_	25	_	ns
Refresh Set Up Time for CAS Referenced to RA	S	t _{FCS}	TCELREL	20		25		30	_	ns
Refresh Hold Time for CAS Referenced to RAS		t _{FCH}	TRELCEX	20	_	25		30	_	ns
Page Mode Read/Write Cycle Time		t _{PC}	TCELCEL	100	_	120		150		ns
Page Mode Read-Write Cycle Time		t _{PRWC}	TCEHCEH	100	_	120		150	_	ns
Page Mode CAS Precharge Time		t _{CP}	TCEHCEL	40	_	50	_	65	_	ns
Refresh Counter Test RAS Pulse Width	(9)	t _{TRAS}	TRELREH	230	10000	265	10000	320	10000	ns
Refresh Counter Test Cycle Time	(9)	t _{RTC}	TRELREL	330		375		430	_	ns
RAS Precharge to CAS Active Time		t _{RPC}	TREHCEL	20		20		20	_	ns
Refresh Counter Test CAS Precharge Time	(9)	t _{CPT}	TCEHCEL	50		60		70	_	ns
CAS Precharge Time for CAS before RAS Refresh Cycle		t _{CPR}	TCEHCEL	20		25		30	-	ns

See Notes on following page.

Notes: *These symbols are described in IEEE STD. 662-1980: IEEE Standard terminology for semiconductor memory.

AC Characteristics, continued


Notes:

- - If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.
- 2. AC characteristics assume $t_T = 5$ ns.
- V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4. t_{RCD} is specified as a reference point only. If t_{RCD} ≤ t_{RCD} (Max.) the specified maximum value of t_{RAC} (Max.) can be met. If t_{RCD} > t_{RCD} (Max.) then t_{RAC} is increased by the amount that t_{RCD} exceeds t_{RCD} (Max.).
- 5. Assumes that $t_{\mbox{\scriptsize RCD}} > t_{\mbox{\scriptsize RCD}}$ (Max.).

- Measured with a load equivalent to 2 TTL loads and 100pF.
- 7. t_{RCD} (Min.) = t_{RAH} (Min.) + $2t_T$ + t_{ASC} (Min.).
- 8. t_{WCS} and t_{CWD} are non restrictive operating parameters, and are included in the data sheet as electrical characteristics only. If t_{WCS} > t_{WCS} (Min.), the cycle is an early write cycle, and the data out pin will remain open circuit (High Impedance) throughout the entire cycle. If t_{CWD} > t_{CWD} (Min.), the cycle is a readwrite cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
- 9. Test mode write cycle only.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.


Timing Diagrams

Read Cycle







Write Cycle (Early Write)




Read-Write/Read-Modify-Write Cycle




"RAS-Only" Refresh Cycle NOTE: CAS = V_{IH}, W, D = Don't Care




Page Mode Read Cycle




Page Mode Write Cycle




Hidden Refresh Cycle




"CAS-Before-RAS" Refresh Cycle NOTE: A, \overline{W} , D = Don't Care



Page Mode Read-Write Cycle



"CAS-Before-RAS" Refresh Counter Test Cycle



Description

Simplified Timing Requirement The MB81256 has improved circuitry that eases timing requirements for high speed access operations. The MB81256 can operate under the condition of t_{RCD} (max) = t_{CAC} , thus providing optimal timing for address multiplexing. In addition, the MB81256 has minimal hold times for Addresses (t_{CAH}), Write-Enable (t_{WCH}) and Data-in (t_{DH}). The MB81256 provides higher throughput in inter-leaved memory system applications. Fujitsu has made the timing requirements that are referenced to RAS nonrestrictive and deleted them from the data sheet. These include t_{AR}, t_{WCR}, t_{DHR} and t_{RWD}. As a result, the hold times of the Column Address, D and W as well as t_{CWD} (CAS to W Delay) are not restricted by

Fast Read-Write Cycle

The MB81256 has a fast readmodify-write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of W when CAS goes "low". When W is "low' during a CAS transition to "low", the MB81256 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. When W goes "low", after t_{CWD} following a CAS transition to "low", the MB81256 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D is written into the cell selected. Therefore, a very fast read-write cycle $(t_{RWC} = t_{RC})$ is possible with the MB81256.

Address Inputs

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB81256. Nine row-address bits are established on the input pins (A₀ through A₀) and are latched with the Row Address Strobe (RAS). Nine column address bits are established on the input pins and latched with the

Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold/Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

Write Enable

The read or write mode is selected with the \overline{W} input. A logic "high" on \overline{W} dictates read mode. A logic "low" dictates write mode. The data input is disabled when the read mode is selected.

Data Input

Data is written into the MB81256 during a write or read-write cycle. The last falling edge of \overline{W} or \overline{CAS} is a strobe for the data-in (D) register. In a write cycle, if \overline{W} is brought "low" (write mode) before \overline{CAS} , D is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{W} will be delayed until \overline{CAS} has made its negative transition. Thus D is strobed by \overline{W} , and set-up and hold times are referenced to \overline{W} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until CAS is brought "low". In a read cycle, or a read-write cycle, the output is valid after trac from transition of RAS when t_{RCD(max)} is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after t_{RCD(max)}. Data remains valid until CAS is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Page Mode

Page mode operation permits strobing the row address into the MB81256 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row

address doesn't change. Thus, the power dissipated by the negative going edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

RAS-Only Refresh

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-adresses ~ A₇) at least every 4 ms. $(A_0 \sim A_7)$ at least every + 1110. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought "low". Strobing each of the 256 row-addresses (A0 ~ A7) with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

CAS-before-RAS Refresh CAS-before-RAS refreshing available on the MB81256 offers an alternate refresh method. If CAS is held "low" for the specified period (t_{FCS}) before RAS goes to "low", onchip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CASbefore-RAS refresh operation.

Hidden Refresh

A hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS active time. For the MB81256, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh addresses as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before-RAS refresh operation, if CAS goes to "high" and then goes to "low" again while RAS is held "low", the read and write operation are enabled.

This is shown in the CASbefore-RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

A ROW ADDRESS Bits $\rm A_0$ through $\rm A_7$ are defined by the refresh counter. The other bit $\rm A_8$ is set "high" internally.

A COLUMN ADDRESS All the bits A_0 through A_8 are defined by latching levels on A_0 through A_8 at the second falling edge of \overline{CAS} .

Suggested CAS-before-RAS Counter Test Procedure The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for all the

following operations:

- (1). Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2). Write a test pattern of "low"s into memory cells at a single column address and 256 row address.
- (3). Using a read-modify-write cycle, read the "low" written at the last operation (Step 2) and write a new "high" in the same cycle. This cycle is repeated 256 times, and "high"s are written into the 256 memory cells.
- (4). Read the "high"s written at the last operation (Step 3).

(5). Complement the test pattern and repeat steps (2), (3) and (4).

Preliminary

MOS Memories

FUJITSU

■ MB81257-10, MB81257-12, MB81257-15

NMOS 262,144-Bit Dynamic Random Access Memory With Nibble Mode

Description

The Fujitsu MB81257 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The MB81257 features "nibble mode" which allows high speed serial access of up to four bits of data. Additionally, the MB81257 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability that is an upward compatible version of the MB8266A. Multiplexed row and column address inputs permit the MB81257 to be housed in a Jedec standard 16-pin dual inline package and 18-pad LCC.

The MB81257 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including dynamic sense amplifiers.

Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs are TTL compatible.

Features


- 262,144 x 1-bit organization
- Row Access Time/Cycle Time: MB81257-10 100 ns Max/ 210 ns Min.

MB81257-12 120 ns Max/ 230 ns Min. MB81257-15 150 ns Max/

MB81257-15 150 ns Max/ 260 ns Min.


- Low Power Dissipation: 314 mW max. (t_{RC} = 260 ns) 25 mW (Standby)
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- Common I/O capability using "Early Write" operation
- On-chip substrate bias generator


- Nibble mode capability for faster access
 - Fast Read-Write Cycle, TRWC = TRC
- t_{AR} t_{WCR}, t_{DHR}, t_{RWD} eliminated
 CAS-before RAS on chip refresh
- Hidden CAS before-RAS onchip refresh
- RAS-only refresh
- Refresh 4 ms/256 cycles
- Output unlatched at cycle end allows two dimensional chip select
- On-chip Address and Data-in latches
- Industry standard 16-pin package




MB81257-10 MB81257-12 MB81257-15

MB81257 Block Diagram and Pin Assignments





*: A₈ (Pin 1) is Assigned for Nibble (4-bit) Address.



NOTE: The following IEEE Std. 662-1980 symbols are used in this data sheet: D = Data In, \overline{W} = Write Enable, Q = Data Out.

Absolute Maximum Ratings (See Note)

Rating		Symbol	Value	Unit
Voltage on Any Pin rela	age on Any Pin relative to V _{SS}		-1.0 to 7.0	٧
Operating Temperature	(ambient)	T _{OP}	0 to 70	°C
Storage Temperature	Cerdip Plastic	T _{STG}	-55 to +150 -55 to +125	°C
Power Dissipation		P _D	1.0	W
Short Circuit Output Cu	rrent	I _{os}	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Recommended Operating Conditions

(Referenced to V_{SS})

		Value						
Parameter	Symbol	Min	Min Typ Max		Unit	Operating Temperature		
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧			
Supply Voltage	∇_{ss}	0	0	0	7	0°C to +70°C ambient		
Input High Voltage All Inputs	V _{IH}	2.4		6.5	٧			
Input Low Voltage Ali Inputs	V _{IL}	-1.0		8.0	٧			

FUJITSU

Capacitance (T_A = 25 °C)

		Value			
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ to A ₈ , D	C _{IN1}	_	_	7	pF
Input Capacitance RAS, CAS and W	C _{IN2}		_	10	pF
Output Capacitance Q	C _{OUT}	_		7	pF

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB8125 Min	7-10 Max	MB8125 Min	7-12 Max			Unit
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min.)	I _{CC1}	_	70	_	65	_	57	mA
STANDBY CURRENT Power Supply Current (RAS/CAS = V _{IH})	I _{CC2}	_	4.5	_	4.5	_	4.5	mA
REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS = V _{IH} ; t _{RC} = Min.)	I _{CC3}		60	_	55		50	mA
NIBBLE MODE CURRENT* Average Power Supply Current (RAS = V _{IL} , CAS cycling; t _{NC} = Min.)	I _{CC4}	_	22	_	20	_	18	mA
REFRESH CURRENT 2* Average Power Supply Current (CAS before RAS; t _{RC} = Min.)	I _{CC5}	_	65	_	60	_	55	mA
INPUT LEAKAGE CURRENT Any Input, $(V_{IN}=0V\ to\ 5.5V,\ V_{CC}=5.5V,\ V_{SS}=0V,$ all other pins not under test = 0V)	I _{IL}	-10	10	-10	10	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)	I _{OL}	-10	10	- 10	10	-10	10	μΑ
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	_	0.4	_	0.4	_	0.4	٧
OUTPUT LEVEL Output High Voltage (I _{OH} = -5.0 mA)	V _{OH}	2.4		2.4		2.4		V

 $\textbf{Note*:} \ \textbf{I}_{\textbf{CC}} \ \text{is dependent on output loading and cycle rates. Specified values are obtained with the output open.}$

AC Characteristics (Recommended operating conditions unless otherwise noted.)

	Symbol MB81257-1		1257-10	MB8	1257-12	MB8	1257-15			
Parameter No.	tes	Alternate	*Standard	Min	Max	Min	Max	Min	Max	Unit
Time between Refresh		t _{REF}	TRVRV		4	_	4	_	4	ms
Random Read/Write Cycle Time		t _{RC}	TRELREL	210		230		260	_	ns
Read-Write Cycle Time		t _{RWC}	TRELREL	210		230	_	260	_	ns
Access Time from RAS (4), (6)	t _{RAC}	TRELQV	_	100	_	120		150	ns
Access Time from CAS (5), (6)	t _{CAC}	TCELQV		50		60		75	ns
Output Buffer Turn off Delay		toff	TCEHQZ	0	25	Ó	25	0	30	ns
Transition Time		t _T	Π	3	50	3	50	3	50	ns
RAS Precharge Time		t _{RP}	TREHREL	90		100		100		ns
RAS Pulse Width		t _{RAS}	TRELREH	110	100000	120	100000	150	100000	ns
RAS Hold Time		t _{RSH}	TCELREH	60		60		75		ns
CAS Pulse Width		t _{CAS}	TCELCEH	60	100000	60	100000	75	100000	ns
CAS Hold Time		t _{CSH}	TRELCEH	110		120		150		ns
RAS to CAS Delay Time (4), (7)	t _{RCD}	TRELCEL	20	50	22	60	25	75	ns
CAS to RAS Set Up Time		t _{CRS}	TCEHREL	15		20		20		ns
Row Address Set Up Time		t _{ASR}	TAVREL	0		0		0		ns
Row Address Hold Time		t _{RAH}	TRELAX	10		12		15		ns
Column Address Set Up Time		tasc	TAVCEL	0		0		0		ns
Column Address Hold Time		t _{CAH}	TCELAX	15		20	_	25		ns
Read Command Set Up Time		t _{RCS}	TWHCEL	0		0		0		ns
Read Command Hold Time Referenced to CAS	(10)	t _{RCH}	TCEHWX	0		0		0	_	ns
Read Command Hold Time Referenced to RAS	(10)	t _{RRH}	TREHWX	20		20		20		ns
Write Command Set Up Time	(8)	twcs	TWLCEL	0		0		0		ns
Write Command Pulse Width		t _{WP}	TWLWH	15	-	20		25		ns
Write Command Hold Time		twch	TCELWH	15		20		25		ns
Write Command to RAS Lead Time		t _{RWL}	TWLREH	40		50		60		ns
Write Command to CAS Lead Time		t _{CWL}	TWLCEH	20		30		40		ns
Data In Set Up Time		t _{DS}	TDVCEL	0		0		0		ns
Data In Hold Time		t _{DH}	TCELDX	15		20		25		ns
CAS to W Delay	(8)	t _{CWD}	TCELWL	15		20		25		ns
Refresh Set Up Time for CAS Referenced to R.	ĀŠ	t _{FCS}	TCELREL	20		25		30		ns
Refresh Hold Time for CAS Referenced to RAS	5	t _{FCH}	TRELCEX	20		25		30		ns
Nibble Mode Read-Write Cycle Time		t _{NRWC}	TCEHCEH	50		65		80		ns
Nibble Mode Read/Write Cycle Time		t _{NC}	TCEHCEH	50		65		80		ns
Nibble Mode Access Time		t _{NCAC}	TCELQV		20		30		40	ns
Nibble Mode CAS Pulse Width		t _{NCAS}	TCELCEH	20	_	30		40		ns
Nibble Mode CAS Precharge Time		t _{NCP}	TCEHCEL	20		25		30		ns
Nibble Mode Read RAS Hold Time		t _{NRRSH}	TCELREH	20		30		40	_	ns
Nibble Mode CAS Hold Time Referenced to RA	AS	t _{RNH}	TREHÇEL	20	_	20		20		ns
Nibble Mode Write RAS Hold Time		t _{NWRSH}	TCELREH	40		50	_	60		ns
Refresh Counter Test Cycle Time	(9)	t _{RTC}	TRELREL	330		375	-	430		ns
Refresh Counter Test CAS Precharge Time	(9)	t _{CPT}	TCEHCEL	50	*****	60		70		ns
Refresh Counter Test RAS Pulse Width	(9)	t _{TRAS}	TRELREH	230	10000	265	10000	320	10000	ns
RAS Precharge to CAS Active Time	(5)	t _{RPC}	TREHCEL	20	_	203		20	_	ns
CAS Precharge Time for CAS before RAS Refresh Cycle		t _{CPR}	TCEHCEL	20		25	_	30		ns

See Notes on following page.

 $^{^{\}star}$ These symbols are described in IEEE STD. 662-1980: IEEE Standard terminology for semiconductor memory.

AC Characteristics

Notes:

- An initial pause of 200µs is required after power up, followed by any 8 RAS cycles, before proper device operation is achieved. If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.
- 2. AC characteristics assume $t_T = 5$ ns.
- 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II} .
- 4. t_{RCD} is specified as a reference point only. If $t_{RCD} \leq t_{RCD}$ (Max.) the specified maximum value of t_{RAC} (Max.) can be met. If $t_{RCD} > t_{RCD}$ (Max.) then t_{RAC} is increased by the amount that t_{RCD} exceeds t_{RCD} (Max.).
- 5. Assumes that $t_{RCD} > t_{RCD}$ (Max.).


- Measured with a load equivalent to 2 TTL loads and 100pF.
- 7. t_{RCD} (Min.) = t_{RAH} (Min.) + $2t_T + t_{ASC}$ (Min.).
- 8. t_{WCS} and t_{CWD} are non restrictive operating parameters, and are included in the data sheet as electrical characteristics only. If t_{WCS} > t_{WCS} (Min.), the cycle is an early write cycle, and the data out pin will remain open circuit (High Impedance) throughout the entire cycle.

If $t_{CWD} > t_{CWD}$ (Min.), the cycle is a readwrite cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.


- 9. Test mode cycle only.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

Timing Diagrams


Read Cycle




Write Cycle (Early Write)




Read-Write/Read-Modify-Write Cycle




"RAS-Only" Refresh Cycle NOTE: CAS = V_{IH}, W, D = Don't Care




Hidden Refresh Cycle




"CAS-Before-RAS" Refresh Cycle NOTE: Address, \overline{W} , D = Don't Care



Nibble Mode Read Cycle




Nibble Mode Write Cycle




Don't Care

Nibble Mode Read-Write Cycle



"CAS-Before-RAS" Refresh Counter Test Cycle



Description

Simplified Timing Requirement The MB81257 has improved circuitry that eases timing requirements for high speed access operations. The MB81257 can operate under the condition of t_{RCD} (max) = t_{CAC} , thus providing optimal timing for address multiplexing. In addition, the MB81257 has minimal hold times for Addresses (t_{CAH}), Write-Enable (t_{WCH}) and Data-in (t_{DH}). The MB81257 provides higher throughput in interleaved memory system applications. Fujitsu has made the timing requirements that are referenced to RAS non-restrictive and deleted them from the data sheet. These include tAR, tWCR, t_{DHR} and t_{RWD}. As a result, the hold times of the Column Address, D and W as well as town (CAS to W Delay) are not restricted by t_{BCD}.

Fast Read-Write Cycle

The MB81257 has a fast readmodify-write cycle which is achieved by precise control of the three state output buffer as well as by the simplified timings described in the previous section. The output buffer is contro<u>lled</u> by the state of W when CAS goes "low". When W is "low" during a CAS transition to "low", the MB81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. When W goes <u>"lów</u>", after t_{CWD} following a CAS transition to "low", the MB81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D is written into the cell selected. Therefore, a very fast read-write cycle ($t_{RWC} = t_{RC}$) is possible with the MB81257.

Address Inputs

A total of eighteen binary input

address bits are required to decode any 1 of 262,144 cell locations within the MB81257. Nine row address bits are established on the input pins (An through As) and are latched with the Row Address Strobe (RAS). Nine column address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold/Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

Write Enable

The read or write mode is selected with the W input. A logic "high" on W dictates read mode. A logic "low" dictates write mode. The data input is disabled when the read mode is selected.

Data Input

Data is written into the MB81257 during a write or readwrite cycle. The last falling edge of \overline{W} or \overline{CAS} is a strobe for the Data-in (D) register. In a write cycle, if \overline{W} is brought "low" (write mode) before \overline{CAS} , D is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a readwrite cycle, \overline{W} will be delayed until \overline{CAS} has made its negative transition. Thus D is strobed by \overline{W} , and set-up and hold times are referenced to \overline{W} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high

impedance state until $\overline{\text{CAS}}$ is brought "low". In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of $\overline{\text{RAS}}$ when $t_{\text{RCD}(\text{max})}$ is satisfied, or after t_{CAC} from transition of $\overline{\text{CAS}}$ when the transition occurs after $t_{\text{RCD}(\text{max})}$ Data remains valid until $\overline{\text{CAS}}$ is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Nibble Mode

Nibble mode allows high speed serial read, write or readmodify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA8, RA8) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "high" then "low" while RAS remains "low". Toggling CAS causes RA₈ and CA₈ to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See table I below).

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, the three-state control of the D_{OUT} pin is determined by the first normal access cycle.

The data output is controlled

Table 1 Nibble Mode Address Sequence Example

Sequence	Nibble Bit	RA ₈	Row Address	CA ₈	Column Address	Comments
RAS/CAS (normal mode)	1	0	10101010	0	10101010	input addresses
toggle CAS (nibble mode)	2	1	10101010	0	10101010	
toggle CAS (nibble mode)	3	0	10101010	1	10101010	generated internally
toggle CAS (nibble mode)	4	1	10101010	1	10101010	
toggle CAS (nibble mode)	1	0	10101010	0	10101010	sequence repeats

Description, continued

only by the W state referenced at the CAS negative transition of the normal cycle (first nibble bit). That is, when t_{WCS} > t_{WCS}(min.) is met, the data output will remain open circuit throughout the succeeding nibble cycle regardless of the W state. When $t_{CWD} > t_{CWD}$ (min.) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the W state. The write operation is done during the period in which the W and CAS clocks are low. Therefore. the write operation can be performed bit by bit during each nibble operation regardless of the timing conditions of W (t_{WCS} and t_{CWD}) during the nor-mal cycle (first nibble bit). (See table II and Figure 2 below).

RAS-Only Refresh

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-adresses (A₀~A₇) at least every 4 ms. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought "low". Strobing each of the 256 row-addresses (A₀~A₇) with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

CAS-before-RAS Refresh
CAS-before-RAS refreshing
available on the MB81257 offers
an alternate refresh method. If
CAS is held "low" for the
specified period (t_{FCS}) before
RAS goes to "low", on-chip
refresh control clock generators
and the refresh address counter
are enabled, and an internal
refresh operation takes place.

After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh

A hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS active time. For the MB81257, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh addresses as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before RAS refresh operation, if CAS goes to "high" and then goes to "low" again while RAS is held "low", the read and write operation are enabled.

This is shown in the CASbefore-RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

A ROW ADDRESS

Bits ${\rm A_0}$ through ${\rm A_7}$ are defined by the refresh counter. The other bit ${\rm A_8}$ is set "high" internally.

A COLUMN ADDRESS

All the bits A_0 through A_8 are defined by latching levels on A_0 through A_8 at the second falling edge of \overline{CAS} .


Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for all the following operations:

- (1). Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2). Write a test pattern of "low"s into memory cells at a single column address and 256 row address.
- (3). Using a read-modify-write cycle, read the "low" written at the last operation (Step (2)) and write a new "high" in the same cycle. This cycle is repeated 256 times, and "high"s are written into the 256 memory cells.
- (4). Read the "high"s written at the last operation (Step 3).
- (5). Complement the test pattern and repeat steps (2), (3) and (4).

Figure 2 Nibble Mode

1) In this case the first nibble cycle is an Early Write cycle.



2) In this case the first nibble cycle is a delayed write (Read-Write) cycle.




Table 2 Functional Truth Table

RAS	CAS	WE	D _{IN}	D _{OUT}	Read	Write	Refresh	Note
Н	Н	Don't Care	Don't Care	High-Z	No	No	No	Standby.
_	L	Н	Don't Care	Valid Data	Yes	No	Yes	Read.
_	L	L '	Valid Data	High-Z	No	Yes	Yes	Early Write t _{WCS} ≥ t _{WCS} (min).
L	L	L	Valid Data	Valid Data	Yes	Yes	Yes	Delayed Write or Read-Write t _{CWD} ≥ t _{CWD} (min).
L	Н	Don't Care	Don't Care	High-Z	No	No	Yes	RAS Only Refresh.
-	L	Don't Care	Don't Care	Valid Data	No	No	Yes	CAS-before-RAS Refresh. Valid data selected at previous Read or Read-Write cycle is held.
Н	L	Don't Care	Don't Care	High-Z	No	No	No	CAS disturb.

FUJITSU

MB81416-10 MB81416-12 MB81416-15

16,384 WORD BY 4-BIT NMOS DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB81416 is a fully decoded, dynamic NMOS random access memory organized as 16384 words by 4-bits. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB81416 to be housed in a standard 18-pin DIP that is compatible with the JEDEC approved pinout. Greater refresh versatility is provided by a new CAS before RAS on-chip refresh capability. The MB81416 also features "page mode"


which allows high speed random access of up to 64 nibble wide words within the same row address.

The MB81416 is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are non-critical, and the power supply tolerance is very wide. All inputs and outputs are TTL compatible.

PRELIMINARY Note: This is not a final specification

Some parametric limits are subject to change



PLASTIC PACKAGE DIP-18P-M01




CERDIP PACKAGE DIP-18C-C01

FEATURES


- · Organized as 16384 words by 4-bits
- Row Access Time/Cycle Time: MB81416-10 100nsec max/200 min. MB81416-12 120nsec max/230 min. MB81416-15 150nsec max/260 min.
- Low Active Power (t_{BC} = min) MB81416-10 303mW (max.) MB81416-12 275mW (max.) MB81416-15 248mW (max.) All devices 25mW standby
- Single +5V ±10% Power Supply
- CAS before RAS Refresh
- RAS Only Refresh
- Hidden CAS before RAS Refresh

- 2ms/128 cycle Refresh (A₀~A₆)
- Read-Modify-Write Capability
- Page Mode Capability for faster access
- · Output unlatched at cycle end
- Early Write or Output Enable controls output buffer impedance
- On Chip Address and Data-In latches
- Standard 18-pin DIP
- All Inputs TTL Compatible, low capacitive load
- Three-State TTL Compatible Outputs
- On-chip Substrate Bias Generator

MB81416 BLOCK DIAGRAM



PIN ASSIGNMENTS



NOTE: The following IEEE Std. 662-1980 Symbols are used in this data sheet: DQ = Data I/O, \overline{G} = Output Enable and \overline{W} = Write Enable.

PRELIMINARY

Note: This is not a final specification.

Some parametric limits are subject to change

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Rating		Symbol		Value	Unit
Voltage on any pin rela	tive to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	٧		
Voltage on V _{CC} supply	relative to V _{SS}	V _{CC}	-1 to +7	V		
Storage Temperature	Ceramic	T	-55 to +150			
Storage reinperature	Plastic	T _{STG}	-55 to +125	°C		
Power Dissipation		P _D	1.0	W		
Short Circuit Output Current			50	mA		

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

CAPACITANCE $(T_A = 25 ^{\circ}C)$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ ,	C _{IN1}	_	5	pF
Input Capacitance RAS, CAS, W, G	C _{IN2}	_	8	pF
Output Capacitance DQ ₁ ~ DQ ₄	C _D	_	7	pF

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

	\							
Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature		
Supply Voltage	V _{CC}	4.5	5.0	5.5	٧			
	V _{SS}	0	0	0	V			
Input High Voltage	V _{IH}	2.4	_	6.5	V	0°C to +70°C		
Input Low Voltage, all inputs except DQ	V _{IL}	-2.0		0.8	V			
Input Low Voltage, DQ	V _{ILD} *	- 1.0	_	0.8	V			

^{*}The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20ns at the -1.5V level.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB81416-10 MB81416-12 MB81416-15	I _{CC1}		55 50 45	mA
STANDBY CURRENT Power supply current (RAS = CAS = V _{IH})		l _{CC2}		4.5	mA
REFRESH CURRENT1* Average power supply current (CAS = V _{IH} , RAS cycling; t _{RC} = min)	MB81416-10 MB81416-12 MB81416-15	l _{CC3}		38 35 32	mA
PAGE MODE CURRENT Average power supply current (RAS = V _{IL} , CAS cycling; t _{PC} = min)	Average power supply current MB81416-12			38 35 32	mA
REFRESH CURRENT 2* Average power supply current (RAS cycling, CAS before RAS)	RESH CURRENT 2* age power supply current MB81416-10 MR81416-12			42 38 35	mA
INPUT LEAKAGE CURRENT Input leakage current, any input $(0 \le V_{IN} \le 5.5V, V_{CC} = 5.5V, V_{SS} = 0V, all other pins not under test = 0V)$		lıL	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$)		loL	-10	10	μΑ
OUTPUT LEVELS Output high voltage ($I_{OH} = -5mA$) Output low voltage ($I_{OL} = 4.2mA$)		V _{OH} V _{OL}	2.4	0.4	V

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is dependent on input low voltage level V_{ILD} , $V_{ILD} > -0.5V$.

MB81416-10/MB81416-12/MB81416-15

PRELIMINARY

Note: This is not a final specification. Some parametric limits are subject to change.

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter Notes	Symbol Alternate *Standard		MB81416-10		MB81416-12		MB81416-15		11
Parameter Notes			Min	Max	Min	Max	Min	Max	Unit
Time between Refresh	t _{REF}	TRVRV	_	2	_	2	_	2	ms
Random Read/Write Cycle Time	t _{RC}	TRELREL	200		230	_	260	_	ns
Read-Write Cycle Time	tRWC	TRELREL	290		330	_	375	_	ns
Access Time from RAS (4), (6)	tRAC	TRELQV	_	100	_	120	_	150	ns
Access Time from CAS (5), (6)	tCAC	TCELQV		50		60	_	75	ns
Output Buffer Turn Off Delay	toff	TCEHQZ	0	30	0	35	0	40	ns
Transition Time	t _T	π	3	50	3	50	3	50	ns
RAS Precharge Time	t _{RP}	TREHREL	90	_	100	_	100	_	ns
RAS Pulse Width	t _{RAS}	TRELREH	100	10000	120	10000	150	10000	ns
RAS Hold Time	t _{RSH}	TCELREH	50	_	60		75	_	ns
CAS Precharge Time (Page Mode only)	t _{CP}	TCEHCEL	45	_	50	_	60		ns
CAS Precharge Time (All cycles except page mode)	t _{CPN}	TCEHCEL	40	_	45		55	_	ns
CAS Pulse Width	t _{CAS}	TCELCEH	50	10000	60	10000	75	10000	ns
CAS Hold Time	tcsH	TRELCEH	100	·-	120	_	150		ns
RAS to CAS Delay Time (4), (7)	t _{RCD}	TRELCEL	20	50	20	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	TCEHREL	20	_	25	. —	30	_	ns
Row Address Set Up Time	tASR	TAVREL	0		0		0	_	ns
Row Address Hold Time	t _{RAH}	TRELAX	10	_	10	_	15	_	ns
Column Address Set Up Time	tASC	TAVCEL	0	_	0	_	0	_	ns
Column Address Hold Time	tCAH	TCELAX	15	_	15		20	_	ns
Read Command Set Up Time	t _{RCS}	TWHCEL	0	_	0	_	0	_	ns
Read Command Hold Time Referenced to RAS (9)	t _{RRH}	TREHWX	20	_	20	_	20	_	ns
Read Command Hold Time Referenced to CAS (9)	t _{RCH}	TCEHWX	0		0	_	0	_	ns
Write Command Set Up Time	twcs	TWLCEL	-5	_	-5		-5	_	ns
Write Command Hold Time	twch	TCELWH	20	_	25	_	30		ns
Write Command Pulse Width	t _{WP}	TWLWH	20	_	25	-	30		ns
Write Command to RAS Lead Time	tRWL	TWLREH	45		50	-	60	_	ns
Write Command to CAS Lead Time	tcwL	TWLCEH	45	_	50	-	60	_	ns
Data In Set Up Time	t _{DS}	TDVCEL	0	_	0	_	0	_	ns
Data In Hold Time	t _{DH}	TCELDX	20	_	25		30		ns
CAS to W Delay (8)	t _{CWD}	TCELWL	85	_	100	_	120	_	ns
RAS to W Delay (8)	t _{RWD}	TRELWL	135	_	160	_	195	_	ns
Access Time from G	t _{OEA}	TGLQV	_	25	_	30		40	ns
G to Data in Delay Time	t _{OED}	TGHDV	30	_	35		40	_	ns
G Hold Time Referenced to W	t _{OEH}	TWLGL	0		0	_	0	_	ns
Output Buffer Turn Off Delay from G	tOEZ	TGHQZ	0	30	0	35	0	40	ns
Page Mode Cycle Time	t _{PC}	TCELCEL	105		120		145	<u> </u>	ns
Page Mode Read-Write Cycle Time	t _{PRWC}	TCEHCEH	180		205		240		ns
CAS Set Up Time Referenced to RAS (CAS before RAS Refresh)	t _{FCS}	TCELREL	20	_	25	_	30	_	ns
CAS Hold Time Referenced to RAS (CAS before RAS Refresh)	t _{FCH}	TRELCEH	20	_	25	_	30	_	ns
RAS Precharge to CAS Active Time	t _{RPC}	TREHCEL	20	_	20		20	_	ns
Refresh Counter Test RAS Pulse Width (10)	tTRAS	TRELREH	280	_	325	_	390	I –	ns
Refresh Counter Test Cycle Time (10)	tRTC	TRELREL	380	_	435	_	500	-	ns
G to RAS Inactive Setup Time	t _{OES}	TGLREH	0	_	0	_	0	T =	ns
Data in to CAS Delay Time (11)	tDZC	TDXCEL	0		0	_	0	<u> </u>	ns
Data in to G Delay Time (11)	t _{DZO}	TDXGL	0		0	_	0	 	ns
CAS Precharge Time (CAS before RAS cycle)	t _{CPR}	TCEHCEL	25	_	30	_	30	<u> </u>	ns

Notes: See notes on next page

^{*}These symbols are described in IEEE Std. 662-1980: IEEE Standard Terminology for Semiconductor Memory.

PRELIMINARY

Note: This is not a final specification.

Notes:


- An initial pause of 200 μs is required after power up, followed by any 8 RAS cycles, before proper operation is achieved. If the internal refresh counter is to be effective, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2. AC measurements assume $t_T = 5$ ns.
- 3. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min.) and V_{IL} (max.).
- t_{RCD} is specified as a reference point only. If t_{RCD} ≤ t_{RCD} (max.) the specified maximum value of t_{RAC} (max.) can be met. If t_{RCD} > t_{RCD} (max.) then t_{RAC} is increased by the amount that t_{RCD} exceeds t_{RCD} (max.).
- 5. Assumes that $t_{RCD} \ge t_{RCD}$ (max.).

MB81416-10/MB81416-12/MB81416-15

- 6. Measured with a load equivalent to 2 TTL loads and 100pF.
- 7. t_{RCD} (min.) = t_{RAH} (min.) + $2t_T + t_{ASC}$ (min.): $t_T = 5$ ns.
- 8. t_{WCS}, t_{CWD} and t_{RWD} are non-restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min.) and t_{RWD} ≥ t_{RWD} (min.), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
- 9. Either t_{BBH} or t_{BCH} must be satisfied for a read cycle.
- 10. Refresh counter test cycle only.
- 11. Either t_{DZC} or t_{DZO} must be satisfied for all cycles.


READ CYCLE tRAS RAS v_{IL} tcsH tRSH t_{RCD} ·tcas tCAS ViH CAS v_{IL} tASC **t**ASR ^tRAH ^tCAH v_{iH} ROW ADDRESS COLUMN ADDRESS t_{RRH} tecs TROP VIH W tCAC toff **t**RAC DATA v_{OH} VALID HIGH-Z HIGH-Z v_{oL} DATA OUT (OUT) t_{DZC} t_{OE}A v_{OH} DATA v_{ol} (IN) tozo toED-Ğ

WRITE CYCLE (Early Write)




WRITE CYCLE

(Output Enable Controlled)




Note 1: When town is satisfied and \overline{G} is low (Delayed-Write Cycle), the data out will be "VALID". But when town is not satisfied, the data out will be "INVALID".

READ-MODIFY-WRITE CYCLE




Note: This is not a final specification.

PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE (G = Don't Care)



Don't Care


Note: This is not a final specification.

PAGE MODE READ-WRITE CYCLE



RAS ONLY REFRESH CYCLE

NOTE: $\overline{CAS} = V_{IH}$; A₇, \overline{W} , \overline{G} , = Don't Care




PRELIMINARY

Note: This is not a final specification.


Some parametric limits are subject to change

CAS-BEFORE-RAS REFRESH CYCLE

NOTE: A, \overline{W} , \overline{G} = Don't Care




HIDDEN REFRESH CYCLE



Note: This is not a final specification.

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



Note 1: When t_{CWD} is satisfied and \overline{G} is low (Delayed-Write Cycle), the data out will be "VALID". But when t_{CWD} is not satisfied, the data out will be "INVALID".

PRELIMINARY

Note: This is not a final specification.

DESCRIPTION

Address Inputs

A total of 14 binary input address bits are needed to decode any one of 16,384 nibble wide words from the MB81416's 65.536 memory cells. Addressing a Random 4-bit word is initiated by establishing 8 row address bits on the address input pins. (An through A₇), and after they are stable. latching these address bits with the falling edge of the Row Address Strobe (RAS). Then 6 column address bits are established on the address input pins A1 through A6. After the addresses are stable, they are latched with the falling edge of the Column Address Strobe (CAS). Address timing is made non-critical by the MB81416's "gated CAS" circuitry which automatically inhibits CAS until the Row Address Hold time (tRAH) has been satisfied and the address inputs have changed from row to column addrassas

Data Input/Output

The MB81416 has 4 common I/O pins (DQ₁, DQ₂, DQ₃, and DQ₄). Read or write modes are selected with the write enable pin (W). An output enable pin (G) controls the state of the output buffers making delayed write and read-modify-write cycles possible. The DQ pins provide TTL compatible inputs and three-state TTL compatible outputs with a fan-out of two standard TTL loads. Data-out has the same polarity as data-in.

Write Enable

The read mode or write modes are determined by the state of the write enable pin (\overline{W}) . A logic high on \overline{W} selects the read mode and a logic low on \overline{W} selects the write mode. When \overline{W} is high (read mode), the data inputs are disabled. If \overline{W} goes low and satisfies the write command set-up time (t_{WCS}) before \overline{CAS} goes low, the data outputs will remain in the high-impedance state for the duration of the cycle. This allows a write cycle to occur regardless of the state of the output enable (\overline{G}) .

Output Enable

The output buffers are controlled by both \overline{CAS} and output enable \overline{G}). If either \overline{CAS} or \overline{G} are high the output buffers are in the high impedance state. During a read or read-modifywrite cycle if both \overline{CAS} and \overline{G} are low, the output buffers are enabled. During an early write cycle \overline{G} has no effect on the output buffers.

Data Inputs

Data may be written into the MB81416 during a write or read-modify-write cycle. The last falling edge of CAS or W. strobes the data into the 4 on-chip data latches. In an early-write cycle, W is brought low prior to CAS, and the data is strobed in by CAS with both the set-up time (tDS) and hold time (t_{DH}) referenced to the falling edge of CAS. The outputs are in the high impedance state regardless of G's state. In a delayed write or a read-modifywrite cycle, W is brought low after CAS, data is strobed-in by W, and setup and hold times are referenced to W. To avoid buss contention on I/O pins, it is necessary during a delayed write or a read-modify-write cycle for G to be high prior to data input so that the output buffers are in the high impedance state when data is being written.

Data Outputs

Data can be read from the MB81416 with either a read or a read-modify-write cycle. These cycles begin with the outputs in the high impedance state. The outputs contain active, valid data only after both \overline{CAS} and \overline{G} have been brought low and have satisfied the minimum access time from \overline{RAS} (\overline{R}_{AC}) and the minimum access time from the output enable \overline{L}_{OED} . Outputs contain valid data as long as both \overline{L}_{AS} and \overline{G} are held low. They return to the high impedance state when either \overline{L}_{AS} or \overline{G} go high.

RAS-Only Refresh

The MB81416's dynamic memory cells may be refreshed by performing any memory cycle at each of the 128 row addresses (A₀ through A₆) at least every 2 milliseconds. When a row is accessed all bits in the row are refreshed. During refresh, A_7 (Pin 10) is not used and either V_{IH} or V_{IL} may be applied to this pin.

RAS-only Refresh is a simplified cycle that consists of strobing a row address with RAS while CAS remains high. During a RAS-only Refresh cycle, CAS is high and the output buffers are in the high impedance state. Strobing each of the 128 row addresses (A₀ through A₆) with RAS will refresh all 65,536 memory cells in the MB81416. RAS-only Refresh results in a substantial reduction in power dissipation compared to a full RAS/CAS memory cycle.

CAS Before RAS Refresh

CAS before RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified setup time (tFCS) before RAS goes low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS before RAS refresh operation.

Hidden CAS Before RAS Refresh

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS before RAS refresh capability.

CAS Before RAS Refresh Counter Test Cycle

A special timing sequence using the CAS before RAS Refresh Counter Test Cycle provides a convenient way to verify the functionality of the CAS before RAS refresh circuitry. The cycle

^{*}Note: CAS Before RAS Refresh available on request.

MB81416-10/MB81416-12/MB81416-15

PRELIMINARY

Note: This is not a final specification.

begins with a CAS before RAS operation. Then CAS is cycled "high" and then "low". This enables a read, write, or read-modify-write operation to occur. Four memory cells are accessed with the location defined as follows:

Row Address — Bits A₀ through A₆ are supplied by the on-chip refresh counter. Bit A₇ is set low internally.

Column Address — Bits A₁ through A₆ are strobed-in by the <u>falling</u> edge of CAS as in a normal memory cycle.

Suggested CAS Before RAS Refresh Counter Test Procedure

The CAS before RAS Refresh Counter Test Cycle timing is used in each of the following steps:

- Initialized the internal refresh counter by performing 8 cycles.
- Write a test pattern of "lows" into each set of 4 memory cells at a single column address and 128 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 128 times so that "highs" are written into the 128 sets of 4 memory cells.
- 4. Read the highs written during step 3.
- 5. Compliment the test pattern and repeat steps 2, 3, and 4.

Page Mode

Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to read, write, or read-modify-write. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While RAS is kept low to maintain the row address. CAS is cycled to strobe in additional column addresses. This eliminates the time required to setup and strobe sequential row addresses for the same page. Up to 64 nibble wide words may be accessed with the same row address.

FUJITSU

■ MB85101A-10, MB85101A-12, MB85101A-15

MOS 65,536 x 4-Bit Dynamic RAM Module

Description


The Fujitsu MB85101A is a 64K x 4 dynamic RAM high density memory module. It consists of four MB8264A DRAMs in 18-pad LCC packages mounted on a 22-pin multilayer ceramic substrate.


The MB85101A is intended for use in memory applications in which large amounts of memory are required in a compact space or in which board space is limited. Significant size reduction can be realized in applications such as mainframe memory, buffer memory, desktop computers and peripheral storage.

Features

- 65,536 x 4-bit DRAM module
- Row Access Time
 100 ns max. (MB85101A-10)
 120 ns max. (MB85101A-12)
 150 ns max. (MB85101A-15)
- Cycle Time 200 ns min. (MB85101A-10) 230 ns min. (MB85101A-12) 260 ns min. (MB85101A-15)
- Single +5 V supply, ±10% tolerance
- Low power (active) 1100 mW max. (MB85101A-10) 990 mW max. (MB85101A-12) 880 mW max. (MB85101A-15) 88 mW max. (standby)

- 2 ms/128 cycle refresh
- RAS-only and Hidden refresh capability
- Read-Modify-Write and Page Mode capability
- Common I/O capability using Early Write operation
- Output unlatched at cycle end allows extended page boundary and two dimentional chip selects.
- On-chip latches for Addresses and Data-in





Package Dimensions Dimensions in inches (millimeters)

22-Lead Single

In-Line Package (Module MDL-22S-CC01) .180(4.57) 2.175(55.25) 2.225(56.52) MAX .300(7.62)TYP 335(8.51)MAX .008(0.20) .012(0.30) .020(0.51)TYP .090(2.29) .015(0.38) .036(0.91) .120(3.05) .110(2,79) .023(0.58) .044(1.12) .150(3.81) 2.100(53.34)TYP .050(1.27)

.070(1.78)

Preliminary

FUJITSU

■ MB85103A-12, MB85103A-15

MOS 65,536 x 8-Bit Dynamic RAM Module


Description


The Fujitsu MB85103A is a 64K x 8 dynamic RAM high density memory module. It consists of eight MB8264A DRAMs in 18-pad LCC packages mounted on a 22-pin multilayer ceramic substrate.

The MB85103A is intended for use in memory applications in which large amounts of memory are required in a compact space or in which board space is limited. Significant size reduction can be realized in applications such as mainframe memory, buffer memory, desktop computers and peripheral storage.

Features

- 65,536 x 8-bit DRAM module
- Row Access Time
 120 ns max. (MB85103A-12)
 150 ns max. (MB85103A-15)
 Cycle Time
- 230 ns min. (MB85103A-12) 260 ns min. (MB85103A-15)
- Single +5 V supply, ±10% tolerance
 Low power (active)
- Low power (active)
 1980 mW max. (MB85103A-12)
 1760 mW max. (MB85103A-15)
 176 mW max. (standby)
- 2 ms/128 cycle refresh
- RAS-only and Hidden refresh capability
- Page Mode capability
- Common I/O
- Output unlatched at cycle end allows extended page boundary and two dimentional chip selects.
- On-chip latches for Addresses and Data-in







.015(0.38)

.023(0.58)

2.100(53.34)TYP

.036(0.91)

.044(1.12)

.120(3.05)

.150(3.81)

.070(1.78)

.090(2.29)

.110(2.79)

FUJITSU

■ MB85108A-12, MB85108A-15

MOS 262,144 x 1-Bit Dynamic RAM Module

Description

The Fujitsu MB85108A is a 256K x 1 dynamic RAM high density memory module. It consists of four MB8266A DRAMs in 18-pad LCC packages mounted on a 22-pin multilayer ceramic substrate.


The MB85108A is intended for use in memory applications in which large amounts of memory are required in a compact space or in which board space is limited. Significant size reduction can be realized in applications such as mainframe memory, buffer memory, desktop computers, and peripheral storage.


The MB85108A features two new functional enhancements that make it more versatile than previous dynamic RAM's. The CAS-before-RAS refresh mode provides an on-chip refresh capability. The nibble mode function allows high speed serial access to up to 4 bits of data.

Features

- 262,144 x 1-bit DRAM module
- Row Access Time 120 ns max. (MB85108A-12) 150 ns max. (MB85108A-15)
- Cycle Time
 230 ns min. (MB85108A-12)
 260 ns min. (MB85108A-15)
- Nibble Cycle Time
 70 ns min. (MB85108A-12)
 90 ns min. (MB85108A-15)
- Single +5 V supply, ±10% tolerance
- Low power (active)
 341 mW max. (MB85108A-12)
 303 mW max. (MB85108A-15)
 99 mW max. (standby)


- 2 ms/128 cycle refresh
- RAS-only, Hidden and CASbefore-RAS refresh capability ■ Read-Modify-Write capability
- Nibble Mode capability
- Common I/O capability using Early Write
- On-chip Address and Data-in latches
- Output unlatched at cycle end allows extended page boundary and two dimentional chip selects.





Package Dimensions Dimensions in inches (millimeters)

22-Lead Single In-Line Package (Module MDL-22S-CC01)



NMOS Static RAMs

Quick Guide To Products in This Section Access Power Device Organization Time Supply Power Package Page Dissipation (max) Volts MB8128-10 2K x 8 100 nS +5 550/110 mW 24-pin 2-2 MB8128-15 2K x 8 150 nS +5 385/83 mW 24-pin 2-2 +5 MB8167A-55 16K x 1 660/140 mW 20-pin 55 nS 2-7 MB8167A-70 16K x 1 660/140 mW 70 nS +5 20-pin 2-7 MB8168-55 4K x 4 55 nS +5 825/220 mW 20-pin 2-12 MB8168-70 825/220 mW 4K x 4 70 nS +5 20-pin 2-12

NMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

DESCRIPTION

The MB8128 is fabricated using N-channel silicon gate MOS technology. It uses fully static circuitry throughout and therefore requires no clocks or refreshing to operate.

applications where high performance, low cost, large bit storage, and simple interfacing are required. The MB8128 is compatible with TTL logic families in all respects; inputs, outputs and a single +5V supply.

MB8128 is designed for memory

FEATURES

- 2048 words x 8-bit organization
- Static operation: no clocks or refresh required
- Fast access time:
 MB8128-10 100 ns Max.
 MB8128-15 150 ns Max.
- Single +5V supply voltage
- Common data inputs and outputs
- TTL compatible inputs and outputs

- Three-state output with OR-tie capability
- Chip Enable for simplified memory expansion
- Automatic power down
- Industry standard 24-pin DIP package
- Pin compatible with MB8416 (CMOS Static RAM) and MBM2716 (EPROM)




CERDIP PACKAGE DIP-24C-C03




PLASTIC PACKAGE DIP-24P-M01

MB8128 BLOCK DIAGRAM



PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Voltage on Any Pin With Respect to V _{SS}	VIN, VOUT, VCC	- 3.5 to +7	٧
Temperature Under Bias	TA	- 10 to +85	°C
Storage Temperature	Тѕтс	- 65 to +150	°C
Power Dissipation	P _D	1.2	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltages higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient ⁽¹⁾ Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	٧	
Input Low Voltage	VIL	-3.0	_	0.8	V	0°C to +70°C
Input High Voltage	V _{IH}	2.2	_	6.0	٧	

NOTE: 1) The operating ambient temperature range is guaranteed with traverse airflow exceeding 2 linear meters/second.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parame	eter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = V _{SS} to V _{CC1} , V _{CC} = Max)			ILI	-10	_	10	μΑ
Input/Output Leakage Current (Elor G = V _{IH} , V _{I/O} = V _{SS} to V _{CC} , V _{CC} = Max)			I _{LO}	-10	5-	10	μΑ
	T _A = 25°C	MB8128-10		_	70	_	
Power Supply Current (V _{CC} = Max, E = V _{IL} , DQ = Open)	1A = 25 °C	MB8128-15		_	50		
	T 000	MB8128-10	lcc	_	_	100	mA
DQ = Open)	T _A = 0°C	MB8128-15		_	_	70	
Output Low Voltage (I _{OL} = 2.1 m/	N)		V _{OL}	_	_	0.4	V
Output High Voltage ($I_{OH} = -1.0$	mA)		Voн	2.4	_		٧
Standby Correct () Adia to Ma	F V \	MB8128-10			8	20	
Standby Current ($V_{CC} = Min \text{ to Max}, \overline{E} = V_{IH}$)		MB8128-15	ISB		6	15	mA
Peak Power-On Current (V _{CC} = V _{SS} to V _{CC} Min, MB8128-10		MB8128-10		_	_	20	
E = Lower of V _{CC} or V _{IH} Min)		MB8128-15	IPO			15	mA

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) READ CYCLE

Parameter	Symbol		MB8128-1	0		MB8128-1	5	Unit
		Min	Тур	Max	Min	Тур	Max	1
Read Cycle Time	TAVAV	100	_	_	150	_	_	ns
Address Access Time	TAVQV		_	100	_	_	150	ns
Chip Enable Access Time	TELQV		T —	100	_	_	150	ns
Output Hold from Address Change	TAXQX	15	_	_	20		_	ns
Chip Enable to Output Active	TELQX	0	T -		0	_		ns
Chip Enable to Output in High Z	TEHQX	_	_	40	_	_	60	ns
Output Enable to Output Valid	TGLQV	_		50	_	_	60	ns
Output Enable to Output Active	TGLQX	10	T -	_	10	_	_	ns
Output Enable to Output in High Z	TGLQZ	_	T -	40		_	60	ns
Chip Select to Power Up Time	TELIH	0	T -	_	0	_	_	ns
Chip Select to Power Down Time	TEHIL	T	_	40	_	_	60	ns

MB8128-10/MB8128-15

CAPACITANCE (T_A = 25 °C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}		5	pF
Input/Output Capacitance (VOUT = 0V)	C _{I/O}	_	7	pF

AC TEST CONDITIONS

Input Pulse Levels:

0.8V to 2.4V

Input Pulse Rise and Fall Time:

10 ns


Timing Measurement Reference Levels:

Input: 1.5V


Output Load:


1.5V Output:

1 TTL Gate and Ct = 100 pF



READ CYCLE





1) W is high for Read Cycle.

Note:

2) Device is continuously selected, $\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$.


3) Addresses valid prior to or coincident with \overline{E} transition low.

: Undefined Data

WRITE CYCLE

Donomotor	O		MB8128-1	0	ı	/ B8128-1	5	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Cycle Time	TAVAV	100		_	150	_	_	ns
Address Valid to End of Write	TAVWH	95	_		140	_		ns
Chip Select to End of Write	TELEH	95	_	_	140	_		ns
Data Valid to End of Write	TDVWH	40		_	60	_	_	ns
Data Hold Time	TWHDX	5	_	_	5	_	_	ns
Write Pulse Width	TWLWH	85		_	130	_	_	ns
Write Recovery Time	TWHAX	5	_	_	10	_	_	ns
Address Satus Time	TAVWL	0	_	_	0		_	ns
Address Setup Time	TAVEL	0		_	0		_	ns
Output Active From End of Write	TWHQX	10	-	_	10	_	_	ns
Write Enable to Output in High Z	TWLQZ	_	_	40	_	_	60	ns

WRITE CYCLE



2) E or W must be high during address transitions.

²⁻⁵

MB8128-10 / MB8128-15

OVERVIEW

The MB8128 from Fujitsu is a high performance part, designed for high speed and low system power requirements.

The high speed is obtained by advanced NMOS processing. The low system power requirements are achieved by the use of the MB8128 chip enable (active low). The MB8128 automatically enters standby operation drawing

only ISB whenever the chip enable is high. Upon activation of chip enable ($\overline{E}=LOW$) the MB8128 automatically powers up. This automatic power up/down is an extremely useful feature. Care must be used as proper decoupling will minimize power line glitches.

Input and data bus lines are an additional area of concern. Unless bus lines are properly de-

signed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address lines. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.

FUJITSU

■ MB8167A-55, MB8167A-70

NMOS 16,384-Bit Static Random Access Memory

Description

The Fujitsu MB8167A is a 16,384 words by 1-bit static random access memory fabricated using N-channel silicon gate MOS technology. Separate input/output pins are provided. All devices are fully compatible with TTL logic families in all respects: inputs, output and the use of a single +5 V DC supply.


For ease of use, chip enable (E) permits the selection of an individual package when outputs are OR-tied, and automatically powers down the MB8167A. This device offers the advantages of low power dissipation, low cost, and high performance.

Features


- ■Organized as 16,384 words x 1-bit
- Static operation: no clocks or refresh required
- Fast Access Time:

MB8167A-55 55 ns Max. MB8167A-70 70 ns Max.

- ■Single +5 V DC supply voltage
- ■Separate data input and output
- ■TTL compatible inputs and output
- ■Three-state output with OR-tie capability
- Chip enable for simplified memory expansion and automatic power down
- All inputs and output have protection against static charge
 Standard 20-pin DIP package



MB8167A Block Diagram and Pin Assignment



Truth Table

Ē	W	Mode	Output	Power
Н	Х	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	Н	READ	D _{OUT}	ACTIVE

Absolute Maximum Ratings (See Note)

Rating		Symbol	Value	Unit	
Voltage On Any Pin with Respect to V _{SS}		VIN, VOUT, VCC	-3.5 to +7	٧	
Temperature Under Bias		TA	-10 to +85	°C	
Ott T	Ceramic	TSTG	-65 to +150	••	
Storage Temperature	Plastic	TSTG	-55 to +125	.c	
Power Dissipation		PD	1.2	W	

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

(T_A = 25 °C; f = 1 MHz, this parameter is sampled, not 100% tested.)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (VIN = 0V)	CIN		5	pF
Output Capacitance (VOUT = 0V)	COUT		6	pF

Recommended Operating Conditions

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient 1) Temperature
Supply Voltage	VCC	4.5	5.0	5.5	V	
Input Low Voltage	VIL	-3.0		0.8	٧	0°C to +70°C
Input High Voltage	VIH	2.0		6.0	٧	_

Note: (1) The operating ambient temperature range is guaranteed with transverse airflow exceeding 2 linear meters/second.

FUJITSU

MB8167A-45 MB8167A-55 MB8167A-70

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIN = VSS to VCC, VCC = Max)	ILI		0.01	10	μΑ
Output Leakage Current E = VIH, VOUT = VSS to VCC Min, VCC = Max)	I _{LO}	_	0.1	50	μΑ
Power Supply Current (VCC = Max, E = VIL, IOUT = 0mA)	ICC	_	90	120	mA
Output Low Voltage (IOL = 16mA)	VOL	_		0.45	٧
Output High Voltage (IOH = -4mA)	VOH	2.4	_		٧
Standby Current (VCC = Min to Max, \overline{E} = VIH	ISB	_	15	25	mA
Peak Power-On Current (VCC = VSS to VCC Min, E = Lower of VCC or VIH Min)	IPO		_	25	mA


AC Characteristics

(Recommended operating conditions unless otherwise noted.)


Read Cycle

			MB81	67A-55	MB81	67A-70	
Parameter N	lotes	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time		TAVAV	55	_	70		ns
Address Access Time		TAVQV	55	_	70	ns	
Chip Enable Access Time		TELQV		55	_	70	ns
Output Hold from Address Char	nge	TAVQX	5		5	-	ns
Chip Enable to Output Active	1 2	TELQX	10	_	10	_	ns
Chip Enable to Output in High Z	1 2	TEHQZ	0	30	0	40	ns
Chip Enable to Power Up Time		TELIH	0	_	0		ns
Chip Enable to Power Down Tim	ne	TEHIL		30	_	35	ns

Read Cycle: Address Controlled 3,4



Read Cycle: E Controlled 3, 5



Notes:


- 1. Transition is measured at the point of $\pm 500 \text{mV}$ from steady state voltage.
- 2. This parameter is measured with specified loading in Fig.2.
- 3. W is high for Read Cycle.
- 4. Device is continuously selected, $\overline{\,E\,}=\,$ VIL.
- 5. Addresses valid prior to or coincident with $\overline{\mathbf{E}}$ transition low.

AC Characteristics (Recommended operating conditions unless otherwise noted.) (continued)


Write Cycle

			MB81	87A-55	MB81	67A-70	
Parameter	Notes	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time		TAVAV	55	_	70	_	ns
Address Valid to End of Write		TAVWH	45		50		ns
Chip Enable to End of Write		TELEH	50	_	60		ns
Data Valid to End of Write		TDVWH	35		45		ns
Data Hold Time		TWHDX	0		0		ns
Write Pulse Width		TWLWH	35	_	45		ns
Write Recovery Time		TWHAX	5		10	_	ns
A.I		TAVWL	5	_	5		ns
Address Setup Time		TAVEL	0	_	0	-	ns
Output Active From End of Writ	e 78	TWHQX	0		0		ns
Write Enable to Output in High	z 78	TWLQZ	·	30		35	ns

Write Cycle: W Controlled 9



Write Cycle: E Controlled9



Notes:

- 6. If \overline{E} goes high simultaneously with \overline{W} high, the output remains in a high impedance state.
- 7. Transition is measured at the point of ±500mV from steady state voltage.
- 8. This parameter is measured with specified loading in Fig. 2.

MB8167A-45 MB8167A-55 MB8167A-70

AC Test Conditions

Input Pulse Levels:

Input Pulse Rise and Fall Times:

5 ns


0.8 V to 2.2 V

Timing Measurement Reference Levels:

Load Capacitance:

Inputs: 1.5 V
Output: 1.5 V
5 pF for TEHQZ, TWLQZ, TELQX and TWHQX
30 pF for all others

Fig. 2: Output Load



MB8168-55 MB8168-70

NMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY


DESCRIPTION

The Fujitsu MB8168 is a 4096 word by 4-bit static random access memory fabricated using N-channel silicon gate MOS technology. The memory is fully static and requires no clock or timing strobe. All pins are TTL compatible and a single 5V power supply is required.


A separate chip select $\overline{\mathsf{E}}$ pin simplifies multipackage system

design. It permits the selection of an individual package when outputs are OR-tied. Furthermore, when selecting a single package by \overline{E} , the other deselected packages automatically power down.

All Fujitsu devices offer the advantages of low power dissipation, low cost and high performance.



CERDIP PACKAGE DIP-20C-C03



PLASTIC PACKAGE DIP-20P-M01


FEATURES

- Organized as 4096 words x 4-bits
- Fully Static Operation, no clocks or timing strobe required
- Fast Access Time:


 MB8168-55 55 ns Max.

 MB8168-70 70 ns Max.
- Low Power Consumption:
 I_{CC} = 150mA Max. (Active)
 I_{SB} = 40mA Max.(Standby)
- Single +5V DC Supply Voltage, ±10% tolerance
- Common data input and output
- Three-state output with OR-tie capability
- Chip select for simplified memory expansion, automatic power-down
- Standard 20-pin DIP package
- Pin compatible with Intel 2168

MB8168 BLOCK DIAGRAM



PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage On Any Pin with Respect to V _{SS}	V _{IN} , V _{OUT} , V _{CC}	-3.5 to +7.0	V
Short Circuit Output Current		20	mA
Temperature Under Bias	TA	-10 to +85	°C
Storage Temperature	T _{stg}	-65 to +150	°C
Power Dissipation	PD	1.2	W

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss.)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient 1) Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	٧	
Input Low Voltage	VIL	-3.0	_	0.8	V	0°C to +70°C
Input High Voltage	V _{IH}	2.0	_	6.0	V	

Note: 1. The operating ambient temperature range is guaranteed with transverse airflow exceeding 2 linear meters/second.

CAPACITANCE (T_A = 25 °C, f = 1 MHz, this parameter is sampled, not 100% tested.)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance Address, W: V _{IN} = 0V	C _{IN}	_	7	pF
Input Capacitance Ē: V _{IN} = 0V	CĒ	_	8	pF
Output Capacitance Data I/O, V _{OUT} = 0V	Cout	_	8	pF

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (VIN = VSS to VCC, VCC = Max)	ILI	-10	10	μΑ
Output Leakage Current (Ē = V _{IH} , V _{OUT} = V _{SS} to 4.5V, V _{CC} = Max)	lLO	-50	50	μΑ
Power Supply Current $(V_{CC} = Max, \bar{E} = V_{IL}, I_{OUT} = 0mA)$	lcc		150	mA
Output Low Voltage (I _{OL} = 8mA)	V _{OL}	_	0.4	٧
Output High Voltage (I _{OH} = −4mA)	V _{OH}	2.4	_	٧
Standby Current (V_{CC} = Min to Max, \overline{E} = V_{IH} , I_{OUT} = 0mA)	ISB	_	40	mA
Peak Power-On Current (V _{CC} = V _{SS} to V _{CC} Min, E = Lower of V _{CC} or V _{IH} Min)	IPO		50	mA
Output Short Circuit Current (V _{OUT} = V _{SS} to V _{CC})	los	-200	200	mA

MB8168-55/MB8168-70


AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)


READ CYCLE

Parameter NOTE	S Symbol	ı	MB8168-5	5		MB8168-7	0	Unit
		Min	Тур	Max	Min	Тур	Max	
Read Cycle Time	TAVAV	55	_	_	70	_	_	ns
Address Access Time	TAVQV	_	_	55	_	_	70	ns
Chip Enable Access Time	TELQV		_	55	-	_	70	ns
Output Hold from Address Change	TAXQX	5	_	_	5	_		ns
Chip Enable to Output Active 1	2 TELQX	10	_	_	10	-		ns
Chip Enable to Output in High Z 1	2 TEHQZ	0	_	30	0	-	40	ns
Chip Enable to Power Up Time	3 TELIH	0		_	0	_	_	ns
Chip Enable to Power Down Time	3 TEHIL	_	_	55	_		70	ns

READ CYCLE: ADDRESS CHANGING 4,5



READ CYCLE: CS CHANGING 4,6



Notes: 1. Transition is measured at the point of ± 500 mV from steady state voltage.

2. This parameter is measured with specified loading in Fig. 2. This parameter is sampled and not 100% tested.


XX Undefined Data

- 3. I_H=I_{CC (Max)}, I_L=I_{SB (Max)} 4. W is high for Read Cycle.
- 5. Device is continuously selected. $\overline{E} = V_{IL}$.
- 6. Addresses valid prior to or coincident with E transition low.


WRITE CYCLE

			N	1B8168-	55	N	/B8168-	70	
Parameter	NOTES	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Cycle Time		TAVAV	55	_	_	70	_		ns
Address Valid to End of Write		TAVWH	50	_	_	60	_	_	ns
Chip Enable to End of Write		TELWH	50	_	_	60	_		ns
Data Valid to End of Write		TDVWH	25	_	_	30		_	ns
Data Hold Time		TWHDX	0	_	_	0	_		ns
Write Pulse Width		TWLWH	50	_	_	60		_	ns
Write Recovery Time		TWHAX, TEHAX	0	_	_	0	_	_	ns
Address Setup Time		TAVWL, TAVEL	0	_		0	-	_	ns
Output Active From End of Write	7 8	TWHQX	0	_	_	0	_		ns
Write Enable to Output in High Z	7 8	TWLQZ	0	_	30	0		40	ns
Chip Enable to Output Active		TELQX	10	_	_	10	_	_	ns

WRITE CYCLE: W CONTROLLED 10



WRITE CYCLE: E CONTROLLED 10



Notes: 7. Transition is measureed at the point of ±500 mV from steady state voltage.

- 8. This parameter is measured with specified loading in Fig. 2.
- 9. If \overline{E} goes high simultaneously with \overline{W} high, the output remains in a high impedance state.
- 10. \overline{E} or \overline{W} must be high during address transitions.
- 11. If \overline{W} is low for the entire cycle Data Out remains High Z throughout the cycle.
- 12. Q shows when the DQ pin is driven by the memory chip. D shows when the DQ pin is externally driven.

MB8168-55/MB8168-70

AC TEST CONDITIONS

Input Conditions:

Input Pulse Levels:

0V to 3.0V

Input Pulse Rise/Fall Times:
Input Timing Reference Level:

5 ns 1.5V


Output Conditions:

Output Timing Reference Level:

0.8V to 2.0V

Output Load:

	R ₁	R ₂	С	Parameters Measured
Load I	480Ω	255Ω	30pF	except TELQX, TEHQZ, TWLQZ, and TWHQX
Load II	480Ω	255Ω	5pF	TELQX, TEHQZ, TWLQZ, and TWHQX



OUTPUT LOAD

DEVICE OPERATION

Controls

The MB8168 has two control inputs, Chip Enable (E) and Write Enable (\overline{W}). When $\overline{E} \geq V_{IH}$, the device is deselected and automatically controlled to the standby mode, reducing the power requirements to less than one-sixth of the selected state. When $\bar{E} \leq$ VII. the device is selected (active) and read or write cycles may be performed. E should be controlled to track V_{CC} during the initial system power-on to prevent all of the MB8168's in a system from drawing active ICC during powerup.

When $\overline{W} \ge V_{IH}$ and the chip is selected, a read cycle may be per-

formed. When $\overline{W} \leq V_{IL}$ and the chip is selected a write cycle may be performed.

Read Cycle

A read cycle is selected when $\overline{E} \le V_{IL}$ and $\overline{W} \ge V_{IH}$. Read access time is measured from either the \overline{E} high to low transition or from valid address as shown in the read cycle timing diagrams.

Write Cycle

A write cycle is seleted when $\overline{E} \le V_{IL}$ and $\overline{W} \le V_{IH}$. The actual beginning of the write cycle is initiated by the latter of \overline{E} or \overline{W} going low as shown in the write cycle timing diagrams. The address setup times shown in the timing

diagrams must be met and the addresses must remain stable for the entire write cycle. The write cycle is terminated by either \overline{E} or \overline{W} going high. If the timing specifications are not met, data may be altered or lost.

In summary, the write cycle may be initiated by the latter of \overline{E} or \overline{W} going low and may be terminated by \overline{E} or \overline{W} going high, whichever occurs first, and the setup and hold times must be referenced to the controlling signal transitions. Either \overline{E} or \overline{W} must be high (greater than V_{IH}), during an address transition.

CMOS Static RAMs

Power

Dissipation 330 mW/55 μW

330 mW/5.5 μW 24-pin

330 mW/5.5 mW 24-pin

330 mW/5.5 mW 24-pin

330 mW/275 µW 24-pin

330 mW/275 µW 24-pin

330 mW/55 μW 24-pin

330 mW/5.5 μW 24-pin

330 mW/5.5 mW 24-pin

330 mW/5.5 mW 24-pin

330 mW/275 μW 24-pin

330 mW/275 µW 24-pin

330 mW/55 μW 24-pin

330 mW/5.5 μW 24-pin

330 mW/5.5 mW 24-pin

330 mW/5.5 mW 24-pin

330 mW/275 μW 24-pin

330 mW/275 μW 24-pin

500 mW/11 mW 28-pin

500 mW/11 mW 28-pin

330 mW/1.1 mW 28-pin

330 mW/1.1 mW 28-pin

Package

24-pin

Page

3.2

3-2

3-8

3-8

3-8

3-8

3-15

3-15

3-22

3-22

3-22

3-22

3-29

3-29

3-35

3-35

3-35

3-35

3-42

3-42

3-42

3-42

			建筑 海绵。集		
					是 強 強
器 薄色		學。發展。學		等"我"。"我们"	
	建筑设置	建设,建设			
				Mary Mary	医维维
1400 HARLES TAX	SEC004000 0000 0000 0000	ASSAULTED MEAN TO DO		10000	100 miles (100 miles (

120 nS

150 nS

120 nS

150 nS

100 nS

150 nS

100 nS

150 nS

+5

+5

+5

+5

+5

+5

+5

+5

+5

+5

+5

Access Power Device Organization Time Supply

Quick Guide To Products in This Section

Copt.			(max)	Voits
	MB8416-20	2K x 8	200 nS	+5
000000000000000000000000000000000000000				

MB8416-20	2K X 8	200 nS	+5
MB8416-20L	2K x 8	200 nS	+5
MB8416A-12	2K x 8	120 nS	+5

MB8417-20

MB8417-20L

MB8417A-12

MB8417A-15

MB8417-12L

MB8418A-15

MB8418A-12L

MB8418A-15L

MB8464-10

MB8464-15

MB8464-10L

MB8464-15L

	MB8416-20L	2K x 8	200 nS	+5
	MB8416A-12	2K x 8	120 nS	+5
排除性 第12章	MB8416A-15	2K x 8	150 nS	+5

MB8416A-12	2K x 8	120 nS	+5
MB8416A-15	2K x 8	150 nS	+5
			_

	MB8416A-12	2K x 8	120 nS	+5
	MB8416A-15	2K x 8	150 nS	+5
100	MD044CA 40L	01/0	100 -0	

WID04 10A-12	2N X O	120 115	+5
MB8416A-15	2K x 8	150 nS	+5
MB8416A-12L	2K x 8	120 nS	+5

MB8416A-15	2K x 8	150 nS	+
MB8416A-12L MB8416A-15L	2K x 8	120 nS	+
MB8416A-15L	2K x 8	150 nS	+

2K x 8

2K x 8

2K x 8

2K x 8

8K x 8

8K x 8

8K x 8

٤	3K	х	8		

FUJITSU MICROELECTRONICS, INC.

MB8416-20L

CMOS 16384-BIT STATIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8416 is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicon-gate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power sup-

FEATURES

- Extended temperature range: MB8416-20: -40° to +85°C MB8416-20-L: -40° to +70°C
- Organized as 2048 words by 8-bits
- Fast Access Time: 200 ns Max.
- Low Standby Power: MB8416-20: 55 μW MB8416-20L: 5.5 μW

ply is used. It is possible to retain data at low power supply voltage.

The MB8416 can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Output Enable (G) input permits the disable of all outputs when outputs are OR-tied. The MB8416 is packaged in an industry standard 24-pin dual in-line package, or 32-pin leadless chip carrier.

- Completely Static Operation, no clocks required
- Single +5 Volt Power Supply
- TTL Compatible Inputs/Outputs
- Low Data Retention Voltage: 2.0V Min.
- Pin compatible with HM6116, TC5517 and μPD446

CERDIP PACKAGE DIP-24C-C03




PLASTIC PACKAGE DIP-24P-M01




LEADLESS CHIP CARRIER LCC-32C-A02

MB8416 BLOCK DIAGRAM



PIN ASSIGNMENTS

A7 🗖	1	\bigcirc	24		Vcc
A ₆	2		23		A ₈
A ₅	3		22		A ₉
A4 🗆	4		21		w.
A3 🗆	5		20	П	Ğ
A ₂ [6	MB8 2048	19		A ₁₀
A1 🗆	7	B8416 48 X 8)	18		Ē
A ₀	8	⊛ 6	17		DQ7
DQ0	9		16		DQ6
DQ1	10		15		DQ5
DQ2	11		14		DQ4
v _{ss} □	12		13		DQ3
				•	



D_{OUT} Disable

High-Z

DOUT

lcc

lcc

L H H

LLH

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Min	Max	Unit
	Cerdip		-65	150	
Storage Temperature	Plastic	T _{stg}	-40	125	°C
Temperature Under Bia	S	T _{bias}	-40	85	°C
Supply Voltage		V _{CC}	-0.5	8.0	V
Input Voltage		V _{IN}	-0.5	V _{CC} + 0.5	٧
Input/Output Voltage		V _{I/O}	-0.5	V _{CC} + 0.5	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS (Referenced to $V_{SS} = 0V$)

			MB8416			
Parameter	:	Symbol	Min	Тур	Max	Unit
A L ! A T		MB8416-20L	-40	_	+70	•0
Ambient Temperature	TA	MB8416-20	-40	_	+85	°C
Supply Voltage		V _{CC}	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}		2.2		V _{CC} + 0.3	V
Input Low Voltage	V _{IL}		-0.3	_	0.8	V

CAPACITANCE

 $(T_A = 25^{\circ}F, f = 1 \text{ MHz})$

Parameter	Symbol	Min	Max	Unit	Condition
Input Capacitance	C _{IN}	_	7	pF	V _{IN} = 0V
Input/Output Capacitance	C _{I/O}		10	pF	$V_{I/O} = 0V$

STATIC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted.)

Parameter	Condition	Symbol		Min	Max	Units
	$\bar{E} = V_{CC} - 0.2 \text{ to } V_{CC} + 0.2 V$	1	MB8416-20L	_	1	
Standby Supply Current	$V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I _{SB1}	MB8416-20	_	10	μΑ
Standby Supply Current	$\overline{E} = V_{IH}$ $V_{IN} = -0.2V$ to $V_{CC} + 0.2V$	I _{SB2}			2	mA
Active Supply Current	$\overline{E} = V_{IL}$ $V_{IN} = V_{IL} \text{ or } V_{IH}; I_{OUT} = 0$	I _{CC1}			60	mA
Operating Supply Current	Cycle = Min, Duty = 100% I _{OUT} = 0	I _{CC2}		_	60	mA
Input Leakage Current	V _{IN} = 0V to V _{CC}	lu		1.0	1.0	μΑ
Output Leakage Current	$V_{I/O} = 0V$ to V_{CC} $E = V_{IH}$	lLO		1.0	1.0	μА
Output High Voltage	l _{OUT} = −1.0 mA	V _{OH}		2.4		٧
Output Low Voltage	I _{OUT} = 4.0 mA	V _{OL}		_	0.4	V

AC TEST CONDITIONS

Input Pulse Levels:

0.6V to 2.4V

Input Pulse Rise and Fall Times:

10 ns

Input Timing Reference Level:

0.8V to 2.2V

Output Timing Reference Level:


0.8V to 2.2V

Output Load:

1 TTL Gate and

 $C_L = 5$ pF for TEHQZ, TGHQZ and TWLQZ

 $C_L = 100 pF$ for all others.




DYNAMIC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Read Cycle Time	TAVAV	200		ns
Write Cycle Time	TAVAV	200		ns
Address Access Time	TAVQV	_	200	ns
Chip Enable Access Time	TELQV	_	200	ns
Output Hold from Address Change	TAVQX	15		ns
Output Low Z from E	TELQX	15	_	ns
Output High Z from E	TEHQZ	_	60	ns
Output Low Z from G	TGLQX	15	_	ns
Output High Z from G	TGHQZ	_	60	ns
Output Low Z from W	TWHQX	15	_	ns
Output High Z from W	TWLQZ	-	60	ns
Output Enable to Output Valid	TGLQV		100	ns
Address Set Up Time	TAVEL, TAVWL	0	_	ns
Read Set Up Time	TWHEL, TWHAV	0	_	ns
Read Hold Time	TAXWL, TEHWL	0	_	ns
Write Set Up Time	TWLEL	0	-	ns
Write Hold Time	TEHWH	0	_	ns
Address Valid to End of Write	TAVWH	160	_	ns
Chip Enable to End of Write	TELEH	160	_	ns
Write Pulse Width	TWLWH	140	_	ns
Write Recovery Time	TWHAX, TEHAX	10	_	ns
Data Set Up Time	TDVEH, TDVWH	60	_	ns
Data Hold Time	TWHDX, TEHDX	0	<u> </u>	ns


WAVEFORMS

MODE 1: \overline{W} Controlled: $(\overline{E} = Low, \overline{G} = Low)$

Read Cycle



Write Cycle




MB8416-20/MB8416-20L


WAVEFORMS (Continued)

MODE 2. \overline{E} Controlled, ($\overline{G} = Low$)

Read Cycle




Write Cycle



WAVEFORMS (Continued)

Enable/Disable \overline{G} Controlled; ($\overline{E} = Low, \overline{W} = High$) Read Cycle



DYNAMIC CHARACTERISTICS

Data Retention Characteristics, NOTES [1, 2, 3] (Recommended operating conditions unless otherwise noted.)

Parameter	Notes	Symbol		Min	Max	Unit
Data Retention Supply	Voltage 1	VDR		2.0	5.5	٧
Data Retention Supply Current	Current [2]	IDD	MB8416-20		10	μΑ
Data Retention Supply	y Current 2 IDR MB8416-	MB8416-20L		1	μΑ	
Data Retention Set Up	Time 3	TEHVCL		60	_	ns
Recovery Time	3	TVHEL		60		ns


NOTES:

1. $\vec{E} = 2.2V$ to VDR + 0.3V when VDR = 2.5V to 5.5V

 $\overline{E} = VDR \pm 0.3V$ when VDR = 2.0 to 2.5V.

2. $V_{CC} = VDR = 2.0V$, $\overline{E} = VDR \pm 0.2V$ $V_{IN} = -0.2V$ to VDR + 0.2V.

 $\boxed{3.}$ V_L = 4.5V on the falling transition, V_H = 4.5V on the rising transition.



FUJITSU

■ MB8416A-12, MB8416A-12L, MB8416A-15L

CMOS 16,384-Bit Static Random Access Memory


Description

The Fujitsu MB8416A is a 2048-word by 8-bit static random access memory fabricated with CMOS silicon gate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single 5 volt power supply is required.


The MB8416A is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost, and high performance.

Features

- Organization: 2048 words x 8-bits
- Fast Access Time: 120 ns max. (MB8416A-12/12L) 150 ns max. (MB8416A-15/15L)
- Completely static operation: No clocks required
- TTL compatible inputs/outputs
- Three-state output
- Common data input/output
- Single +5V power supply
- Low power standby: 5.5 mW max. (MB8416A-12/15) 275µW max. (MB8416A-12L/15L)
- Data retention: 2.0V min.
- Jedec Standard 24-pin DIP (Ceramic Cerdip/Plastic Mold)
- Also Jedec Standard 32 pad LCC package.
- Pin compatible with HM6116, TC5517 and µPD446
- Output Enable (G) pin for precise data bus control



MB8416A Block Diagram and Pin Assignment



Truth Table

Ē ₂	ã	W	Mode	Supply Current	I/O Pin
Н	Х	Х	Not Selected	I _{SB}	High-Z
L	Н	Н	D _{OUT} Disable	Icc	High-Z
L	L	Н	Read	I _{cc}	D _{OUT}
L	Х	L	Write	Icc	D _{IN}

Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Storage Temperature Cerdip Plastic	T _{stg}	-65 to +150 -40 to +125	°C
Temperature Under Bias	T _{bias}	- 10 to +85	°C
Supply Voltage	V _{CC}	-0.5 to +7.0	٧
Input Voltage	V _{IN}	-0.5 to V _{CC} + 0.5	٧
Input/Output Voltage	V _{I/O}	-0.5 to V _{CC} + 0.5	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}			10	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}	_	_	7	pF

Recommended Operating Conditions

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	V _{IL}	-0.3	_	0.8	٧
Input High Voltage	V _{IH}	2:2	_	V _{CC} +0.3	٧
Ambient Temperature	TA	0	_	70	°C

FUJITSU

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

		MB8416A- 12/15		MB8416A- 12L/15L			
Condition	Symbol	Min	Max	Min	Max	Unit	
$\overline{E} = V_{CC} - 0.2 \text{ to } V_{CC} + 0.2V,$ $V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I _{SB1}		1		0.05	mA	
$\overline{E} = V_{IH},$ $V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I _{SB2}	_	2		1	mA	
$\overline{E} = V_{IL}$ $V_{IN} = V_{IL}$ or V_{IH} ; $I_{OUT} = 0$	I _{CC1}		60		60	mA	
Cycle = Min, Duty = 100% I _{OUT} = 0	I _{CC2}	_	60		60	mA	
V _{IN} = 0V to V _{CC}	I _{LI}	-1.0	1.0	-1.0	1.0	μΑ	
$V_{I/O} = 0V \text{ to } V_{CC}$ $\overline{E} = V_{IH} \text{ or } \overline{G} = V_{IH}$	I _{LO}	-1.0	1.0	-1.0	1.0	μΑ	
$I_{OUT} = -1.0 \text{ mA}$	V _{OH}	2.4	_	2.4		٧	
I _{OUT} = 4.0 mA	V _{OL}		0.4		0.4	V	
	$\begin{split} E &= V_{CC} - 0.2 \text{ to } V_{CC} + 0.2 V, \\ V_{IN} &= -0.2 V \text{ to } V_{CC} + 0.2 V \\ \hline E &= V_{IH}, \\ V_{IN} &= 0.2 V \text{ to } V_{CC} + 0.2 V \\ \hline E &= V_{IL} \\ V_{IN} &= V_{IL} \text{ or } V_{IH}; \ I_{OUT} = 0 \\ \hline Cycle &= Min, \ Duty = 100\% \\ I_{OUT} &= 0 \\ \hline V_{IN} &= 0 V \text{ to } V_{CC} \\ \hline E &= V_{IH} \text{ or } \overrightarrow{G} = V_{IH} \\ \hline I_{OUT} &= -1.0 \text{ mA} \end{split}$	$ \begin{split} E &= V_{CC} - 0.2 \text{ to } V_{CC} + 0.2V, \\ V_{IN} &= -0.2V \text{ to } V_{CC} + 0.2V, \\ E &= V_{IH}, \\ V_{IN} &= -0.2V \text{ to } V_{CC} + 0.2V \\ \hline E &= V_{IL}, \\ V_{IN} &= V_{IL} \text{ or } V_{IH}; I_{OUT} = 0 \\ \hline Cycle &= \text{Min, Duty} = 100\% \\ I_{OUT} &= 0 \\ \hline V_{IN} &= 0V \text{ to } V_{CC} \\ E &= V_{IH}, \text{ or } G &= V_{IH} \\ \hline I_{OUT} &= -1.0 \text{ mA} \\ \end{split} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

AC Test Conditions

Input Pulse Levels:

Output Load:

Input Pulse Rise and Fall Times: 5ns

0.6V to 2.4V

Timing Reference Levels:

(Transient Time between 0.8V and 2.2V) Input: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ Output: $V_{OL} = 0.8V$, $V_{OH} = 2.2V$ $C_L = 5_{PF}$ for TEHQZ, TGHQZ and TWLQZ $C_L = 100$ pF for all others.

320Ω (110) **3K**Ω


- 2.2V

AC Characteristics (Recommended operating conditions unless otherwise noted.)

		MB84 12/12		MB84 15/15		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	TAVAV	120	-	150	_	ns
Write Cycle Time	TAVAV	120	_	150		ns
Address Access Time	TAVQV		120		150	ns
Chip Enable Access Time	TELQV	-	120	_	150	ns
Output Hold from Address Change	TAXQX	15		15	-	ns
Output Low Z from E	TELQX	15	-	15	_	ns
Output High Z from E	TEHQZ		40	_	50	ns
Output Low Z from G	TGLQX	10		10		ns
Output High Z from G	TGHQZ		40		50	ns
Output Low Z from W	TWHQX	15		15		ns
Output High Z from W	TWLQZ		40		50	ns
Output Enable to Output Valid	TGLQV		50	_	60	ns
Address Set Up Time	TAVEL, TAVWL	0		0		ns
Read Set Up Time	TWHEL, TWHAV	0		0	_	ns
Read Hold Time	TAXWL, TEHWL	0	_	0		ns
Write Set Up Time	TWLEL	0		0		ns
Write Hold Time	TEHWH	0		0		ns
Address Valid to End of Write	TAVWH	100		120		ns
Chip Enabled to End of Write	TELEH	100		120	_	ns
Write Pulse Width	TWLWH	70	_	90	_	ns
Write Recovery Time	TWHAX, TEHAX	5		5	-	ns
Data Set Up Time	TDVEH, TDVWH	35		40	_	ns
Data Hold Time	TWHDX, TEHDX	0		0		ns


ADDRESS ADDRESS VALID TWHAX TAVQV TAVQV Q HIGH-Z

Write Cycle Timing Diagram




Mode 2 — \vec{E} Controlled $(\vec{G} = Low)$


Read Cycle Timing Diagram



Write Cycle Timing Diagram



Mode 3 — $\overline{\mathbf{Q}}$ Controlled $(\overline{\mathbf{E}} = \mathsf{Low}, \overline{\mathbf{W}} = \mathsf{High}, \mathsf{Address})$ Valid)



Data Retention Characteristics

(Recommended operating conditions unless otherwise noted.)

				12L/15L			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Condition
Data Retention Supply Voltage	V _{DR}	2.0	5.5	2.0	5.5	٧	Note 1
Data Retention Supply Current	I _{DR}	_	0.5	_	0.03	mA	Note 2
Data Retention Set Up Time	TEHVL	40		40	_	ns	Note 3
Recovery Time	TVHEL	40	_	40	_	ns	Note 3

MDQ446A.


MRS446A.

Note 1. \overline{E} = 2.2V to VDR + 0.3V when VDR = 2.5V to 5.5V, \overline{E} = VDR ± 0.3V when VDR = 2.0 to 2.5V.


Note 2. $V_{CC} = V_{DR} = 3.0V$, $\overline{E} = V_{DR} - 0.2V$ to $V_{DR} + 0.2V$, $V_{IN} = -0.2V$ to $V_{DR} + 0.2V$.

Note 3. $V_L = 4.5V$ on the falling transition, $V_H = 4.5V$ on the rising transition.

Data Retention Timing Diagram



Typical Characteristics Curves



FUJITSU MICROELECTRONICS, INC.

MB8417-20L

CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8417 is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicon-gate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power supply is used. It is possible to retain data at low power supply voltage.

The MB8417 can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Chip Select Spermits the fast access time. The MB8417 is packaged in an industry standard 24-pin dual in-line package or 32-pin leadless chip carrier.

FEATURES

- Extended temperature range: MB8417·20: -40°C to +85°C MB8417·20L: -40°C to +70°C
- Organized as 2048 words by 8-bits
- Fast Access Time: 200 ns Max. (E Controlled) 100 ns Max. (S Controlled)
- Low Standby Power: MB8417-20: 55 μW MB8417-20L: 5.5 μW


- Completely Static Operation, no clocks required
- Single +5 Volt Power Supply
- TTL Compatible Inputs/Outputs
- Low Data Retention Voltage: 2.0V Min.
- Pin compatible with TC5516 and μPD447



CERDIP PACKAGE DIP-24C-C03




PLASTIC PACKAGE DIP-24P-M01




LEADLESS CHIP CARRIER LCC-32C-A02

MB8417 BLOCK DIAGRAM



PIN ASSIGNMENT



MB8417-20/MB8417-20L

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Min	Max	Unit
Storage Temperature	Cerdip	T _{stg}	-65	150	°C
Storage remperature	Plastic	'stg	-40	125	C
Temperature Under Bia	S	T _{bias}	-40	85	ç
Supply Voltage		V _{CC}	-0.5	8.0	٧
Input Voltage		V _{IN}	-0.5	V _{CC} + 0.5	٧
Input/Output Voltage		V _{I/O}	-0.5	V _{CC} + 0.5	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS, VSS = GND

Parameter		Symbol	Min	Тур	Max	Unit
Ambient Temperature	-	MB8417-20L	-40	_	+70	°C
Ambient Temperature	TA	MB8417-20	-40	_	+85	°C
Supply Voltage		V _{CC}	4.5	5.0	5.5	V
Input High Voltage		V _{IH}	2.2	_	V _{CC} + 0.3	V
Input Low Voltage		V _{IL}	-0.3	_	0.8	V

CAPACITANCE

 $(T_A = 25 \,^{\circ}C, f = 1 \, MHz)$

Parameter	Symbol	Min	Max	Unit	Condition
Input Capacitance	CIN	_	7	pF	$V_{IN} = 0V$
Input / Output Capacitance	C _{I/O}		10	pF	$V_{I/O} = 0V$

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	i,	Min	Max	Units
Ctondby Cynnby Cygrant	$\overrightarrow{E} = V_{CC} - 0.2 \text{ to } V_{CC} + 0.2 \text{ V}$		MB8417-20L	_	1	
Standby Supply Current	$V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	ISB1	MB8417-20	_	10	μΑ
Standby Supply Current	$\overline{E} = V_{IH}$ $V_{IN} = -0.2V$ to $V_{CC} + 0.2V$	I _{SB2}		_	2	mA
Active Supply Current	$\overline{E} = V_{IL}$ $V_{IN} = V_{IL}$ or V_{IH} ; $I_{OUT} = 0$	I _{CC1}		_	60	mA
Operating Supply Current	Cycle = Min, Duty = 100% I _{OUT} = 0	I _{CC2}		_	60	mA
Input Leakage Current	V _{IN} = 0V to V _{CC}	ILI		-1.0	1.0	μΑ
Output Leakage Current	$V_{J/O} = 0V \text{ to } V_{CC}$ $E = V_{IH} \text{ or } S = V_{IH}$	ILO		-1.0	1.0	μΑ
Output High Voltage	$I_{OUT} = -1.0 \text{ mA}$	V _{OH}		2.4	_	٧
Output Low Voltage	I _{OUT} = 4.0 mA	V _{OL}		_	0.4	٧

AC TEST CONDITIONS

Input Pulse Levels:

0.6V to 2.4V

Input Pulse Rise and Fall Times:

10 ns

Input Timing Reference Level:

0.8V to 2.2V

Output Timing Reference Level:


0.8V to 2.2V

Output Load:

1 TTL Gate and

 $C_L = 5$ pF for TEHQZ, TGHQZ and TWLQZ

 $C_L = 100 \text{ pF for all others.}$



DYNAMIC CHARACTERISTICS


Parameter	Symbol	Min	Max	Unit
Read Cycle Time	TAVAV	200		ns
Write Cycle Time	TAVAV	200	_	ns
Address Access Time	TAVQV	_	200	ns
Chip Enable Access Time	TELQV	_	200	ns
Chip Select Access Time	TSLQV	_	100	ns
Output Hold from Address Change	TAXQX	15		ns
Output Low Z from E or S	TELQX, TSLQX	15		ns
Output High Z from E or S	TEHQZ, TSHQZ	_	60	ns
Output Low Z from W	TWHQX	15	_	ns
Output High Z from W	TWLQZ	_	60	ns
Address Set Up Time	TAVWL, TAVSL, TAVEL	0		ns
Read Set Up Time	TWHAV, TWHEL, TWHSL	0	_	ns
Read Hold Time	TEHWL, TAXWL, TSHWL	0	_	ns
Write Set Up Time	TWLSL, TWLEL	0	_	ns
Write Hold Time	TSHWH, TEHWH	0		ns
Address Valid to End of Write	TAVSH, TAVWH	160	_	ns
Chip Enable to End of Write	TELEH	160	-	ns
Chip Selection to End of Write	TSLSH	100		ns
Write Pulse Width	TWLWH	140	_	ns
Write Recovery Time	TEHAX, TWHAX, TSHAX	10		ns
Data Set Up Time	TDVWH, TDVEH, TDVSH	60		ns
Data Hold Time	TEHDX, TWHDX, TSHDX	0		ns

MB8417-20 / MB8417-20 L


WAVEFORMS

MODE 1: \overline{W} Controlled: $(\overline{E} = Low, \overline{S} = Low)$

Read Cycle




Write Cycle



WAVEFORMS (Continued)


MODE 2: \bar{E} Controlled, ($\bar{S} = Low$)

Read Cycle



D - - HIGH-Z


Write Cycle




MB8417-20/MB8417-20L

WAVEFORMS (Continued)
MODE 3: \overline{S} Controlled, (\overline{E} = Low)

Read Cycle



Write Cycle




DYNAMIC CHARACTERISTICS

Data Retention Characteristics, NOTES 1, 2, 3 (Recommended operating conditions unless otherwise noted.)

Parameter	Notes	Symbol		Min	Max	Unit
Data Retention Supply	Voltage 1	VDR		2.0	5.5	V
Data Datantian Cumply	Surrent [3]	IDR	MB8417-20	_	10	μΑ
Data Retention Supply	Jurrent [2]	IDR	MB8417-20L	_	1	μΑ
Data Retention Set Up T	ime 3	TEHVL		60		ns
Recovery Time	3	TVHEL		60	_	ns

NOTES:

- 1. \overline{E} = 2.2V to VDR + 0.3V when VDR = 2.5V to 5.5V, \overline{E} = VDR ± 0.3V when VDR = 2.0 to 2.5V.
- 2. $V_{CC} = VDR = 2.0V$, $\overline{E} = VDR \pm 0.2V$ $V_{IN} = -0.2V$ to VDR + 0.2V.
- 3. $V_L = 4.5V$ on the falling transition, $V_H = 4.5V$ on the rising transition.



FUJITSU

MB8417A-12, MB8417A-12L, MB8417A-15, MB8417A-15L

CMOS 16,384-Bit Static Random Access Memory

Description

The Fujitsu MB8417A is a 2048-word by 8-bit static random access memory fabricated with CMOS silicon gate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single 5 volt power supply is required.

The MB8417A is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost, and high performance.

Features

- Organization: 2048 words x
- Fast Access Time:


 E Controlled:
 120 ns max.
 (MB8417A-12/12L)
 150 ns max.
 (MB8417A-15/15L)

 S Controlled:
 50 ns max.
 (MB8417A-12/12L)
 60 ns max.
 (MB8417A-15/15L)
- Completely static operation: No clocks required

- TTL compatible inputs/outputs
- Three-state output
- Common data input/output
- Single +5V power supply Low power standby:
- 5.5 mW max. (MB8417A-12/15) 275μW max. (MB8417A-12L/15L)
- Data retention: 2.0V min.
- Jedec Standard 24-pin DIP (Ceramic Cerdip/Plastic Mold)
- Jedec Standard 32-pin leadless chip carrier
- Pin compatible with TC5516



MB8417A Block Diagram and Pin Assignment



Truth Table

Ē	s	w	Mode	Supply Current	I/O Pin
Η.	Х	Х	Not Selected	I _{SB}	High-Z
L	Н	X	Not Selected	Icc	High-Z
L	L	Н	Read	Icc	D _{OUT}
L	L	L	Write	Icc	D _{IN}

Absolute Maximum Ratings (See Note)

Rating	1	Symbol	Value	Unit
Storage Temperature	Cerdip Plastic	T _{stg}	-65 to +150 -40 to +125	°C
Temperature Under Bia	S	T _{bias}	- 10 to +85	°C
Supply Voltage		V _{CC}	-0.5 to +7.0	٧
Input Voltage		V _{IN}	-0.5 to V _{CC} + 0.5	٧
Output Voltage		V _{I/O}	-0.5 to V _{CC} + 0.5	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}		_	10	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}	_		7	pF

Recommended Operating Conditions

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	٧
Input Low Voltage	V _{IL}	-0.3		0.8	٧
Input High Voltage	V _{IH}	2.2		V _{CC} +0.3	٧
Ambient Temperature	TA	0	_	70	°C

FUJITSU

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MB8417A- 12/15		MB8417A- 12L/15L			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ain	Max	Min	Max	Unit	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	1	_	0.05	mA	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	_	1	mA	
Operating Supply Current $I_{OUT} = 0$ I_{CC2} — Input Leakage Current $V_{IN} = 0$ V to V_{CC} I_{L1} — Output Leakage Current $V_{IO} = 0$ V to V_{CC} $E = V_{IH}$ or $\overline{S} = V_{IH}$	_	60	_	60	mA	
Output Leakage Current $V_{IJO} = 0V$ to V_{CC} $E = V_{IH}$ or $\overline{S} = V_{IH}$ I_{LO} —	_	60	_	60	mA	
E=V _{IH} or S=V _{IH}	-1.0	1.0	-1.0	1.0	μΑ	
Output High Voltage Ioux = -1.0 mA Vou 2.6	-1.0	1.0	-1.0	1.0	μΑ	
	.4	_	2.4		٧	
Output Low Voltage I _{OUT} = 4.0 mA V _{OL} —	_	0.4		0.4	٧	

Note: All voltages are referenced to GND.

AC Characteristics

(Recommended operating conditions unless otherwise noted.)

		MB84 12/12		MB8417A- 15/15L		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	TAVAV	120	-	150		ns
Write Cycle Time	TAVAV	120	_	150	_	ns
Address Access Time	TAVQV	_	120	_	150	ns
Chip Enable Access Time	TELQV	_	120		150	ns
Output Hold from Address Change	TAXQX	15	_	15	_	ns
Output Low Z from E	TELQX	15	-	15	_	ns
Output High Z from E	TEHQZ	_	40		50	ns
Output Low Z from S	TSLQX	10	_	10	_	ns
Output High Z from S	TSHQZ		40	_	50	ns
Output Low Z from W	TNHQX	15		15		ns
Output High Z from W	TWLQZ	_	40	_	50	ns
Chip Select to Output Valid	TSLQV	_	50		60	ns
Address Set Up Time	TAVEL, TAVWL	0	_	0	_	ns
Address Set Up Time	TAVSL	20	_	20		ns
Read Set Up Time	TWHEL, TWHAV, TWHSL	0	_	0	_	ns
Read Hold Time	TAXWL, TEHWL, TSHWL	0		0		ns
Write Set Up Time	TWLEL, TWLSL	0	_	0	_	ns
Write Hold Time	TEHWH, TSHWH	0	_	0	_	ns
Address Valid to End of Write	TAVWH, TAVSH	100	_	120		ns
Chip Enabled to End of Write	TELEH	100	_	120	_	ns
Chip Selection to End of Write	TSLSH	50	_	60		ns
Write Pulse Width	TWLWH, TWLSH	70		90		ns
Write Recovery Time	TSHAX,TWHAX, TEHAX	5	_	5	_	ns
Data Set Up Time	TDVSH, TDVEH, TDVWH	35		40	_	ns
Data Hold Time	TSHDX, TWHDX, TEHDX	0	_	0		ns

AC Test Conditions

Input Pulse Levels:

0.6V to 2.4V

Input Pulse Rise and Fall Times: 5ns

(Transient Time between 0.8V and 2.2V)

Timing Reference Levels:


Input: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ Output: $V_{OL} = 0.8V$, $V_{OH} = 2.2V$ $C_L = 5_{PF}$ for TEHQZ, TSHQZ and TWLQZ $C_L = 100$ pF for all others.

Output Load:


320Ω (110) 3ΚΩ 부 CL Including Jig

2.2V


Read Cycle Timing Diagram




Write Cycle Timing Diagram



Read Cycle Timing Diagram




Write Cycle Timing Diagram



Mode 3 — $\overline{\mathbf{S}}$ Controlled ($\overline{\mathbf{E}} = \text{Low}$, $\overline{\mathbf{W}} = \text{High}$, Address Valid)

ADDRESS ADDRESS VALID TAVSL TWHSL TSHWL TSHWL TSHQX Q VALID HIGH-Z

Write Cycle Timing Diagram



Data Retention Characteristics(Recommended operating conditions unless otherwise noted.)


		MB84 ⁻ 12/15		MB84			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Condition
Data Retention Supply Voltage	V _{DR}	2.0	5.5	2.0	5.5	٧	Note 1
Data Retention Supply Current	I _{DR}	_	0.5	_	0.03	mA	Note 2
Data Retention Set Up Time	TEHVL	40		40	_	ns	Note 3
Recovery Time	TVHEL	40		40		ns	Note 3

Note 1. \overrightarrow{E} = 2.2V to VDR + 0.3V when VDR = 2.5V to 5.5V, \overrightarrow{E} = VDR ± 0.3V when VDR = 2.0 to 2.5V.


Note 2. $V_{CC} = V_{DR} = 3.0V$, $\overline{E} = V_{DR} - 0.2V$ to $V_{DR} + 0.2V$, $V_{IN} = -0.2V$ to $V_{DR} + 0.2V$.

Note 3. $V_L = 4.5V$ on the falling transition, $V_H = 4.5V$ on the rising transition.

Data Retention Timing Diagram



Typical Characteristics Curves



FUJITSU MICROELECTRONICS. INC.

MB8418-20 MB8418-201.

CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MB8418 is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicon-gate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power supply is used. It is possible to retain data at low power supply voltage.

The MB8418 can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Two Chip Enables (\overline{E}_2 and \overline{E}_1) permit the selection of an individual device when the outputs are OR-tied. E2 controls minimum power consumption. The MB8418 is packaged in an industry standard 24-pin dual in-line package, or 32-pin leadless chip carrier.

FEATURES

- Extended temperature range: MB8418-20: -40°C to +85°C MB8418-20L: -40°C to +70°C
- Organized as 2048 words by 8-bits
- Fast Access Time: 200 ns Max.
- Low Standby Power: MB8418-20: 55µW MB8418-20L: 5.5µW

- Completely Static Operation. no clocks required
- Single +5 Volt Power Supply
- TTL Compatible Inputs/Outputs
- Low Data Retention Voltage: 2.0V Min
- Pin compatible with HM6116. TC5517 and μPD446



CERDIP PACKAGE DIP-24C-C03





PLASTIC PACKAGE DIP-24P-M01



LEADLESS CHIP CARRIER LCC-32-A02

PIN ASSIGNMENTS





Read

Write

L

I/O PIN

High-Z

High-Z

D_{OUT}

DIN

I_{SB}

l_{CC}

lcc

MB8418-20 / MB8418-20 L

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Min	Max	Unit
	Cerdip		-65	150	
Storage Temperature	Plastic	T _{stg}	-40	125	l °C
Temperature Under Bia	S	T _{bias}	-40	85	°C
Supply Voltage	-	V _{CC}	-0.5	8.0	٧
Input Voltage		V _{IN}	-0.5	V _{CC} + 0.5	٧
Input/Output Voltage		V _{I/O}	-0.5	V _{CC} + 0.5	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS, (Referenced to VSS = GND)

				MB8418		
Parameter	Syr	nbol	Min	Тур	Max	Unit
		MB8418-20L	-40		+70	• • • •
Ambient Temperature	IA.	MB8418-20	-40		+85	0°
Supply Voltage	V	CC	4.5	5.0	5.5	V
Input High Voltage	V	iH.	2.2	_	V _{CC} + 0.3	٧
Input Low Voltage	V	L	-0.3	_	0.8	V

CAPACITANCE

(TA = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit	Condition
Input Capacitance	C _{IN}	_	7	pF	$V_{IN} = 0V$
Input / Output Capacitance	C _{I/O}	-	10	pF	V _{I/O} = 0V

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol		Min	Max	Units
Standby Supply Current	$\overline{E}_2 = V_{CC} \pm 0.2 \text{ OR}$ $\overline{E}_1 = V_{CC} + 0.2 \text{V} \text{ and } \overline{E}_2 = V_{SS} \pm 0.2 \text{V}$	1	MB8418-20L		1	μΑ
Standby Supply Current	$V_{IN} = -0.2V$ to $V_{CC} + 0.2V$	ISB1	MB8418-20	_	10	μ.
Standby Supply Current	E_2 or $E_1 = V_{IH}$ $V_{IN} = -0.2V$ to $V_{CC} + 0.2V$	I _{SB2}		_	2	mA
Active Supply Current	$\overline{E}_2 = V_{IL}$ $V_{IN} = V_{IL}$ or V_{IH} ; $I_{OUT} = 0$	I _{CC1}		_	60	mA
Operating Supply Current	Cycle = Min, Duty = 100% I _{OUT} = 0	lCC2			60	mA
Input Leakage Current	V _{IN} = 0V to V _{CC}	l _{Li}		-1.0	1.0	μΑ
Output Leakage Current	$\frac{V_{I/O} = 0V \text{ to } V_{CC}}{E_2 = V_{IH} \text{ or } E_1 = V_{IH}}$	ILO		-1.0	1.0	μΑ
Output High Voltage	I _{OUT} = -1.0 mA	V _{OH}	4 .	2.4	_	V
Output Low Voltage	I _{OUT} = 4.0 mA	V _{OL}		_	0.4	٧

AC TEST CONDITIONS


Input Pulse Levels: 0.6V to 2.4V

Input Pulse Rise and Fall Times: 10 ns (0.8V to 2.2 V)

Input Timing Reference Level: 0.8V to 2.2V
Output Timing Reference Level: 0.8V to 2.2V
Output Load: 1 TTL Gate and

 $C_L = 5 pF$ for TEHQZ and TWHQZ

 $C_L = 100$ pF for all others.



DYNAMIC CHARACTERISTICS


Parameter	Symbol	Min	Max	Unit
Read Cycle Time	TAVAV	200	_	ns
Write Cycle Time	TAVAV	200	_	ns
Address Access Time	TAVQV		200	ns
Chip Enable Access Time	TELQV	_	200	ns
Output Hold from Address Change	TAVQX	15	_	ns
Output Low Z from E ₂ or E ₁	TELQX	15		ns
Output High Z from E ₂ or E ₁	TEHQZ	_	60	ns
Output Low Z from W	TWHQV	15	_	ns
Output High Z from W	TWLQZ	_	60	ns
Address Set Up Time	TAVEL, TAVWL	0	_	ns
Read Set Up Time	TWHEL, TWHAV	0	_	ns
Read Hold Time	TAXWL, TEHWL	0		ns
Write Set Up Time	TWLEL	0		ns
Write Hold Time	TEHWH	0		ns
Address Valid to End of Write	TAVWH	160	_	ns
Chip Enable to End of Write	TELEH	160	_	ns
Write Pulse Width	TWLWH	140		ns
Write Recovery Time	TWHAX, TEHAX	10	_	ns
Data Set Up Time	TDVEH, TDVWH	60		ns
Data Hold Time	TWHDX, TEHDX	0	_	ns

MB8418-20/MB8418-20 L


WAVEFORMS

MODE I: W Controlled: $(\overline{E}_2 = \overline{E}_1 = LOW)$

Read Cycle




Write Cycle




WAVEFORMS (Continued)

MODE 2: \overline{E}_2 or \overline{E}_1 Controlled (\overline{E}_2 = Low or \overline{E}_1 = Low) Read Cycle



Write Cycle



MB8418-20/MB8418-20 L


DYNAMIC CHARACTERISTICS

Data Retention Characteristics, NOTES 1, 2, 3 (Recommended operating conditions unless otherwise noted.)

Parameter Notes	Symbol		Min	Max	Unit
Data Retention Supply Voltage 1	VDR		2.0	5.5	V
Data Retention Supply Current 2	IDD	MB8418-20	-	10	μΑ
Data Retention Supply Current 2	IDR	MB8418-20L	_	1	μΑ
Data Retention Set Up Time 3	TEHVCL		60		ns
Recovery Time 3	TVHEL		60		ns

Notes:

- 1. $\overline{E}_2 = 2.2V$ to $V_{CC} \pm 0.3V$ for VDR = 2.5V to 5.5V $\overline{E}_2 = V_{CC} \pm 0.3V$ for VDR = 2.0 to 2.5V.
- 2. $V_{CC} = V_{DR}$, $\overline{E}_2 = V_{DR} 0.2V$ to $V_{DR} + 0.2V$, $V_{IN} = -0.2V$ to $V_{DR} + 0.2V$.
- $\boxed{3.}$ V_L = 4.5V on the falling transition, V_H = 4.5V on the rising transition.



MOS Memories

FUJITSU

■ MB8418A-12, MB8418A-12L, MB8418A-15, MB8418A-15L

CMOS 16,384-Bit Static Random Access Memory

Description

The Fujitsu MB8418A is a 2048-word by 8-bit static random access memory fabricated with CMOS silicon gate process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single 5 volt power supply is required.


The MB8418A is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost, and high performance.


Features

- Organization: 2048 words x
- Fast Access Time: 120 ns max. (MB8418A-12/12L)
- Completely static operation: No clocks required
- Three-state output
- Common data input/output ■ Single +5V power supply
- Low power standby: 5.5 mW max. (MB8418A-12/15) 275mW max. (MB8418A-12L/15L)
- 150 ns max. (MB8418A-15/15L) Data retention: 2.0V min.
 - Standard 24-pin DIP (Ceramic Cerdio/Plastic Mold)
- TTL compatible inputs/outputs Standard 32 pin leadless chip
 - Dual chip enable inputs for battery back-up use.



MB8418A Block Diagram and Pin Assignment





Truth Table

E ₂	E,	w	Mode	Supply Current	I/O Pin
Н	X	Χ	Not Selected	I _{SB}	High-Z
X	Н	Х	Not Selected	I _{SB}	High-Z
L	L	Н	Read	Icc	D _{OUT}
L	L	L	Write	Icc	D _{IN}

Absolute Maximum Ratings (See Note)

Parameter		Quanha!	Value	Unit
Parameter		Symbol	value	Unit
Storage Temperature	Cerdip Plastic	T_{stg}	-65 to +150 -40 to +125	°C
Temperature Under Bia	s	T _{bias}	-10 to +85	°C
Supply Voltage		V _{cc}	-0.5 to +7.0	٧
Input Voltage		V _{IN}	-0.5 to V _{CC} + 0.5	٧
Input/Output Voltage		V _{I/O}	-0.5 to V _{CC} + 0.5	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

Capacitance

 $(f = 1 \text{ MHz}, T_A = 25 ^{\circ}\text{C})$

Parameter	Symbol	Min	Тур	Max	Unit
I/O Capacitance (V _{I/O} = 0V)	C _{I/O}	_	_	10	pF
Input Capacitance (V _{IN} = 0V)	C _{IN}	_	_	7	pF

Recommended Operating Conditions

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	٧
Input Low Voltage	V _{IL}	-0.3		0.8	V
Input High Voltage	V _{IH}	2.2	_	V _{CC} +0.3	٧
Ambient Temperature	TA	0	_	70	°C

FUJITSU

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

				18A-	MB8418A- 12L/15L			
Parameter	Condition	Symbol	Min	Max	Min	Max	Unit	
Standby Supply Current 1	$\overline{E}_2 = V_{CC} \pm 0.2 \text{ OR}$ $\overline{E}_1 = V_{CC} + 0.2 \text{V}$ and $\overline{E}_2 = V_{SS} \pm 0.2 \text{V}$ $V_{IN} = -0.2 \text{V to } V_{CC} + 0.2 \text{V}$	I _{SB1}	_	1		0.05	mA	
Standby Supply Current 2	\overline{E}_2 or $\overline{E}_1 = V_{IH}$, $V_{IN} = -0.2V$ to $V_{CC} + 0.2V$	I _{SB2}	_	2	_	1	mA	
Active Supply Current	$\overline{E}_1 = \overline{E}_2 = V_{IL}$ $V_{IN} = V_{IL}$ or V_{IH} ; $I_{OUT} = 0$	I _{CC1}	_	60	_	60	mA	
Operating Supply Current	Cycle = Min, Duty = 100% I _{OUT} = 0	I _{CC2}	_	60	_	60	mA	
Input Leakage Current	V _{IN} = 0V to V _{CC}	lu	-1.0	1.0	-1.0	1.0	μА	
Output Leakage Current	$V_{I/O} = 0V$ to V_{CC} $E_2 = V_{IH}$ or $E_1 = V_{IH}$	I _{LO}	-1.0	1.0	-1.0	1.0	μΑ	
Output High Voltage	I _{OUT} = -1.0 mA	V _{OH}	2.4	_	2.4	_	٧	
Output Low Voltage	I _{OUT} = 4.0 mA	V _{OL}	_	0.4		0.4	٧	

Note: All voltages are referenced to GND.

AC Test Conditions

Input Pulse Levels:

0.6V to 2.4V Input Pulse Rise and Fall Times: 5ns

Timing Reference Levels:

(Transient Time between 0.8V and 2.2V)

Input: $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ Output: $V_{OL} = 0.8V$, $V_{OH} = 2.2V$ $C_L = 5_{PF}$ for TEHQZ and TWHQZ

Output Load: $C_L = 100 \text{ pF for all others.}$

(10) ЗкΩ + C_L Including Jig


- 2.2V

AC Characteristics


(Recommended operating conditions unless otherwise noted.)

		MB8418A- 12/12L		MB8418A- 15/15L			
Parameter	Symbol	Min	Max	Min	Max	Unit	
Read Cycle Time	TAVAV	120	_	150	_	ns	
Write Cycle Time	TAVAV	120	_	150	_	ns	
Address Access Time	TAVQV		120		150	ns	
Chip Enable Access Time	TELQV		120	_	150	ns	
Output Hold from Address Change	TAXQX	15	_	15		ns	
Output Low Z from $\overline{\mathbb{E}}_2$ or $\overline{\mathbb{E}}_1$	TELQX	15	_	15	_	ns	
Output High Z from $\overline{\mathbb{E}}_2$ or $\overline{\mathbb{E}}_1$	TEHQZ		40	_	50	ns	
Output Low Z from W	TWHQX	15		15	_	ns	
Output High Z from W	TWLQZ	_	40		50	ns	
Address Set Up Time	TAVEL, TAVWL	0	_	0	_	ns	
Read Set Up Time	TWHEL, TWHAV	0		0		ns	
Read Hold Time	TAXWL, TEHWL	0	_	0		ns	
Write Set Up Time	TWLEL	0	_	0	_	ns	
Write Hold Time	TEHWH	0	_	0	_	ns	
Address Valid to End of Write	TAVWH	100		120	_	ns	
Chip Enabled to End of Write	TELEH	100	_	120	_	ns	
Write Pulse Width	TWLWH	70		90	_	ns	
Write Recovery Time	TWHAX, TEHAX	5	_	5	_	ns	
Data Set Up Time	TDVEH, TDVWH	35	_	40	_	ns	
Data Hold Time	TWHDX, TEHDX	0		0		ns	


Read Cycle Timing Diagram




Write Cycle Timing Diagram



Read Cycle Timing Diagram



Write Cycle Timing Diagram



Data Retention Characteristics(Recommended operating conditions unless otherwise noted.)


		MB84 12/15	18A-	MB841			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Condition
Data Retention Supply Voltage	V _{DR}	2.0	5.5	2.0	5.5	٧	Note 1
Data Retention Supply Current	I _{DR}		0.5		0.03	mA	Note 2
Data Retention Set Up Time	TEHVL	40	_	40	. —	ns	Note 3
Recovery Time	TVHEL	40	_	40		ns	Note 3

Note 1. \overline{E}_2 = 2.2V to V_{CC} + 0.3V for VDR = 2.5V to 5.5V \overline{E}_2 = V_{CC} ± 0.3V for VDR = 2.0 to 2.5V.


Note 2. $V_{CC} = V_{DR} = 3.0V$, $\vec{E}_2 = V_{DR} - 0.2V$ to $V_{DR} + 0.2V$, $V_{IN} = -0.2V$ to $V_{DR} + 0.2V$.

Note 3. $V_L = 4.5V$ on the falling transition, $V_H = 4.5V$ on the rising transition.

Data Retention Timing Diagram



Typical Characteristics Curves



FUJITSU MICROELECTRONICS, INC.

CMOS 65,536-BIT STATIC RANDOM ACCESS MEMORY

MB8464 MB8464-L PRELIMINARY

Note: This is not a final specification. Some parametric limits are subject to change.

DESCRIPTION

The Fujitsu MB8464 is a 8192 word by 8-bit static random access memory. This device is fabricated using a combination of Fujitsu's high-speed N-Channel MOS silicongate technology and the low power consumptive complementary MOS silicongate technology.


The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All inputs and output pins are TTL compatible, and a single +5V power supply is used. It is pos-

sible to retain data at low power supply voltage.

The MB8464 can be used for high performance applications such as microcomputer systems where fast access times and ease of use are required. Output Enable \overline{G} input permits the disable of all outputs when outputs are OR-tied. The MB8464 is packaged in an industry standard 28-pin dual in-line package and is also available in a 32-pin leadless chip carrier.

THE PROPERTY OF THE PARTY OF TH

PLASTIC PACKAGE DIP-28P-M02




LEADLESS CHIP CARRIER LCC-32C-A02

FEATURES

- Organized as 8192 words by 8-bits
- Fast access times: MB8464-12/-12L: 120 ns Max. MB8464-15/-15L: 150 ns Max.
- Low Power Consumption: MB8484-12/-15: 500 mW Max. (Active) MB8464-12/-151: 330 mW Max. (Active) MB8464-12/-15: 11 mW Max. (Standby) MB8464-12/-151: 0.55 mW Max. (Standby)
- Completely static operation: no clock or refresh needed
- Single +5V supply voltage, ±10% tolerance
- . Common data inputs and outputs
- TTL compatible inputs and outputs
- · Low data retention voltage: 2.0V min.
- Standard 28-pin DIP and 32-pin leadless chip carrier

MB8464 BLOCK DIAGRAM




TRUTH TABLE

Ē,	E ₂	G	w	MODE	SUPPLY CURRENT	I/O PIN
H	X	X	X	Not Selected	I _{SB}	High-Z
X	L	X	Х	Not Selected	ISB	High-Z
L	H	Н	Н	D _{OUT} Disable	Icc	High-Z
L	Н	L	Н	Read	Icc	DOUT
L	н	X	L	Write	Icc	D _{IN}

PIN ASSIGNMENTS

NC	3 4 5 6 7 8 9 10 11 12	MB8464 (8192 x 8)	28 VCC 27 W 26 E ₂ 25 A ₈ 24 A ₉ 23 A ₁₁ 22 G 21 A ₁₀ 20 E ₁ 19 DQ ₆ 17 DQ ₆ 16 DQ ₄
DQ ₂	13		16 DQ4
v _{ss} [14		15 DQ3



PRELIMINARY

Note: This is not a final specification. Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Value	Unit
O4 T	Cerdip	_	-65 to +150	°C
Storage Temperature	Plastic	T _{stg}	-40 to +125	°C
Temperature Under Bia	S	T _{bias}	-10 to +85	°C
Supply Voltage		V _{CC}	-0.5 to +7.0	V
Input Voltage		V _{IN}	-0.5 to V _{CC} + 0.5	٧
Output Voltage		V _{I/O}	-0.5 to V _{CC} + 0.5	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operations should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

Parameter	Symbol	bol Min Typ Max Unit		Ambient Temperature		
Supply Voltage	V _{CC}	4.5	5.0	5.5	٧	
Input High Voltage	V _{IH}	2.2	_	V _{CC} + 0.3	٧	0°C to 70°C
Input Low Voltage	V _{IL} **	-0.3	_	0.8	٧	

CAPACITANCE (T_A = 25 °C)

Parameter	Symbol	Min	Max	Unit	Condition
Input Capacitance	C _{IN}	_	7	pF	$V_{IN} = 0V$
Input/Output Capacitance	C _{I/O}		10	pF	V _{I/O} = 0V

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (V _{IN} = V _{SS} to V _{CC})		ILI		±10	μΑ
Output Leakage Current $(\overline{E}_1 = V_{IH} \text{ OR } \overline{E}_2 = V_{IL} \text{ OR } \overline{G} = V_{IH})$ OR $\overline{W} = V_{IL}, V_{I/O} = V_{SS}$ to V_{CC}		lLO	_	±10	μΑ
Standby Power Supply Current $\begin{pmatrix} -0.2V \le E_2 \le 0.2V \text{ OR} \\ V_{2} = 0.2V \le \overline{E}_2 \le 0.2V \text{ OR} \end{pmatrix}$	1	_	2	mA	
$\begin{pmatrix} V_{CC} - 0.2 \overline{V} \le \overline{E}_1 \le V_{CC} + 0.2 V \\ V_{CC} - 0.2 V \le E_2 \le V_{CC} + 0.2 V \end{pmatrix}$	L-Version	ISB1	_	0.1	mA
Standby Power Supply Current ($\overline{E}_1 = V_{IH}$)	Standard	lone	_	5	mA
OR E ₂ = V _{IL}	L-Version	ISB2	_	3	mA
Active Power Supply Current $(\overline{E_1} = V_{IL}, E_2 = V_{IH})$	Standard	I _{CC1}	_	30	mA
Active Power Supply Current $V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 0$	or V _{IL} , I _{OUT} = 0 / L-Version		_	25	mA
Active Power Supply Current (Cycle = Min., Duty = 100%)	Standard	1	_	90	mA
I Active Power Supply Current (I _{OUT} = 0	L-Version	ICC2	_	60	mA
Output High Voltage ($I_{OH} = -1.0$ mA)		Voн	2.4	_	٧
Output Low Voltage (I _{OL} = 2.1mA)		V _{OL}	_	0.4	V

^{**} $V_{IL}(min) = -0.3V$ for DC level, $V_{IL}(min) = -3.0V$, for ≤ 50 nsec pulse.

AC TEST CONDITIONS

Input Pulse Levels:

0.6V to 2.4 V

Input Pulse Rise and Fall Times:

5 ns

Timing Reference Level:

Input = 0.8 V, 2.2 V

Output Load:

Output = 0.8V, 2.0 V


1 TTL gate + 5pF (including scope & jig) for

TGHQZ, TWLQZ, TEHQZ, TWHQX, TGLQX and TEHQX 1 TTL gate + 100pF for all others.


AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) READ CYCLE

		MB846	4-12/12L	MB8464-15/15L			
Parameter	Symbol	Min	Max	Min	Max	Unit	
Read Cycle Time	TAVAV	120		150		ns	
Address Access Time	TAVQV		120		150	ns	
E ₁ Access Time	TE1LQV		120		150	ns	
E ₂ Access Time	TE2HQV		120		150	ns	
Output Enable to Output Valid	TGLQV		50		60	ns	
Output Hold from Address Change	TAXQX	10		10		ns	
Chip Enable to Output Low-Z	TE1LQX, TE2HQX	10		10		ns	
Output Enable to Output Low-Z	TGLQX	5		5		ns	
Chip Enable to Output High-Z	TE1HQZ, TE2HQZ		40		50	ns	
Output Enable to Output High-Z	TGHQZ		40		50	ns	

READ CYCLE No. 11) 2)



READ CYCLE No. 21)



Note: 1) W is high for Read Cycle.


2) Device is continuously selected, $\overline{E}_1 = \overline{G} = V_{11}$, $E_2 = V_{1H}$.

WRITE CYCLE

		MB846	4-12/12L	MB8464-15/15L		
Parameter	Symbol	Min Max		Min	Max	Unit
Write Cycle Time	e Time TAVAV 120			150		ns
Address Valid to End of Write	TAVWH, TAVE1H, TAVE2L	85	_	100	_	ns
Chip Enable to End of Write	TE1LE1H, TE2HE2L	85		100	_	ns
Data Valid to End of Write	TDVWH, TDVE1H, TDVE2L	40 —		50	_	ns
Data Hold Time	TWHDZ, TE1HDZ, TE2LDZ	0	_	0	_	ns
Write Pulse Width	TWLWH	70	_	90	_	ns
Address Setup Time	TAVWL, TAVE1L, TAVE2H	0	_	0	_	ns
Write Recovery Time	TWHAX, TE1HAX, TE2LAX	5		5	_	ns
Chip Enable to Output Low-Z	TE1LQX, TE2HQX	5 —		5	_	ns
Write Enable to Output Low-Z	TWHQX	5 —		5	_	ns
Write Enable to Output High-Z	TWLQZ	- 40		_	50	ns

WRITE CYCLE TIMING DIAGRAMS


WRITE CYCLE NO. 1 (W Controlled)




Note: 1) IF \overline{G} , \overline{E}_1 , and E_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.



WRITE CYCLE NO. 2 (\bar{E}_1 Controlled)



WRITE CYCLE NO. 3 (E₂ Controlled)



Note: 1) If \overline{G} , E_2 and \overline{W} are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

2) If \$\overline{G}\$, \$\overline{\overline{E}}\$, and \$\overline{W}\$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

PRELIMINARY

Note: This is not a final specification.

Some parametric limits are subject to change.

DATA RETENTION CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter I	Note:	3	Symbol	Min	Max	Unit
Data Retention Supply Voltage	1		VDR	2.0	5.5	V
Data Batastias Comple Company		L-Version	IDD		0.1	mA
Data Retention Supply Current	2	Standard	IDR	_	50	μΑ
Data Retention Set Up Time	3		TE2LVL, TE1HVL	0		ns
Recovery Time 3		TVHE1L, TVHE2H	TAVAV		ns	

Note 1: E_2 controlled: $E_2 \le 0.2V$


 E_1 controlled: $E_1 \ge V_{DR} - 0.2V$ ($E_2 \le 0.2V$ or $E_2 \ge V_{DR} - 0.2V$)


Note 2: E_2 controlled: $V_{DR} = 3.0V$, $E_2 \le 0.2V$

 E_1 controlled: $V_{DR} = 3.0V$, $E_1 \ge V_{DR} - 0.2V$ ($E_2 \le 0.2V$ or $E_2 \ge V_{DR} - 0.2V$)

Note 3: $V_L = 4.5V$ on falling transition, $V_H = 4.5V$ on rising transition.


DATA RETENTION TIMING








PRELIMINARY Note: This is not a final specification.


TYPICAL CHARACTERISTICS CURVES

















PRELIMINARY


Note: This is not a final specification. Some parametric limits are subject to change.


TYPICAL CHARACTERISTICS CURVES (Continued)
















NMOS & CMOS EPROMs Quick Guide To Products in This Section Tech-Organi-Access Dissi-Power Device Time nology zation Supply Power pation Package Page (max) Volts Active Standby MBM2764-20 NMOS 8K x 8 200 nS +5 550 mW 143 mW 28-pin 4-2 NMOS 250 nS 193 mW MBM2764-25 8K x 8 550 mW 28-pin 4-2 +5 MBM2764-30 NMOS 300 nS 550 mW 193 mW 4-2 8K x 8 +5 28-pin MBM2764-30X NMOS 8K x 8 300 nS +5 550 mW 193 mW 28-pin 4-2 MBM27C64-25 CMOS 250 nS 40 mW/MHz 550 μW 4-9 8K x 8 +5 28-pin MBM27C64-30 CMOS 300 nS 40 mW/MHz 550 μW 4-9 8K x 8 +5 28-pin 550 mW 28-pin MBM27128-25 NMOS 16K x 8 250 nS +5 193 mW 4-16 550 mW 193 mW MBM27128-30 NMOS 16K x 8 300 nS +5 28-pin 4-16 MBM27256-20 NMOS 32K x 8 200 nS + 5V 525 mW 210 mW 28-pin 4-22 525 mW 210 mW MBM27256-25 NMOS 32K x 8 250 nS +5V 28-pin 4-22 MBM27256-30 NMOS 300 nS +5V 525 mW 210 mW 28-pin 4-22 32K x 8 MBM27C256-25 **CMOS** 32K x 8 250 nS +5 40 mW/MHz 550 μW 28-pin 4-29 MBM27C256-35 **CMOS** 40 mW/MHz 32K x 8 300 nS +5 550 μW 28-pin 4-29 MBM27C256-45 **CMOS** 450 nS 40 mW/MHz 550 μW 28-pin 4-29 32K x 8 +5

FUJITSU MICROELECTRONICS. INC.

NMOS 65,536-BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

MBM2764-20 MBM2764-25 MBM2764-30 MBM2764-30-X

DESCRIPTION

The Fujitsu MBM2764 is a highspeed 65,536-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 28-pin dual in-line package with a transparent lid is used to package the MBM2764. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM2764 is fabricated using N-channel double polysilicon gate technology with single transistor stacked gate cells. It is organized as 8,192 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.


FEATURES

- Organized as 8192 words by 8-bits, fully decoded
- Fast Access Time:

MBM2764-20 200 ns MBM2764-25 250 ns MBM2764-30 300 ns MBM2764-30-X 300 ns


- Simple programming requirements
- Single location programming
- Programs with Quick Pro[™] (see page 4-7)
- Low power requirement: 550mW active 193mW standby

- Extended temperature range: MBM2764-30-X: -40°C to +85°C
- No clocks required, Fully static operation
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Output Enable G pin for simplified memory expansion
- Single +5V Operation
- Standard 28-pin DIP package
- Pin compatible with Intel 2764







CERDIP PACKAGE DIP-28C-C01



LCC Package LCC-32C-A01

PIN ASSIGNMENT





ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parame	eter	Symbol	Value	Unit
Tomporatura Under Bios	MBM2764-20/-25/30	-	-25 to +85	
Temperature Under Bias	MBM2764-30-X	- 'A	-50 to +95	- °C
Storage Temperature		T _{sta}	- 65 to + 125	°C
Inputs/Outputs with Respect to	V _{SS}	V _{IN} , V _{OUT}	-0.6 to +7	V
V _{CC} with Respect to V _{SS}		Vcc	-0.6 to +7	V
V _{PP} with Respect to V _{SS}		V _{PP}	-0.6 to +22	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

FUNCTIONS AND PIN CONNECTIONS V_{CC} (28) = +5, V_{SS} (14) = GND

Function (DIP Pin No.) Mode	Address Input (2 ~ 10,21,23 ~ 25)	Data 'Q (11 ~ 13,15 ~ 19)	Ē (20)	Ğ (22)	P (27)	I _{CC} Supply (28)	V _{PP} (1)
Read	AIN	D _{OUT}	VIL	VIL	V _{IH}	I _{CC2}	Vcc
Output Disable	۸	High Z	V	V _{IH}	Don't Care	Jana	V
Output Disable	AIN	nigii 2	VIL	Don't Care	V_{IL}	ICC2	Vcc
Stand By	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	I _{CC1}	Vcc
Program	A _{IN}	D _{IN}	VIL	V _{IH}	V_{IL}	ICC2	V_{PP}
Program Verify	A _{IN}	D _{OUT}	VIL	V _{IL}	V _{IH}	I _{CC2}	V _{PP}
Program Inhibit	Don't Care	High Z	VIH	Don't Care	Don't Care	I _{CC1}	V _{PP}

Note: 1. \overline{P} works as if G (output enable) during reading operation.

CAPACITANCE

 $(T_A = 25 \,^{\circ}C, f = 1 \,^{\circ}MHz)$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}	4	6	pF
Ouput Capacitance (V _{OUT} = 0V)	C _{OUT}	8	12	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS} = GND)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature			
Faiailletei	Symbol	IAHH	тур	IVIAX	Oint	MBM2764-20/-25/-30	MBM2764-30-X		
Supply Voltage	Vcc	4.50	5.0	5.50	٧				
Supply Voltage	V _{PP}	V _{CC} - 0.6	_	V _{CC} + 0.6	V	0°C to +70°C	4000 40 10500		
Supply Voltage	V _{SS}	_	GND	_	V	0 0 10 +70 0	-40°C to +85°C		
Input High Voltage	V _{IH}	2.0		V _{CC} +1	V				
Input Low Voltage	V _{IL}	- 0.1		0.8	٧		j		

MBM2764

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions	Symbol	Min	Max	Unit
Input Load Current	V _{IN} = 5.5 V	ILI	T -	10	μΑ
Output Leakage Current	V _{OUT} = 5.5 V	ILO	_	10	μΑ
V _{PP} Supply Current	$V_{PP} = V_{CC} \pm 0.6V$	IPP	_	15	mA
V _{CC} Standby Current	Ē = V _{IH}	lcc1	_	35	mA
V _{CC} Supply Current (Active)	Ē = V _{IL}	I _{CC2}	_	100	mA
Input Low Voltage	T -	V _{IL}	- 0.1	+0.8	V
Input High Voltage	_	V _{IH}	2.0	V _{CC} +1	V
Output Low Voltage	$I_{OL} = 2.1 \text{mA}$	V _{OL}	_	0.45	٧
Output High Voltage	$I_{OH} = -400\mu A$	V _{OH}	2.4		٧

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MBM2764-20		MBM2764-25		MBM2764-30 MBM2764-30-X		Unit	Test Conditions	
raidilietei	Oymboi	Min	Max	Min	Max	Min	Max	O.I.I.		
Address to Output Delay	TAVQV	_	200	_	250	_	300	ns	$\overline{E} = \overline{G} = V_{IL}$	
E to Output Delay	TELQV	_	200	_	250	_	300	ns	$\vec{E} = V_{IL}$	
র to Output Delay	TGLQV	10	70	10	100	10	120	ns	Ē = V _{IL}	
Output Enable High to Output Float	TGHQZ, TEHQZ	0	60	0	60	0	105	ns	Ē = V _{IL}	
Address to Output Hold	TAXQX	0	_	0	_	0	_	ns	$\overline{E} = \overline{G} = V_{IL}$	

AC TEST CONDITIONS

Input Pulse levels:

Input Rise and Fall Time:

Timing Measurement Reference Levels:


0.8V to 2.2V

≤ 20nsec


1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

1 TTL gate and C_L = 100 pF

Output Load:




OPERATION TIMING DIAGRAM





Notes: (1) \overline{G} may be delay up to TAVQV—TGLQV after the falling edge of \overline{E} without impact on TAVQV.


(2) TGHQZ or TEHQZ are specified from \overline{G} or \overline{E} , whichever occurs first.


TYPICAL CHARACTERISTICS CURVES



















TYPICAL CHARACTERISTICS CURVES (Continued)














PROGRAMMING/ERASING INFORMATION

MEMORY CELL DESCRIPTION

The MBM2764 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state, the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{THO}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 2.

CONVENTIONAL PROGRAMMING

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM2764 has all 65,536-bits in the "1" or high state. "0's" are loaded into the MBM2764 through the procedure of programming.

The programming mode is entered when +21V is applied to the Vpp pin and \bar{E} and \bar{P} are both at V_{IL}. During programming, \bar{E} is kept at V_{IL}. A 0.1 μF capacitor between Vpp and Vss is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. Eight bit patterns are placed on the respective output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, 50 msec, TTL low level pulse is applied to the \bar{P} input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the P input is prohibited when programming.

Fig. 1 — MEMORY CELL





Fig. 2 — MEMORY CELL THRESHOLD SHIFT



QUICK PROTM

In addition to the standard 50 millisecond pulse width programming procedure, the MBM2764 can be programmed with a fast programming algorithm designed by Fujitsu called Quick Pro™. The algorithm (shown in figure 3) utilizes a sequence of 1 millisecond pulse to program each location. This algorithm will typically yield a savings of 86% in programming time per device when utilized in commercially available programmers. However, in custom programmer designs that require less overhead the savings can be even greater.

The programming mode is entered when +6V is applied to the VCC pin followed by applying +21V to VPP pin. A TTL low input must be applied to the E input. Conversely, a TTL high input must be applied to the G input. After the programming voltages and TTL levels have stabilized, a sequence of 1 millisecond pulses must be applied to the P pin for programming. After each pulse. a pulse counter must be incremented and the location should be checked for accuracy. Upon verification, an additional sequence of 1 millisecond pulses equal to the present value of the pulse counter must be applied to the location to ensure proper levels of stored charge. An alternate approach to the additional pulses would be to apply a single TTL low pulse with a width equivalent to the value of the pulse counter multiplied by 1 millisecond. When the pulse counter reaches a maximum of 20, the verification procedure is skipped

and a flag is set to indicate a program failure. Upon completion of programming of the entire device, a final array verification (all locations) is required. All Fujitsu devices will typically require only two 1 millisecond pulses (one initial and one additional) to reach proper stored charge levels.

ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the MBM2764 to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase an MBM2764. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å) with intensity of 12,000,W/cm² for 15 to 20 minutes.

The MBM2764 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM2764 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescant light and sunlight willi eventually erase the MBM2764 and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

MBM2764

PROGRAMMING/ERASING INFORMATION (Continued)

DC CHARACTERISTICS

 $(T_A = 25 \pm 5 \,^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 21V \pm 0.5V)$


Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Leakage Current	lu	_	10	μΑ	V _{IN} = 0.45V-5.25V
Output Low Voltage	V _{OL}	_	0.45	V	I _{OL} = 2.1 mA
Output High Voltage	V _{OH}	2.4	_	V	$I_{OH} = -400\mu A$
V _{CC} Supply Current	Icc	_	100	mA	
Input Low Voltage	VIL	-0.1	0.8	٧	
Input High Voltage	V _{IH}	2.0	V _{CC} +1	٧	
V _{PP} Supply Current	Ірр		30	mA	CE = PGM = V _{IL}

AC CHARACTERISTICS

 $(T_A = 25 \pm 5 \,^{\circ}\text{C}, V_{CC} = 5V \pm 5\%, V_{PP} = 21V \pm 0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	TAVPL	2			μS
Ē Setup Time	TELPL	2	_	_	μS
Data Setup Time	TDVPL	2	_	_	μS
Address Hold Time	TGHAX	0	_		μS
Data Hold Time 1	TPHDZ	2			μS
Chip Enable to Output Float Delay	TGHQZ	_	_	130	ns
V _{PP} Setup Time	TVPPHL	2	_	_	μS
P Pulse Width-Conventional	TPLPH	45	50	55	ms
P Pulse Width-Quick-Pro™	TPLPH	0.45	1.00	1.05	ms
G Setup Time	TDZGL	2		_	μS
Data Valid from G	TGLQV	_	_	150	ns

PROGRAMMING WAVEFORM



MOS Memories

FUJITSU

■ MBM27C64-25, MBM27C64-30

CMOS 65,536-Bit UV Erasable and Electrically Programmable Read Only Memory

Description

The Fujitsu MBM27C84 is a high speed 65,536-bit static Complementary MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially suited for applications where the extremely low power consumption of CMOS is essential. The device dissipates only 40 mW/MHz when active, typically 5μ W when in standby, yet it provides the same high speed performance as the NMOS MBM2764-type devices.

This package is available in either a Jedec Standard 28-pin dual-inline package or a Jedec Standard 32-pin LCC package both of which have a transparent lid. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can be programmed into the memory.

The MBM27C64 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 8192 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.


Features

■ CMOS Power Consumption: 550µW max. (Standby) 5.5µW typ. (Standby) 40mW/MHz (Active)


■ Fast Access Time:


- MBM27C64-25 250 ns max. MBM27C64-30 300 ns max. ■ Utilizes the same simple programming requirements as
- MBM2764


 May be programmed 8 times faster than conventional methods using Fujitsu's QUICKPRO algorithm (see page
- Single +5V operation
- 10% V_{CC} tolerance standard
- TTL compatible inputs/outputs
- Three-state output provides ORtie capability
- Output Enable G pin provides precise data bus control
- Pin and function compatible with 2764-type devices
- -40°C to +85°C and -55°C to +125°C temp. ranges available



MBM27C64 Block Diagram and Pin Assignments







Absolute Maximum Ratings (See Note)

Parameter	Symbol	Value	Unit
Temperature Under Bias	TA	-25 to +85	°C
Storage Temperature	T _{sta}	-65 to +125	°C
Inputs/Outputs with Respect to V _{SS}	V _{IN} , V _{OUT}	-0.6 to +7	V
V _{CC} with Respect to V _{SS}	V _{CC}	-0.6 to +7	V
V _{PP} with Respect to V _{SS}	V _{PP}	-0.6 to +22	٧

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Functions and Pin Connections $(V_{CC}(28) = \ +5, \ V_{SS}(14) = GND)$

Function (DIP Pin No.)

Mode	Address Input (2-10,21,23-25)	Data I/O (11-13, 15-19)	E (20)	G (22)	P (27)	l _{cc} Supply (28)	V _{PP} (1)
Read	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	I _{CC1}	V_{CC}
Outnut Dinable		111-b 7		V _{IH}	Don't Care		.,
Output Disable	A _{IN}	High Z	V_{IL}	Don't Care	V _{IL}	ICC1	V _{CC}
Stand By	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	I _{SB1}	V _{CC}
Program	A _{IN}	D _{IN}	V _{IL}	V _{IH}	V _{IL}	I _{CC1}	V _{PP}
Program Verify	A _{IN}	D _{OUT}	V _{IL}	VIL	V _{IH}	I _{CC1}	V _{PP}
Program Inhibit	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	I _{SB1}	V _{PP}

Capacitance

 $(T_A = 25 \,^{\circ}C, f = 1 \, MHz)$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}	4	6	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}	8	12	pF

Recommended Operating Conditions

(Referenced to $V_{SS} = GND$)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage (Note 1)	V _{cc}	4.50	5.0	5.50	٧	
Supply Voltage	V _{PP}	V _{CC} -0.6	_	V _{CC} +0.6	٧	0°C to +70°C
Supply Voltage	V _{SS}	-	GND	_	٧	Note 2
Input High Voltage	V _{IH}	2.0		V _{CC} +0.3	٧	
Input Low Voltage	V _{IL}	-0.1	_	0.8	٧	

Note 1. V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}. Note 2. -40 °C to +85 °C available as MBM27C64-25-X, MBM27C64-30-X -55 °C to +125 °C available as MBM27C64-30-W.

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Typ (Note 1)	Max	Unit
Input Load Current (V _{IN} = 5.50V)	I _{LI}	_		10	μΑ
Output Leakage Current (V _{OUT} = 5.50V)	I _{LO}			10	μА
V _{PP} Supply Current	I _{PP}	_	1	100	μΑ
V_{CC} Standby Current ($\overline{E} = V_{IH}$)	I _{SB1}	_		1	mA
V_{CC} Standby Current (E = V_{CC} -0.3V to V_{CC} + 0.3V, I_{OUT} = 0mA)	I _{SB2}	_	1	100	μΑ
V_{CC} Active Current ($\overline{E} = V_{IL}$)	I _{CC1}			30	mA
V_{CC} Operation Current (f = 4MHz, I_{OUT} = 0mA)	I _{CC2}			30	mA
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}	_	_	0.45	V
Output High Voltage (I _{OH} = -400μA)	V _{OH}	2.4	_	_	٧

Note 1. $V_{CC} = 5.0V$ and TA = 25 °C.

AC Characteristics (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MBM27C64-25		MBM27C64-30		Unit	
		Min	Max	Min	Max		
Address to Output Delay $(\overline{E} = \overline{G} = V_{IL}, \overline{P} = V_{IH})$	TAVQV		250		300	ns	
\overline{E} to Output Delay ($\overline{G} = V_{IL}$, $\overline{P} = V_{IH}$)	TELQV		250		300	ns	
G to Output Delay (E = V _{IL} , P = V _{IH})	TGLQV	10	100	10	150	ns	
\overline{P} to Output Delay ($\overline{E} = \overline{G} = V_{IL}$)	TPHQV	10	100	10	150	ns	
Output Enable High to Output Float (See Note 2)	TGHQZ	0	60	0	105	ns	
Address to Output Hold	TAXQX	0	_	0	_	ns	


Note 2. TGHQZ is specified from \overline{E} , \overline{G} , or \overline{P} , whichever occurs first.

AC Test Conditions


Input Pulse Levels: 0.8 V to 2.2 V Input Rise and Fall Time: ≤20nsec

Timing Measurement Reference Levels: 1.0 and 2.0V for inputs

0.8 and 2.0V for outputs 1 TTL gate and $C_L = 100 \text{ pF}$




Operation Timing Diagram





Note 3. \vec{G} may be delayed up to TAVQV—TGLQV after the falling edge of \vec{E} without impact on TAVQV.


Typical Characteristics Curves



Typical Characteristics Curves, continued







Programming/Erasing Information

Memory Cell Description

The MBM27C64 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state, the cell has a low threshold (VTH1) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{TH0}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 2.

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27C64 has all 65,536 bits in the "1" or high state. "0's" are loaded into the MBM27C64 through the procedure of programming.

Conventional Programming

The programming mode is entered when +21V is applied to the V_{PP} pin and \overline{E} and \overline{P} are both at V_{IL} . During programming, \overline{E} is kept at V_{IL} . A $0.1\mu\text{F}$ capacitor between V_{PP} and V_{SS} is needed to prevent excessive

voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. A pattern of eight bits are placed on the respective output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, 50 msec, TTL low level pulse is applied to the P input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the P input is prohibited when programming.

Fig. 1 — Memory Cell





Fig. 2 — Memory Cell Threshold Shift



Programming/Erasing Information, continued

Quick ProTM Programming

In addition to the standard 50 millisecond pulse width programming procedure, the MBM27C64 can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The algorithm (shown in figure 3) utilizes a sequence of 1 millisecond pulses to program each location. This algorithm will typically yield a savings of 86% in programming time per device when utilized in commercially available programmers. However, in custom programmer designs that require less overhead the savings can be even greater. .

The programming mode is entered when +6V is applied to the VCC pin followed by applying +21V to VPP pin. A TTL low input must be applied to the E input and a TTL high input must be applied to the G input. After the programming voltages and TTL levels have stabilized, a sequence of 1 millisecond pulses must be applied to the P pin for programming. After each pulse, a pulse counter must be incremented and the location should be checked for accuracy. Upon verification, an additional sequence of 1 millisecond pulses equal to the present value of the pulse counter must be applied to the location to ensure proper levels of stored charge. An alternate approach to the additional pulses would be to apply a single TTL low pulse with a width equivalent to the value of the pulse counter multiplied by 1 millisecond. When the pulse counter reaches a maximum of 20, the verification procedure is skipped and a flag is set to indicate a program failure. Upon completion of programming of the entire device, a final array verification (all locations) is required. All Fujitsu devices will typically require only two 1 millisecond pulses (one initial and one additional) to reach proper stored charge levels.


Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the MBM27C64 to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase an MBM27C64. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å) with intensity of 12,000μW/cm²) for 15 to 20 minutes. The MBM27C64 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM27C64 and similar devices,

will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM27C64 and such exposure should be prevented to realize maximum data retention. If used in such an environment, the package windows should be covered by an opaque label or substance.

Fig. 3 — Quick ProTM Program Flow Chart



QUICK PROTM IS A TRADEMARK OF FUJITSU LIMITED

DC Characteristics

 $(T_A = 25 \pm 5 \,^{\circ}C,$

 $V_{CC} = 5V \pm 10\%$ (Conventional), $V_{CC} = 6V \pm 0.25V$ (Quick ProTM) $V_{PP} = 21V \pm 0.5V$)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Leakage Current	lu		10	μΑ	$V_{IN} = 0.45V - 5.25V$
Output Low Voltage During Verify	V _{OL}		0.45	٧	I _{OL} = 2.1 mA
Output High Voltage During Verify	V _{OH}	2.4		٧	$I_{OH} = -400 \text{mA}$
V _{CC} Supply Current	I _{CC1}	_	30	mA	_
Input Low Voltage	V _{IL}	-0.1	0.8	٧	_
Input High Voltage	V _{IH}	2.0	V _{CC} +0.3	٧	_
V _{PP} Supply Current During Programming Pulse	I _{PP2}	_	30	mA	E = P = V _{IL}

Note 1. V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}. Note 2. Vpp must not be greater than 21.5 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining $V_{PP} = 21$ volts. Also, during $\vec{E} = \vec{P} = V_{IL}$, V_{PP} must not be switched from 5 volts to 21 volts or vise-versa.

AC Characteristics


 $(T_A = 25 \pm 5 \,^{\circ}\text{C},$ $V_{CC} = 5V \pm 10\%$ (Conventional), $V_{CC} = 6V \pm 0.25V$ (Quick ProTM)

 $V_{PP}^{CC} = 21V \pm 0.5V$

Symbol	Min	Тур	Max	Unit
TAVPL	2	_	_	μS
TELPL	2	_		μS
TDVPL	2	_		μS
TGHAX	0	_		μS
TPHDZ	2	_	_	μS
TGHQZ	0		130	ns
TVPPHPL	2	_	_	μS
TPLPH	25	50	55	ms
TPLPH	0.95	1.00	1.05	ms
TDZGL	2			μS
TGLQV	_		150	ns
	TAVPL TELPL TDVPL TGHAX TPHDZ TGHQZ TVPPHPL TPLPH TDZGL	TAVPL 2 TELPL 2 TDVPL 2 TGHAX 0 TPHDZ 2 TGHQZ 0 TVPPHPL 2 TPLPH 25 TPLPH 0.95 TDZGL 2	TAVPL 2 — TELPL 2 — TDVPL 2 — TGHAX 0 — TPHDZ 2 — TGHQZ 0 — TVPPHPL 2 — TPLPH 25 50 TPLPH 0.95 1.00 TDZGL 2 —	TAVPL 2 — — TELPL 2 — — TDVPL 2 — — TGHAX 0 — — TPHDZ 2 — — TGHQZ 0 — 130 TVPPHPL 2 — — TPLPH 25 50 55 TPLPH 0.95 1.00 1.05 TDZGL 2 — —

Note 1 TPHDZ + TDZGL $\geq 50\mu$ s.

Programming Waveform



■ MBM27128-25, MBM27128-30

UV Erasable 131,072-Bit Read Only Memory

Description

The Fujitsu MBM27128 is a high speed 131,072-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.


A 28-pin dual in-line package or leadless chip carrier (32-pin) with a transparent lid is used to package the MBM27128. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM27128 is fabricated using N-channel double polysilicon gate technology with single transistor stacked gate cells. It is organized as 16,384 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in single supply systems.

Features


- Organized as 16,384 x 8 fully decoded
- Low power requirement: [550 mW (act), 193 mW (standby)]
- No clocks required (fully static operation)
- Programmable utilizing the Quick ProTM Algorithm
- Program compatible with the Intel inteligent Programming TM Algorithm
- Fast access Time:
 - MBM27128-25 250 ns Max. MBM27128-30 300 ns Max.

- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Output Enable G pin provides precise control of the data bus
- Single +5V operation
- Standard 28-pin DIP package ■ Pin compatible with Intel 27128



Quick ProTM is a trademark of Fujitsu Microelectronics Inc. int_oligent ProgrammingTM is a trademark of Intel Corporation.

MBM27128 Block Diagram and Pin Assignments



Absolute Maximum Ratings (See Note)

Symbol Unit **Parameter** Temperature Under Bias -25 to +85 °C T_A $\mathsf{T}_{\mathsf{stg}}$ -65 to +125 °C Storage Temperature Inputs/Outputs with Respect to V_{SS} V_{IN}, V_{OUT} -0.6 to +7 v V_{PP} with Respect to V_{SS} -0.6 to +22 V_{PP} ٧ V_{CC} with Respect to V_{SS} $\overline{V_{CC}}$ -0.6 to +7

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Functions and Pin Connections

Function (DIP Pin No.)

Mode	Address Input A ₀ -A ₁₃ (2-10, 23-26, 21)	Data Q ₀ -Q ₇ (11-13, 15-19)	Ē (20)	G (22)	P (27)	V _{cc} (28)	V _{PP} (1)	V _{SS} (14)	
Read	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	V_{CC}	V_{CC}	V_{SS}	
Output Disable	Don't Care	High 7	1/	V _{IH}	Don't Care	1/	.,	V	
Output Disable	Don't Care	High Z	V_{IL}	Don't Care	$\overline{V_{IL}}$	V _{CC}	V_{CC}	V_{SS}	
Stand by	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	V _{cc}	V _{cc}	V _{ss}	
Program	A _{IN}	D _{IN}	V _{IL}	V _{IH}	V _{IL}	V _{CC}	V _{PP}	V _{ss}	
Program Verify	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{IH}	V _{cc}	V _{PP}	V _{SS}	
Program Inhibit	Don't Care	High Z	V _{IH}	Don't Care	Don't Care	V _{CC}	V _{PP}	V _{ss}	

Capacitance

 $(T_A = 25 \,^{\circ}\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}	_	4	6	pF
Ouput Capacitance (V _{OUT} = 0V)	C _{OUT}		8	12	pF

Recommended Operating Conditions

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
V _{CC} Supply Voltage	V _{cc}	4.5	5.0	5.5	٧	
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	_	V _{CC} + 0.6	V	0°C to +70°C
Input High Voltage	V _{IH}	2.0	_	V _{CC} +1	V	
Input Low Voltage	V _{IL}	-0.1		0.8	V	

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.5V)	l _{Li}	_	_	10	μΑ
Output Leakage Current (V _{OUT} = 5.5V)	I _{LO}	_		10	μΑ
V _{CC} Standby Current (E = V _{IH})	I _{CC1}			35	mA
V_{CC} Supply Current ($\overline{E} = V_{IL}$)	I _{CC2}			100	mA
V _{PP} Supply Current (V _{PP} = V _{CC} ± 0.6V)	I _{PP}			5	mA
Output Low Voltage (V _{OL} = 2.1mA)	V _{OL}		_	0.45	٧
Output High Voltage ($I_{OH} = -400\mu A$)	V _{OH}	2.4		_	٧

AC Characteristics

(Recommended operating conditions unless otherwise noted.)

25 MBM27	MBM27128-30		
k Min	Max		
_	300	ns	
_	300	ns	
_	120	ns	
0		ns	
0	105	ns	
		0 —	

AC Test Conditions


(Including programming)

Input Pulse levels: Input Rise and Fall Time: Timing Measurement Reference Levels:


Output Load:

0.8V to 2.2V ≤ 20nsec 1.0V and 2.0V for inputs

0.8V and 2.0V for outputs 1 TTL gate and C_L = 100 pF



Operation Timing Diagram



Note 1. \overline{G} may be delayed up to TAVQV-TGLQV after falling edge of \overline{E} without impact on TAVQV. Notes 2. TGHDZ or TEHQZ is specified from \overline{G} or \overline{E} respectively, which ever occurs first.

Programming/Erasing Information

Memory Cell Description

The MBM27128 is fabricated using a single-transistor stacked gate cell construction, implemented via doublelayer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state, the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{TH0}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 2.

Conventional Programming

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27128 has all 131,072-bits in the "1" or high state. "0's" are loaded into the MBM27128

through the procedure of programming.

The programming mode is entered when +21V is applied to the V_{PP} pin and \bar{E} and \bar{P} are both at V_{IL} . During programming, \bar{E} is kept at V_{IL} . A $0.1\mu F$ capacitor between V_{PP} and V_{SS} is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. Eight bit patterns are placed on the respective output pins. The voltage levels should be standard TTL levels. When both

the address and data are stable, 50 msec, TTL low level pulse is applied to the P input to accomplish the programming

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the P input is prohibited when programming.

Fig. 1 — Memory Cell





Fig. 2 — Memory Cell Threshold Shift



Programming/Erasure information, continued

"Quick ProTM" Programming

In addition to the standard 50 millisecond pulse width programming procedure, the MBM27128 can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The algorithm (shown in figure 3) utilizes a sequence of 1 millisecond pulse to program each location. This algorithm will typically yield a savings of 86% in programming time per device when utilized in commercially available programmers. However, in custom programmer designs that require less overhead the savings can be even greater.

The programming mode is entered when +6V is applied to the VCC pin followed by applying +21V to VPP pin. A TTL low input must be applied to the E input and a TTL high input must be applied to the G input. After the programming voltages and TTL levels have stabilized, a sequence of 1 millisecond pulses must be applied to the P pin for programming. After each pulse, a pulse counter must be incremented and the location should be checked for accuracy. Upon verification, an additional sequence of 1 millisecond pulses equal to the present value of the pulse counter must be applied to the location to ensure proper levels of stored charge. An alternate approach to the additional pulses would be to apply a single TTL low pulse with a width equivalent to the value of the pulse counter multiplied by 1 millisecond. When the pulse counter reaches a maximum of 20, the verification procedure is skipped and a flag is set to indicate a program failure. Upon completion of programming of the entire device, a final array verification (all locations) is reguired. All Fujitsu devices will typically require only two 1 millisecond pulses (one initial and one additional) to reach sufficient stored charge levels.

Erasure


In order to clear all locations of their programmed contents,

it is necessary to expose the MBM27128 to an ultraviolet light source. A dosage of 15W-seconds/cm2 is required to completely erase an MBM27128. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (A) with intensity of 12,000 µW/cm2 for 15 to 20 minutes. The MBM27128 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the

MBM27128 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM27128 and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

Figure 3. — Quick Pro™ Flow Chart



QUICK PROTM IS A TRADEMARK OF FUJITSU LIMITED

Programming Characteristics

DC Characteristics

 $\begin{array}{l} (T_A = 25 \pm 5\,^{\circ}\text{C}, \\ V_{CC} = 5V \pm 5\% \text{ (Conventional),} \\ V_{CC} = 6V \pm 0.25V \text{ (Quick Pro}^{TM)} \\ V_{PP} = 21V \pm 0.5V) \end{array}$

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	_	10	μА	V _{IN} = 5.25V/0.45V
V _{PP} Supply Current During Programming Pulse	I _{PP2}	_	30	mA	Ē = P = V _{IL}
V _{PP} Supply Current During Verify	I _{PP3}	_	5	mA	Ē = V _{IL} P = V _{IH}
V _{PP} Supply Current Program Inhibit (Active)	I _{PP4}	_	5	mA	Ē = V _{IH}
V _{CC} Supply Current Program Inhibit	I _{CC1}	_	35	mA	Ē = V _{IH}
V _{CC} Supply Current Program & Verify	I _{CC2}		100	mA	_
Input Low Voltage	V _{IL}	-0.1	+0.8	٧	
Input High Voltage	VIH	2.0	V _{CC} +1	٧	_
Output Low Voltage During Verify	V _{OL}		0.45	٧	I _{OL} = 2.1 mA
Output High Voltage During Verify	V _{OH}	2.4	_	٧	$I_{OH} = -400\mu A$

Note 1. V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP} . Note 2. V_{PP} must not be greater than 21.5 volts including overshot. Permanent device change may occur if the device is taken out or put into socket remaining $V_{PP}=21$ volts. Also, during $\overline{E}=\overline{P}=V_{IL}$, V_{PP} must not be switched from V_{CC} to 21 volts or vise-versa.


AC Characteristics

 $(T_A = 25 \pm 5 \,^{\circ}\text{C}, V_{CC} = 5V \pm 5\% \text{ (Conventional)}, V_{CC} = 6V \pm 0.25V \text{ (Quick Pro }^{TM}) V_{PP} = 21V \pm 0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	TAVPL	2		_	μS
Chip Enable Setup Time	TELPL	2			μS
Output Enable Time	TDZGL	2			μS
Data Setup Time	TDVPL	2	_		μS
Address Hold Time	TGHAX	0	_		μS
Data Hold Time	TPHDZ	2	_		μS
Output Enable to Output Float Delay	TGHQZ		_	130	ns
Data Valid from Output Enable	TGLQV	_		150	ns
V _{PP} Setup Time	TVPPHPL	2	_	_	μS
Pulse Width-Conventional	TPLPH	25	50	55	ms
Pulse Width-Quick-ProTM	TPLPH	0.95	1.00	1.05	ms
Note TOURS . TRZOL - FO -					

Note 1 TPHDZ + TDZGL ≥ 50µs.

Programming Waveform



MOS Memories

FUJITSU

MBM27256-20, MBM27256-25, MBM27256-30

CMOS 32,768 X 8-Bit UV Erasable and **Electrically Programmable** Read Only Memory

Description

The Fujitsu MBM27256 is a high speed 262,144-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.


A 28-pin dual in-line package with a transparent lid and 32-pad leadless chip carrier (LCC) are used to package the MBM27256. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM27256 is fabricated using N-channel double polysilicon gate technology with single transistor stacked gate cells. It is organized as 32,768 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.


Features

- 32,768 words by 8-bits organiza- Three state output with OR-tie tion, fully decoded
- Programming utilizing the Quick Pro™ Algorithm
- Programs with two 1 ms pulses Fast Access Time:
- Low Power requirement [525 mW (act.), 210 mW (standby)]
- No clocks required (fully static operation)
- TTL compatible inputs and outputs

- capability
- Output Enable (OE) pin for simplified memory expansion
- MBM27256-20 200 ns max. MBM27256-25 250 ns max. MBM27256-35 300 ns max.
- Single +5V operation
- Standard 28-pin DIP package/32-pad LCC



MBM27256 Block Diagram and Pin Assignments



Absolute Maximum Ratings (See Note)

Parameter	Symbol	Value	Unit
Temperature Under Bias	T _A	-25 to +85	°C
Storage Temperature	T _{stg}	-65 to +125	°C
Inputs/Outputs with Respect to GND	V _{IN} , V _{OUT}	-0.6 to +7	٧
V _{PP} with Respect to GND	V _{PP}	-0.6 to +22	٧
V _{CC} with Respect to GND	V _{CC}	-0.6 to +7	٧

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Functions and Pin Connections

Function (DIP Pin No.)	Address Input (2~10, 21, 23~27)	Data I/O (11 ~ 13, 15 ~ 19)	CE (20)	ŌĒ (22)	V _{CC} (28)	V _{pp} (1)	QND (14)
Read	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{CC}	V _{CC}	GND
Output Disable	A _{IN}	High Z	V _{IL}	V _{IH}	V _{CC}	V _{CC}	GND
Stand By	Don't Care	High Z	V _{IH}	Don't Care	V _{CC}	V _{CC}	GND
Program	A _{IN}	D _{IN}	V _{IL}	V _{IH}	V _{CC}	V _{PP}	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{CC}	V _{PP}	GND
Program Inhibit	Don't Care	High Z	V _{IH}	Don't Care	V _{CC}	V _{PP}	GND

Capacitance

 $(T_A = 25 \,{}^{\circ}\text{C}, f = 1 \,\text{MHz})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}		4	6	pF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}		8	12	pF

Recommended Operating Conditions

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
V _{CC} Supply Voltage ⁽¹⁾	V _{cc}	4.75	5.0	5.25	٧	
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6	_	V _{CC} +0.6	V	0°C to +70°C
Input High Voltage	V _{IH}	2.0	_	V _{CC} +1	V	
Input Low Voltage	V _{IL}	-0.1	_	0.8	V	

Note 1. V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.25V)	lu	_	. —	10	μΑ
Output Leakage Current (V _{OUT} = 5.25V)	I _{LO}	_	_	10	μÁ
V _{CC} Standby Current (CE = V _{IH})	I _{CC1}			40	mA
V _{CC} Supply Current (CE = V _{IL})	I _{CC2}	_		100	mA
V _{PP} Standby Current (V _{PP} = V _{CC} ± 0.6V)	I _{PP}	_		5	mA
Output Low Voltage (I _{OL} = 2.1 mA)	V _{OL}			0.45	٧
Output High Voltage ($I_{OH} = -400\mu A$)	V _{OH}	2.4		_	٧

AC Test Conditions

Input Pulse Levels:

Input Rise and Fall Times:

Timing Measurement Reference Levels: 1.0 V and 2.0 V for inputs

Output Load:

0.8 V to 2.2 V

≤ 20 ns

0.8 V and 2.0 V for outputs 1 TTL gate and $C_L = 100 \text{ pF}$

AC Characteristics


(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol		127250 Typ	6-20 Max		12725 Typ	6-25 Max		12725 Typ		Unit
Address to Output Delay*1	t _{ACC}	_	_	200	_		250	_	_	300	ns
CE to Output Delay	t _{CE}	_		200			250		_	300	ns
OE to Output Delay*1	t _{OE}	10	_	70	10		100	10	_	120	ns
Address to Output Hold	t _{OH}	0		_	0	_		0	_		ns
Output Enable High to Output Float*2	t _{DF}	0		60	0		60	0		105	ns

Notes:

*2. t_{DF} is specified from OE or CE, whichever occurs first. Output Float is defined as the point where data is no longer driven.

Operation Timing Diagram



Programming/Erasing information

Memory Cell Description

The MBM27256 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 3). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 4). In the initial state, the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{TH0}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in Fig. 2.

Conventional Programming

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27256 has all 262,144 bits in the "1", or high, state. "0's" are loaded into the MBM27256 through the procedure of programming.

Quick ProTM Programming

The programming mode is entered when +12.5V and +6V are applied to the V_{PP} pin and V_{CC} pin respectively, and \overline{CE} and \overline{OE} are V_{IH} . A $0.1\mu F$


capacitor between Vpp and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. The 8 bit pattern are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 1 msec, TTL low-level pulse is applied to the CE pin and after that additional pulse is applied to the CE pin to accomplish the programming.

Procedure of Quick Pro™ (Refer to the attached flow chart.)

- 1) Input the start address (Address = G).
- Set the V_{CC} = 6V and V_{PP} = 12.5V.
- 3) Data input.
- 4) Compare the input data. If data are FF, jump to the 11). If data are not FF, proceed the next step.
- Set the number of programming pulse to 0. (X = 0).
- 6) Apply ONE programming pulse to CE pin (tpw = 1 ms
- 7) Count the programming pulse (X = X + 1).

Fig. 1 — Memory Cell Drain Select Gate Floating Gate Source

Fig. 2 — Memory Cell Threshold Shift



Programming/Erasing Information, continued

- Compare the number of programming pulse. If X = 20, jump to the 10). If X < 20, proceed the next step.
- 9) Verify the data. If programmed data are the same as input data, proceed the next step. If programming data are not the same as input data, repeat the 61 thru 8).
- 10) Apply the additional programming pulse to the CE pin (1 ms x X or X ms x 1).
- 11) Compare the address. If the programmed address is end address, proceed the next step.
 If the programmed address is not end address, proceed from step 3) for next address (G+).
- 12) Verify the data. If programmed data are not the same as input data, the part is no good. If programmed data are the same as input data, programming is end.


All that is required is that one 1 msec program pulse be applied at each address to be programmed. It is necessary that one program pulse width does not exceed 1.05 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the MBM27256 to an ultraviolet light source. A dosage of 15W-seconds/cm2 is required to completely erase an MBM27256. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å) with intensity of 12,000 µW/cm2) for 15 to 20 minutes. The MBM27256 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM27256 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM27256 and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

Programming Waveform



Programming/Erasing Information, continued

DC Characteristics $(T_A = 25^{\circ} \pm 5^{\circ}C, V_{CC} = 6V \pm .025V, V_{PP} = 12.5V \pm 0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25V/0.45V)	l _u	-	_	10	μΑ
V _{PP} Supply Current During Programming Pulse (CE = V _{IL})	I _{PP}	_	_	30	mA
V _{CC} Supply Current	Icc	_	_	30	mA
Input Low Voltage	V _{IL}	-0.1		8.0	٧
Input High Voltage	V _{IH}	2.0	_	V _{CC} +0.3	٧
Output Low Voltage During Verify (I _{OL} = 2.1 mA)	V _{OL}		_	0.45	٧
Output High Voltage During Verify $(I_{OH} = -400\mu A)$	V _{OH}	2.4	_	_	٧

Notes:

(1) V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP} .

(2) V_{PP} must not be greater than 13 V including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining $V_{PP} = 12.5$ volts. Also, during $\overline{CE} = V_{IL}$, V_{PP} must not be switched from 5 volts to 12.5 volts or vise-versa.

AC Characteristics


 $(T_A = 25 \pm 5 \,^{\circ}\text{C}, V_{CC} = 6V \pm 0.25V, V_{PP} = 21V \pm 0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t _{AS}	2	_	_	μS
CE Setup Time	t _{CES}	2		_	μS
OE Setup Time	toes	2	_		μS
Data Setup Time	t _{DS}	2	_		μS
V _{PP} Setup Time	t _{vs}	2	_		μS
Address Hold Time	t _{AH}	2	-		μS
OE Hold Time*	t _{OEH}	2	_		μS
Data Hold Time	t _{DH}	2			μS
OE Recovery Time*	t _{OA}	2			μS
CE to Output Valid	t _{DV}		_	1	μS
Output Disable to Output Float Delay	t _{DF}	_	_	130	ns
Programming Pulse Width	t _{PW}	0.95	1	1.05	ms

^{*} t_{OEH} + $t_{OR} \ge 50 \,\mu s$

Programming /Erasing information, continued

Fig. 3 — Quick ProTM Program Flow Chart



QUICK PROTM IS A TRADEMARK OF FUJITSU LIMITED

FUJITSU

■ MBM27C256-25, MBM27C256-30, MBM27C256-45

CMOS 32,768 X 8-Bit UV Erasable and Electrically Programmable Read Only Memory

Description

The Fujitsu MBM27C256 is a high speed 262,144-bits complementary MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for application where rapid turn-around and/or bit pattern experimentation, and low-power consumption are important.

A 28-pin dual-in line package with a transparent lid and 32-pad leadless chip carrier (LCC) are used to package the MBM27C256. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM27C256 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 32,768 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

Features


- CMOS Power Consumption: 550 µW max. (Standby) 40 mW/MHz (Active)
- 32,768 words by 8-bits organization, fuly decoded
- Simple programming requirements
- Single location programming
- High speed programming algorythm (typically two 1 ms pulses)
- No clock required (fully static operation)

- ■TTL compatible inputs and outputs
- Three state output with OR-tie capability
- Output Enable G pin for simplified memory expansion
- Fast Access Time:


 MBM27C256-25 250 ns max.

 MBM27C256-30 300 ns max.

 MBM27C256-45 450 ns max.
- Single +5V operation
- Jedec Standard 28-pin DIP package/32-pad LCC



MBM27C256 Block Diagram and Pin Assignments



Absolute Maximum Ratings (See Note)

Symbol	Value	Unit
T _A	-25 to +85	°C
T _{stq}	-65 to +125	°C
V _{IN} , V _{OUT}	-0.6 to +7	٧
V _{PP}	-0.6 to +22	٧
V _{CC}	-0.6 to +7	٧
	T _A T _{stg} V _{IN} , V _{OUT} V _{PP}	T _A -25 to +85 T _{stg} -65 to +125 V _{IN} , V _{OUT} -0.6 to +7 V _{PP} -0.6 to +22

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Functions and Pin Connections

Function (DIP Pin No.)	Address Input	Data	Ē	ā	v _{cc}	V _{PP}	V _{SS}
Mode	(2~10,21,23~27)	(11~13, 15~19)	(20)	(22)	(28)	(1)	(14)
Read	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{cc}	V _{cc}	GND
Output Disable	A _{IN}	High Z	V _{IL}	V _{IH}	V _{CC}	V _{cc}	GND
Stand By	Don't Care	High Z	V _{IH}	Don't Care	V _{CC}	V _{CC}	GND
Program	A _{IN}	D _{IN}	V _{IL}	V _{IH}	V _{CC}	V _{PP}	GND
Program Verify	A _{IN}	D _{OUT}	V _{IL}	V _{IL}	V _{CC}	V _{PP}	GND
Program Inhibit	Don't Care	High Z	V _{IH}	Don't Care	V _{CC}	V _{PP}	GND

Capacitance

 $(T_A = 25 \,{}^{\circ}\text{C}, f = 1 \,\text{MHz})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V _{IN} = 0V)	C _{IN}	_	4	6	рF
Output Capacitance (V _{OUT} = 0V)	C _{OUT}	_	8	12	рF

Recommended Operating Conditions

(Referenced to GND)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
V _{CC} Supply Voltage ⁽¹⁾	V _{cc}	4.50	5.0	5.50	٧	
V _{PP} Supply Voltage	V _{PP}	V _{CC} -0.6		V _{CC} +0.6	٧	— — 0°C to +70°C
Input High Voltage	V _{IH}	2.0	_	V _{CC} +0.3	٧	-0000 +700
Input Low Voltage	V _{IL}	-0.1		0.8	٧	

Note 1. V_{CC} must be applied either before or coincident with V_{PP} and removed either after or coincident with V_{PP}.

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V _{IN} = 5.25V)	Iu	_	_	10	μA
Output Leakage Current (V _{OUT} = 5.25V)	I _{LO}	_	_	10	μΑ
V _{PP} Supply Current	I _{PP}	_	1	100	μΑ
V _{CC} Standby Current (E = V _{IH})	I _{SB1}	_	_	1	mA
V_{CC} Standby Current (E = V_{CC} -0.3V to V_{CC} + 0.3V, I_{OUT} = 0mA)	I _{SB2}		1	100	μΑ
V _{CC} Active Current (E = V _{IL})	I _{CC1}		_	30	mA
V _{CC} Operation Current (f = 4MHz, I _{OUT} = 0mA)	I _{CC2}		_	30	mA
Output Low Voltage (I _{OL} = 2.1mA)	V _{OL}	_	_	0.45	V
Output High Voltage ($I_{OH} = -400\mu A$)	V _{OH1}	2.4	_		٧
Output High Voltage (I _{OH} = -100 μA)	V _{OH2}	V _{CC} -0.7	_	_	٧

AC Test Conditions

Input Pulse Levels:


Input Rise and Fall Time:

Timing Measurement Reference Levels:

Output Load:

0.8 V to 2.0 V ≤20 ns

1.0 V and 2.0 V for inputs 0.8 V and 2.0 V for outputs 1 TTL gate and $C_L = 100 pF$



AC Characteristics

(Recommended operating conditions unless otherwise noted.)

		MBM 2	27C256	MBM2	7C256	MBM2	7C256	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Address to Output Delay $(\vec{E} = \vec{G} = V_{IL})$	TAVQV	~	250	_	300	_	450	ns
\vec{E} to Output Delay ($\vec{G} = V_{IL}$)	TELQV	_	250	_	300	_	450	ns
\overline{G} to Output Delay ($\overline{E} = V_{IL}$)	TGLQV	_	100		120		150	ns
Output Enable High to Output Float (See Note)	TGHQZ	0	60	0	105	_	130	ns
Address to Output Hold	TAXQX	0	_	0	_	0	_	ns

Note: TGHQZ is specified from \overline{E} , or \overline{G} , whichever occurs first.

Programming/Erasing Information, continued

The programming mode is entered when +6V is applied to the VCC pin followed by applying +21V to VPP pin. A TTL low input must be applied to the E input and a TTL high input must be applied to the G input. After the programming voltages and TTL levels have stabilized, a sequence of 1 millisecond pulses must be applied to the P pin for programming. After each pulse, a pulse counter must be incremented and the location should be checked for accuracy. Upon verification, an additional sequence of 1 millisecond pulses equal to the present value of the pulse counter must be applied to the location to ensure proper levels of stored charge. An alternate approach to the additional pulses would be to apply a single TTL low pulse with a width equivalent to the value of the pulse counter

multiplied by 1 millisecond. When the pulse counter reaches a maximum of 20, the verification procedure is skipped and a flag is set to indicate a program failure. Upon completion of programming of the entire device, a final array verification (all locations) is required. All Fujitsu devices will typically require only two 1 millisecond pulses (one initial and one additional) to reach sufficient stored charge levels.

Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the MBM27C256 to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase an MBM27C256. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of

2537 Angstroms (Å) with intensity of 12,000 µW/cm² for 15 to 20 minutes. The MBM27C256 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM27C256 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM27C256 and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

DC Characteristics

 $(T_A = 25 \pm 5 \,^{\circ}\text{C}, V_{CC} = 6V \pm 0.25V, V_{PP} = 21V \pm 0.5V)$


Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V _{IN} = 5.25V/0.45V)	l _u	_		10	μΑ
V _{PP} Supply Current During Programming Pulse (E = V _{IL})	I _{PP}	_	_	30	mA
V _{CC} Supply Current	Icc		_	30	mA
Input Low Voltage	V _{IL}	-0.1	_	0.8	٧
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3	٧
Output Low Voltage During Verify (I _{OL} = 2.1 mA)	V _{OL}	_		0.45	٧
Output High Voltage During Verify $(I_{OH} = -400\mu A)$	V _{OH}	2.4		_	٧

Notes:

⁽¹⁾ V_{CC} must be applied either coincidently or before V_{PP} and removed either coincidently or after V_{PP}.

⁽²⁾ V_{PP} must not be greater than 21.5 V including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining $V_{PP} = 21$ volts. Also, during $E = V_{IL}$, V_{PP} must not be switched from 5 volts to 21 volts or vise-versa.

Operation Timing Diagram



lotes: 1. G may be delayed up to TAVQV—TGLQV after the falling edge of E without impact on TAVQV.

2. TGHQZ is specified from E or G, whichever occurs first.

Programming/Erasing Information

Memory Cell Description

The MBM27C256 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 3). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 4). In the initial state, the cell has a low threshold (V_{TH1}) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V_{TH0}), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V_{THS}), as indicated by the dotted line in

Conventional Programming

Upon delivery from Fujitsu, or after each erasure see Erasure seeten, the MBM27C256 has all 262,144 bits in the "1", or high, state. "0's" are loaded into the MBM27C256 through the procedure of programming.

The programming mode is entered when +21V is applied to the V_{pp} pin and \overline{E} is at V_{IL} . During programming, \overline{E} is kept at V_{IL} . A $0.1\mu F$ capacitor between V_{pp} and V_{SS} is needed to pre-

vent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. A pattern of eight bits are placed on the respective output pins. The voltage levels should be standard TTL levels.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55.0 msec.

"Quick Pro" Programming

In addition to the standard 50 millisecond pulse width programming procedure, the MBM27C256 can be programmed with a fast programming algorithm designed by Fujitsu called Quick ProTM. The algorithm (shown in figure 3) utilizes a sequence of 1 millisecond pulse to program each location. This algorithm will typically yield a savings of 86% in programming time per device when utilized in commercially available programmers. However, in custom programmer designs that require less overhead the savings can be even greater.





Fig. 2 — Memory Cell Threshold Shift





AC Characteristics

 $(T_A = 25 \pm 5 \,^{\circ}\text{C}, V_{CC} = 5V \pm 5\% V_{PP} = 21V \pm 0.5V)$

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	TAVEL	2		_	μS
E Setup Time	TEHGH	2			μS
G Setup Time	TGHEL	2	-		μS
Data Setup Time	TDVEL	2	_		μS
V _{PP} Setup Time	TVPPHEL	2	_		μS
Address Hold Time	TEHAX	2		_	μS
G Hold Time	TEHGL	2	_		μS
Data Hold Time	TEHDZ	2	_		μS
G Recovery Time	TGLEL	2	_		μS
E to Output Valid	TELQV	_		1	μS
Output Disable to Output Float Delay	TEHQZ			130	ns
Programming Pulse Width -Quick-ProTM	TELEH	0.95	1.00	1.05	ms
Programming Pulse Width-Conventional	TELEH	45	50	55	
1 TEHGL + TGLEL ≥ 50 μs					

Programming Waveform





FUJITSU MICROELECTRONICS. INC.

ECL 256 X 4-BIT BIPOLAR RANDOM ACCESS MEMORY


DESCRIPTION

The Fujitsu MB7072 is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The MB7072 offers extremely small cell and chip sizes, realized through the use of Fujitsu's patented DOPOS (Doped Polysili-

con), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production. Operation for the MB7072 is specified over a temperature range of 0 °C to 75 °C (ambient).


FEATURES

- Organized as 256 words by 4-bits
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K-series ECL families
- Address Access Time: MB7072E 12ns Max.
- DOPOS and IOP Processing
- Two block select pins for flexibility in organization



CERAMIC PACKAGE DIP-22C-F01

Fig. 1-MB7072E BLOCK DIAGRAM



TRUTH TABLE


	INPUT		<u> </u>	
В	W	DI	OUTPUT	MODE
н	х	Х	L	DISABLE
L	L	Н	L	WRITE "H"
L	L	L	L	WRITE "L"
L	Н	Х	DO	READ

H = HIGH VOLTAGE LEVEL L = LOW VOLTAGE LEVEL

= LOW VOLINGE L

X = DON'T CARE

PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device

ABSOLUTE MAXIMUM RATINGS (see Note)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-25 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded, Functional operation should be restricted to the conditions as detailed in operational sections of this data sheet.

GUARANTEED OPERATING RANGES

Part Number		Supply Voltage (V _{EE})	Ambient Temperature	
Part Number	Min	Тур	Max	Ambient Temperature
MB7072 E	-5.46V	-5.2V	-4.94V	0°C to 75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
*Input Pin Capacitance	C _{IN}	_	_	8	pF
Output Pin Capacitance	C _{OUT}		_	8	pF

^{*}B Capacitance = 12pF (max)

DC CHARACTERISTICS

 $(V_{CC} = V_{CCO} = 0V, V_{EE} = -5.2V, Output Load = 50\Omega to -2.0V$, with transverse airflow ≥ 2.5 m/s, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
		-1000		-840		0.℃
Output High Voltage	V _{OH}	-960		-810	mV	25°C
$(V_{IN} = V_{IHmax} \text{ or } V_{ILmin})$		-900	_	-720		75°C
		- 1870	_	-1665		0℃
Output Low Voltage	V _{OL}	- 1850		-1650	m∨	25°C
$(V_{IN} = V_{INmax} \text{ or } V_{ILmin})$		- 1830		-1625		75°C
		- 1020	_			0℃
Output High Voltage	Vohc	-980	_	_	m∨	25°C
$(V_{IN} = V_{IHmin} \text{ or } V_{ILmax})$		-920				75°C
		_		-1645		0℃
Output Low Voltage	Volc	_	_	1630	mV .	25°C
$(V_{IN} = V_{IHmin} \text{ or } V_{ILmax}$		_		1605		75°C
		-1145		-840		0℃
Input High Voltage (Guaranteed Input	V _{IH}	-1105		-810	mV	25 °C
Voltage High for All Inputs)		- 1045		-720		75°C
		- 1870		1490		0℃
Input Low Voltage (Guaranteed Input	VIL	1850	·	-1475	mV	25°C
Voltage Low for All Inputs)		- 1830		1450		75°C
*Input High Current (VIN = VIHmax)	lін			220	μΑ	0° to 75°C
**Input Low Current (VIN = VILmin)	l _{IL}	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Output Open)	IEE	-200	_		mA	0° to 75°C

^{*}B Input High Current = 300µA (max)


^{**}B Input Low Current = 240µA(max)

MB7072E

AC CHARACTERISTICS

 $(V_{CC} = V_{CCO} = 0V, V_{EE} = -5.2V \pm 5\%, T_A = 0$ ° to +75°C with transverse airflow ≥ 2.5 m/s, Output Load = 50Ω to -2V and 15 pF to GND, unless otherwise noted.)


Fig. 2 — AC TEST CONDITIONS



READ CYCLE

Parameter	0		11-14			
Parameter	Symbol	Min	Тур	Max	Unit	
Address Access Time	t _{AA}	_		12	ns	
Block Select Access Time	t _{AB}	_	3.0	5.0	ns	
Block Select Recovery Time	t _{RB}	_	3.0	5.0	ns	


READ CYCLE



WRITE CYCLE

_	Symbol				
Parameter		Min	Тур	Max	Unit
Write Pulse Width	tww	9.0	5.5	_	ns
Write Recovery Time	twR	_	6.0	9.0	ns
Write Disable Time	tws	_	3.0	5.0	ns
Address Set Up Time	tsA	3.0		_	ns
Block Select Set Up Time	t _{SB}	2.0			ns
Data Set Up Time	t _{SD}	2.0	_		ns
Address Hold Time	tHA	2.0	_	_	ns
Block Select Hold Time	t _{HB}	2.0			ns
Data Hold Time	t _{HD}	2.0	_	_	ns

WRITE CYCLE



RISE TIME AND FALL TIME

Parameter	Symbol				
		Min	Тур	Max	Unit
Ouput Rise Time	t _r		3.0		ns
Output Fall Time	t _f	_	3.0		ns

MB7072E

APPLICATION INFORMATION

The Fujitsu MB7072 E is a fully decoded 256 word by 4-bits ECL memory. High speed makes them ideally suited to mainframe applications, including cache and microprogram control. Figure 3 il-

lustrates one application; a 4K word x 8-bit memory. As with all ECL memory systems, extreme care must be taken in PC board layout and bussing to minimize reflections and crosstalk.




Fig. 3 — 4K WORD X 8-BIT MEMORY SYSTEM

ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY


DESCRIPTION

The Fujitsu MBM10415AH is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. It is organized as 1024 words by one bit, and features on-chip voltage compensation for improved noise margin.

The MBM10415AH offers extremely small cell and chip sizes, realized through the use of Fujitsu's patented DOPOS

(Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM10415AH is specified over a temperature range of from 0 °C 75 °C (ambient). It also features frit-sealed 16-pin dual in-line packaging, and is fully compatible with industry-standard 10K-series ECL families.




CERAMIC PACKAGE DIP-16C-F01


FEATURES

- 1024 words x 1-bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 10K-series ECL families
- Address access time: MBM10415AH: 20 ns Max.
- Chip select access time:
 MBM10415AH: 8 ns Max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.5mW/bit
- DOPOS and IOP processing
- Pin compatible with F10415 and MCM10146

PIN ASSIGNMENT



*V_{CC} grounded



TRUTH TABLE

	INPUT		ł		
Š	W	DIN	OUTPUT	MODE	
H	X	X	L	DISABLED	
L	L	L	L	WRITE"L"	
L	L	Н	L	WRITE"H"	
L	Н	Х	D _{OUT}	READ	

H = HIGH VOLTAGE LEVEL
L = LOW VOLTAGE LEVEL
X = DON'T CARE

MBM10415AH

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V _{EE}	- 5.46	- 5.2	- 4.94	٧	0°C to +75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN	· <u>—</u>	4	5	pF
Output Pin Capacitance	C _{OUT}	-	. 7	8	pF

DC CHARACTERISTICS


 $(V_{CC} = 0V, V_{EE} = -5.2V, Output load = 50\Omega to -2.0V and Airflow \ge 2.5 m/s unless otherwise noted.)$


Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OH}	1000 960 900	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OL}	- 1870 - 1850 - 1830	_	- 1665 - 1650 - 1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OHC}	- 1020 - 980 - 920		_	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OLC}	_		- 1645 - 1630 - 1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	- 1145 - 1105 - 1045	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	- 1870 - 1850 - 1830	_	- 1490 - 1475 - 1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max.)}	1 _{IH}	_	_	220	μА	0° to 75°C
Input Low Current (V _{IN} = V _{IL min.)}	J _{IL}	- 50	T -	_	μА	0° to 75°C
S Input Low Current (V _{IN} = V _{IL min.)}	l _{IL}	0.5		170	μА	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	-125 -150	_	_	mA	75°C 0°C

AC CHARACTERISTICS

(Full Guaranteed Operating Ranges, Output Load = 50Ω to -2.0V and 30pf to GND and Airflow ≥ 2.5 m/s unless otherwise noted.)

AC TEST CONDITIONS







NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

		MBM10		
Parameter	Symbol	Тур	Max	Unit
Address Access Time	tAA	13	20	ns
Chip Select Access Time	tAC	5	8	ns
Chip Select Recovery Time	t _{RB}	5	8	ns

READ CYCLE






MBM10415AH

WRITE CYCLE

Parameter	Symbol	N	Unit		
raiametei	Symbol	Min	Тур	Max	Onit
Write Pulse Width	t _{WW}	14	9	_	ns
Write Disable Time	tws		5	10	ns
Write Recovery Time	t _{WR}		5	10	ns
Address Set Up Time	tsA	5	3	_	ns
Chip Select Set Up Time	tsc	4	0		ns
Data Set Up Time	t _{SD}	4	0		ns
Address Hold Time	t _{HA}	3	0		ns
Chip Select Hold Time	tHC	4	0	_	ns
Data Hold Time	tHD	4	0	_	ns

WRITE CYCLE




RISE TIME AND FALL TIME

		N			
Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r	_	5	-	ns
Output Fall Time	t _f	_	5	_	ns

APPLICATIONS INFORMATION

LARGE SYSTEM APPLICATION



FUJITSU MICROELECTRONICS. INC.

ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY


DESCRIPTION

The Fujitsu MBM10422 is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4-bits and features on-chip voltage compensation for improved noise margin.

The MBM10422 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysili-

con), as well as IOP (Isolation by Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for MBM10422 is specified over a temperature range of 0° to 75°C (ambient). It features metal sealed 24-pin dual in-line packaging, and is fully compatible with industry standard 10K-series ECL families.



CERAMIC PACKAGE DIP-24C-A02

FEATURES

- 256 words x 4-bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 10K-series ECL families
- Address access time: 10ns max.
- Block select access time: 5ns max.
- Open emitter output for easy memory expansion
- Power dissipation of 0.7 mW/bit
- DOPOS and IOP processing
- Pin compatible with F10422


PIN ASSIGNMENT



*V_{CC} Grounded

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid appliction of any voltage higher than maximum rated voltages to this device.

BLOCK DIAGRAM



TRUTH TABLE

	INPUT			
B	w	DI	OUTPUT	MODE
Н	Х	Х	L	DISABLED
L	L	Н	L	WRITE"H"
L	L	L	L	WRITE"L"
L	Н	Х	DO	READ

H = HIGH VOLTAGE LEVEL L = LOW VOLTAGE LEVEL

X = DON'T CARE

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	Гоит	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V _{EE}	- 5.46	- 5.2	- 4.94	٧	0°C to +75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4		pF
Output Pin Capacitance	C _{OUT}	_	6	_	pF

DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -5.2V, Output load = 50\Omega to -2.0V and Airflow <math>\geq 2.5 \text{ m/s}$ unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OH}	- 1000 - 960 - 900	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OL}	- 1870 - 1850 - 1830	_	- 1665 - 1650 - 1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OHC}	- 1020 - 980 - 920		_	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OLC}			- 1645 - 1630 - 1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	- 1145 - 1105 - 1045		- 840 - 810 - 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	1870 1850 1830		- 1490 - 1475 - 1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max.)}	Iн	_	_	220	μΑ	0° to 75°C
Input Low Current (V _{IN} = V _{IL min.)}	I _{IL}	- 50	_	_	μА	0° to 75°C
\overline{W} Input Low Current ($V_{IN} = V_{IL \ min.}$)	I _{IL}	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	- 180	_	_	mA	0° to 75°C


MBM10422

AC CHARACTERISTICS

(Full Guaranteed Operating Ranges, Output Load = 50Ω to -2.0V and 30pF to GND and Airflow $\geq 2.5m/s$ unless otherwise noted.)

AC TEST CONDITIONS






NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}			10	ns
Block Select Access Time	t _{AB}	-	_	5	ns
Block Select Recovery Time	t _{RB}			5	ns


READ CYCLE TIMING DIAGRAM



WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	7	_	_	ns
Write Disable Time	t _{ws}		-	5	ns
Write Recovery Time	t _{WR}	_	-	10	ns
Address Set Up Time	t _{SA}	1	_	_	ns
Block Select Set Up Time	t _{SB}	1	_	_	ns
Data Set Up Time	t _{SD}	1	_	_	ns
Address Hold Time	t _{HA}	2	_	_	ns
Block Select Set Up Time	t _{HB}	2		-	ns
Data Hold Time	t _{HD}	2	_	_	ns

WRITE CYCLE TIMING DIAGRAM





RISE TIME AND FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		2		ns
Output Fall Time	t _f		2	_	ns


MBM10422


TYPICAL CHARACTERISTICS CURVES

















FUJITSU MICROELECTRONICS, INC.

ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MBM10422A is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4-bits and features on-chip voltage compensation for improved noise margin.

The MBM10422A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by


Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for MBM10422A is specified over a temperature range of 0 °C to 75 °C (T_A for DIP, T_C for flat package). It features cerdip 24-pin dual in-line and flat packaging, and is fully compatible with industry standard 10K-series ECL families.

FEATURES

- 256 words x 4-bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 10K-series ECL families
- Address access time: 7ns max.
- Block select access time: 5ns max.
- Open emitter output for easy memory expansion
- Power dissipation of 0.7 mW/bit
- DOPOS and IOP-II processing
- Pin compatible with F10422

MBM10422 BLOCK DIAGRAM





CERDIP PACKAGE DIP-24C-C05



FLAT PACKAGE FPT-24C-C02

PIN ASSIGNMENT

1 114 2		<u> </u>		
VCCA	1	$ \mathcal{C}$	24	bv.。⋅
Q, \Box	2		23	
₽, □	3		22	⊐ Ē₄
Q ₂ 🗖	4		21	⊐ Q₃
B₂ □	5		20	⊟ B̄₃
D₁ □	6	256	19	□ ₽,
D ₂ _	7	× S	18	□ D₃
w	8	4 22 A	17	□ A₄
A ₅ □	9	-	16	□ A ₃
A ₆ 🗀	10		15	□ A ₂
A7 🗀	11		14	□ A₁
VEE 🗆	12		13	⊟ A₀
				•

*V_{CC} Grounded

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid appliction of any voltage higher than maximum rated voltages to this device.

TRUTH TABLE

	INPUT			
B	W	DIN	OUTPUT	MODE
Н	Х	Х	L	DISABLED
L	L	Н	L	WRITE"H"
L	L	L	L	WRITE"L"
L	Н	Х	DOUT	READ

H = HIGH VOLTAGE LEVEL L = LOW VOLTAGE LEVEL

X = DON'T CARE

MBM10422A-7

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Temperature*
Supply Voltage	V _{EE}	- 5.46	- 5.2	- 4.94	٧	0°C to +75°C

^{*} Ambient Temperature for DIP, case temperature for flat package

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}		4	5	pF
Output Pin Capacitance	C _{OUT}		6	8 .	pF

DC CHARACTERISTICS

 $(V_{CC}=0V, V_{EE}=-5.2V, Output load=50\Omega$ to $-2.0V, T_A=0$ °C to 75 °C for DIP, $T_C=0$ °C to 75 °C for flat package, and Airflow = ≥ 25 m/s, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OH}	- 1000 - 960 - 900	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OL}	- 1870 - 1850 - 1830	_	- 1665 - 1650 - 1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OHC}	- 1020 - 980 - 920		_	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OLC}	_		- 1645 - 1630 - 1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	- 1145 - 1105 - 1045	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	- 1870 - 1850 - 1830	_	- 1490 - 1475 - 1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max.)}	l _{IH}	_		220	μА	0° to 75°C
Input Low Current (V _{IN} = V _{IL min.)}	I _{IL}	- 50			μΑ	0° to 75°C
B Input Low Current (VIN = VIL min.)	IIL	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	-200	_		mA	0° to 75°C

FUNCTIONAL DESCRIPTION


The Fujitsu MBM10422A-7 is fully decoded 1024-bit read/write random access memory organized as 256 words by 4-bits. Memory cell selection is achieved by means of a 8-bit address designated $A_0 \sim A_7$. The active low Block Select \overline{B} input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable \overline{W} input. With \overline{W} and \overline{B} held low, the data at D_{IN} is written into the addressed location. To read, \overline{W} is held high, while \overline{B} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

AC CHARACTERISTICS

Output Load = 50Ω to -2.0V and 30pF to GND, $T_A = 0$ °C to 75 °C for DIP, $T_C = 0$ °C to 75 °C for flat package, and Airflow = ≥ 25 m/s, unless otherwise noted.

AC TEST CONDITIONS




NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

Parameter	Symbol	Min.	Тур	Max	Unit
Address Access Time	t _{AA}		5	7	ns
Block Select Access Time	t _{AB}	_	2.5	4	ns
Block Select Recovery Time	t _{RB}		2.5	4	ns

READ CYCLE TIMING DIAGRAMS




MBM10422A-7

WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	5	_	_	ns
Write Disable Time	t _{ws}	_		4	ns
Write Recovery Time	t _{WR}		_	8	ns
Address Set Up Time	t _{SA}	1		_	ns
Block Select Set Up Time	t _{SB}	1	_	_	ns
Data Set Up Time	t _{SD}	1	_		ns
Address Hold Time	t _{HA}	1	_	_	ns
Block Select Hold Time	t _{HB}	1	_	_	ns
Data Hold Time	t _{HD}	1	_	_	ns


WRITE CYCLE





RISE TIME AND FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r	· 	1.5	_	ns
Output Fall Time	t _f	-	1.5	_	ns


TYPICAL CHARACTERISTICS CURVES

















Preliminary

Bipolar Memories

FUJITSU

■ MBM10470A-10

ECL 4096-Bit Bipolar Random **Access Memory**

Description

The Fujitsu MBM10470A-10 is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one bit, and it features on-chip voltage compensation for improved noise margin.

The MBM10470A-10 offers extremely small cell and chip size, achieved through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM10470A-10 is specified over a temperature range of from 0° to 75°C (ambient). It also features 18-pin dual-inline ceramic packaging, and is fully compatible with industrystandard 10K-series ECL families.


Features

- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 10K-series ECL familiae
- Address Access Time: 10 ns max.
- 4096 words x 1-bit organization Chip Select Access Time: 6 ns max.
 - Open emitter output for ease of memory expansion
 - Low Power Dissipation: 0.22mW/bit
 - DOPOS and IOP II processing
 - Pin compatible with the F10470



MBM10470A Block Diagram and Pin Assignment





Truth Table

H = High Voltage Level

Input				
\$	W	D _{IN}	Q	Mode
Н	Х	Х	L	Disabled
L	L	н	L	Write "H"
L	L	L	L	Write "L"
L	н	Х	D _{OUT}	Read

L = Low Voltage Level

Absolute Maximum Ratings

(See Note)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin	V _{EE}	+0.5 to -7.0	٧
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

X = Don't care

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in operational sections of this data sheet. Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therfore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}	_	4	_	pF
Output Pin Capacitance	C _{OUT}	_	6	_	pF

Guaranteed Operating Conditions

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to +75°C

Functional Description

The Fujitsu MBM10470A-10 is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of a 12-bit address designated $\rm A_0 \sim A_{11}$. The active low Chip Select $\rm \tilde{S}$

input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable \overline{W} input. With \overline{W} and \overline{S} held low, the data at D_{IN} is written into the addressed location. To read, \overline{W} is held high,

while \$\overline{S}\$ is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

FUJITSU

DC Characteristics


($V_{CC} = 0$ V, $V_{EE} = -5.2$ V, Output Load = 50Ω and 30 pF to -2.0V, $T_A = 0$ °C to 75 °C, Airflow ≥ 2.5 m/s, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage		-1000		-840		0°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$	V_{OH}	-960		810	mV	25 °C
		-900		-720		75°C
Output Low Voltage		- 1870		-1665		0°C
$(V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}})$	VoL	- 1850		1650	mV	25°C
		- 1830		- 1625		75°C
Output High Voltage		-1020				0°C
$(V_{IN} = V_{IH \min} \text{ or } V_{IL \max})$	V _{OHC}	-980			mV	25°C
		-920				75°C
Output Low Voltage				- 1645		0°C
$(V_{IN} = V_{IH min} \text{ or } V_{IL max})$	V _{OLC}			- 1630	mV	25°C
				1605		75°C
Input High Voltage		-1145		-840		0°C
(Guaranteed Input Voltage	V _{IH}	- 1105		-810	mV	25°C
High for All Inputs)		- 1045		-720		75°C
Input Low Voltage		- 1870		-1490		0°C
(Guaranteed Input Voltage	$V_{\rm IL}$	- 1850		- 1475	mV	25°C
Low for All Inputs)		- 1830		– 1450		75°C
Input High Current (V _{IN} = V _{IH max})	I _{IH}	7		220	μΑ	0°C to 75°C
Input Low Current (V _{IN} = V _{IL min})	I _{IL}	-50			μΑ	0°C to 75°C
\overline{S} Input Low Current ($V_{IN} = V_{IL min}$)	l _{IL}	0.5		170	μΑ	0°C to 75°C
Power Supply Current	I _{EE}	-200			mA	0°C to 75°C
(All Inputs and Output Open)						

AC Characteristics

(Full Guaranteed Operating Ranges, Output Load = 500 to -2.0V and 30 pF to GND, $T_A = 0$ °C to 75 °C and Airflow \geq 2.5 m/s unless otherwise noted.)

Figure 2—AC Test Conditions






Output Load: $R_L=50\Omega$ $$C_L=30pF$$ (including jig and stray capacitance)

Note: All timing measurements referenced to 50% input levels.

Read Cycle

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	_		10	ns
Chip Select Access Time	t _{AC}	_	_	6	ns
Chip Select Recovery Time	t _{RC}		_	6	ns

Read Cycle Timing Diagrams




AC Characteristics (Full Guaranteed Operating Ranges, Output Load = 500 to -2.0V and 30 pF to GND, $T_A = 0$ °C to 75 °C and Airflow \ge 2.5 m/s unless otherwise noted.)

Write Cycle

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{ww}	12	_		ns
Write Disable Time	t _{ws}	_	_	6	ns
Write Recovery Time	t _{WR}	_	_	10	ns
Address Set Up Time	t _{SA}	1	0	_	ns
Chip Select Set Up Time	t _{SC}	1	0	_	ns
Data Set Up Time	t _{SD}	1	0	_	ns
Address Hold Time	t _{HA}	2	0		ns
Chip Select Hold Time	t _{HC}	2	0		ns
Data Hold Time	t _{HD}	2	0		ns

Write Cycle Timing Diagram



Rise Time and Fall Time

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r	_	1.5	_	ns
Output Fall Time	t _f	_	1.5	_	ns

FUJITSU MICROELECTRONICS. INC.

ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY


DESCRIPTION

The Fujitsu MBM10474 is a fully decoded 4096-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications.

The MBM10474 offers extremely small cell and chip sizes, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) process-

ing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM10474 is specified over a temperature range of 0°C to 75°C (ambient). It features 24-pin dual in-line ceramic packaging and is fully compatible with industry-standard 10K-series ECL families.




CERAMIC PACKAGE DIP-24C-A02


FEATURES

- 1024 words x 4-bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time:
 15ns Max.
 11ns Typ.
- Chip select time:
 8ns Max.
 4ns Typ.
- Open emitter output for easy memory expansion
- Low power dissipation: 0.2mW/bit
- DOPOS and IOP processing
- Pin compatible with F10474

PIN ASSIGNMENT



MBM10474 BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V _{EE}	- 5.46	- 5.2	- 4.94	>	0°C to +75°C

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}	_	4	6	pF
Output Pin Capacitance	C _{OUT}	_	6	8	pF

DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{FF} = -5.2V)$, Output load = 50 Ω to -2.0V and Airflow ≥ 2.5 m/s unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	T _A
Output High Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OH}	- 1000 - 960 - 900	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH max.} or V _{IL min.)}	V _{OL}	- 1870 - 1850 - 1830		- 1665 - 1650 - 1625	m∨	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OHC}	- 1020 - 980 - 920		_	m∨	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IH min.} or V _{IL max.)}	V _{OLC}	_	_	- 1645 - 1630 - 1605	m∨	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	- 1145 - 1105 - 1045	_	- 840 - 810 - 720	m∨	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	- 1870 - 1850 - 1830		1490 1475 1450	mV	0°C 25°C 75°C
Input High Current (V _{IN} = V _{IH max.)}	I _{IH}	_	_	220	μΑ	0° to 75°C
Input Low Current (V _{IN} = V _{IL min.)}	IIL	- 50	_	_	μΑ	0° to 75°C
S Input Low Current (V _{IN} = V _{IL min.)}	I _{IL}	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	- 200	_	_	mA	0° to 75°C


MBM10474-15

FUNCTIONAL DESCRIPTION


The Fujitsu MBM10474 is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4-bits. Memory cell selection is achieved by means of a 10-bit address designated $A_0 \sim A_9$. The active low Chip Select \overline{S} input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write Enable \overline{W} input. With \overline{W} and \overline{S} held low, the data at D_{IN} is written into the addressed location. To read, \overline{W} is held high, while \overline{S} is held low. Data at the addressed location is then transferred to DOUT and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

AC CHARACTERISTICS

(Full Guaranteed Operating Ranges, Output Load = 50Ω to -2.0V and 30pF to GND and Airflow ≥ 2.5m/s unless otherwise noted.)



AC TEST CONDITIONS




NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA	_	11	15	ns
Chip Select Access Time	tAC		4	8	ns
Chip Select Recovery Time	t _{RC}		4	8	ns


READ CYCLE



WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	15	_	_	ns
Write Disable Time	tws			8	ns
Write Recovery Time	twR	_	_	8	ns
Address Set Up Time	t _{SA}	2		_	ns
Chip Select Set Up Time	tsc	2	_	_	ns
Data Set Up Time	t _{SD}	2	_	_	ns
Address Hold Time	tHA	3	_	_	ns
Chip Select Hold Time	tHC	2	_	_	ns
Data Hold Time	tHD	2	_	_	ns

WRITE CYCLE



RISE TIME AND FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r	1.5	2	5	ns
Output Fall Time	t _f	1.0	2	5	ns

MBM10480-25

PRELIMINARY Note: This is not a final specification. Some parametric limits are subject to change.

ECL 16,384-BIT BIPOLAR RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MBM10480 is a fully decoded 16,384-bit ECL read/write random access memory designed for main frame memory, control and buffer storage applications. This device is organized as 16,384 words by one bit, and it features on-chip voltage compensation for improved noise margin.

Operation for the MBM10480 is specified over a temperature range of 0 °C to 75 °C (T_A for DIP, T_C for flat package). It features cerdip 20-pin dual in-line and flat packaging, and is fully compatible with industry-standard 10K-series ECL families.

FEATURES

- Organized as 16,384 x 1
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address Access Time: 25 ns max.
- Chip select access time: 15 ns max.

- Open emitter output for easy memory expansion
- Low power dissipation of 0.05 mW/bit
- DOPOS processing (Doped Polysilicon)
- Pin compatible with the F10480




CERDIP PACKAGE DIP-20C-C03




FLATPACK FPT-20C-C01

MBM10480 BLOCK DIAGRAM



PIN ASSIGNMENT



Note: This is not a final specification. Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS (See Note)

Parameter		Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})		V _{EE}	+0.5 to -7.0	V
Input Voltage		V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output F	Output Current (DC, Output High)		-30	mA
Temperature Under Bias	DIP	TA	-55 to +125	°C
Flat		T _C	7 -55 10 +125	C
Storage Temperature		T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

GUARANTEED OPERATING CONDITIONS (Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Temperature*
Supply Voltage	V _{EE}	-5.46	-5.2	-4.94	٧	0°C to +75°C

^{*} Ambient Temperature for DIP, case temperature for flat package

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}	_	5	_	pF
Output Pin Capacitance	C _{OUT}	_	6	_	pF

DC CHARACTERISTICS

 $(V_{CC}=0V,\,V_{EE}=-4.5V,\,Output\,\,Load=50\Omega\,\,and\,\,30\,\,pF$ to $-2.0V,\,T_A=0\,^{\circ}C$ to 75 $^{\circ}C$ for DIP, $T_C=0\,^{\circ}C$ to 75 $^{\circ}C$ for Flat package and Airflow $\geq 2.5\,\,m/s$, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (V _{IN} = V _{IHmax.} or V _{ILmin.})	V _{OH}	-1000 - 960 - 900	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IHmax} , or V _{ILmin} .)	V _{OL}	-1870 -1850 -1830	_	-1665 -1650 -1625	mV	0°C 25°C 75°C
Output High Voltage (V _{IN} = V _{IHmin.} or V _{ILmax.})	V _{OHC}	-1020 - 980 - 920	_	_	mV	0°C 25°C 75°C
Output Low Voltage (V _{IN} = V _{IHmin} , or V _{ILmax} .)	V _{OLC}	-	_	-1645 -1630 -1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1145 -1105 -1045	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1870 -1850 -1830	_	-1490 -1475 -1450	mV	0°C 25°C 75°C
Input High Current (VIN = VIHmax.)	Ιн	_	_	220	μΑ	0° to 75°C
Input Low Current (VIN = VILmin.)	IιΓ	-50	_	_	μΑ	0° to 75°C
S Input Low Current (V _{IN} = V _{ILmin.})	lı_	0.5		170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I _{EE}	-200	_	_	mA	0° to 75°C

FUNCTIONAL DESCRIPTION


The Fujitsu MBM10480 is a fully decoded 16,384-bit read/write random access memory organized as 16,384 words by one bit. Memory cell selection is achieved by means of a 14-bit address designated $A_0 \sim A_{13}$. The active low Chip Select \bar{S} input is provided for memory expansion. The read and write operations are controlled by the state of the active

low Write Enable \overline{W} input. With \overline{W} and \overline{S} held low, the data at \underline{D}_{IN} is written into the addressed location. To read, \overline{W} is held high, while \overline{S} is held low. Data at the addressed location is then transferred to \underline{D}_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

AC CHARACTERISTICS

 $(V_{CC} = 0V, Output Load = 50\Omega to -2.0V and 30pF to GND, T_A = 0 °C to 75 °C for DIP, T_C = 0 °C to 75 °C for flat package, and Airflow = <math>\geq 25$ m/s, unless otherwise noted.)

AC TEST CONDITIONS




NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	_	_	25	ns
Chip Select Access Time	tAC			15	ns
Chip Select Recovery Time	^t RC			15	ns

READ CYCLE TIMING DIAGRAMS




Note: This is not a final specification.

WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{WW}	25	_		ns
Write Disable Time	tws	_		15	ns
Write Recovery Time	twn	_	_	20	ns
Address Set Up Time	tsA	5	_		ns
Chip Select Set Up Time	tsc	5			ns
Data Set Up Time	tsp	5		_	ns
Address Hold Time	t _{HA}	5	_		ns
Chip Select Hold Time	tHC	5			ns
Data Hold Time	t _{HD}	5	_		ns

WRITE CYCLE TIMING DIAGRAM



RISE TIME AND FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		3	_	ns
Output Fall Time	t _f		3	_	ns

FUJITSU MICROELECTRONICS, INC.

TTL 576-BIT BIPOLAR RANDOM ACCESS MEMORY


DESCRIPTION

The Fujitsu MBM93419 is a high speed TTL read/write random-access memory, organized as 64 words by 9 bits, with open-collector outputs.

MBM93419 is packaged in a 28-pin dual-in-line package, and is plug-in replaceable with F93419. It

is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and the number of required bits per word is relatively large. The ninth bit can provide parity for 8-bit word systems.

- Chip Select Access Time:
 40 ns Max.
- Power Dissipation: 1.3mW/bit Typ.
- Compatible with F93419




CERAMIC PACKAGE DIP-28C-A01

FEATURES

- Organization:
 64 words x 9-bits
- +5V Single Power Supply
- TTL Inputs and Outputs
- Open Collector Outputs
- Address Access Time:
 45 ns Max.

MBM93419 BLOCK DIAGRAM



TRUTH TABLE

ı	INPUT		OUTPUT	MODE
S	w	D	OUIPUI	MODE
Н	Х	Х	Н	DISABLED
L	L	Н	Н	WRITE "H"
L	L	L	Н	WRITE "L"
L	Н	Х	D _{OUT}	READ

H = HIGH VOLTAGE LEVEL

L = LOW VOLTAGE LEVEL

X = DON'T CARE

*DATA OUTPUT IS THE COMPLEMENT OF DATA INPUT

PIN ASSIGNMENT

A3 [1	U	28	$b v_{cc}$
A4 [2		27	A2
A ₅ []	3		26	□ A ₁
ᇟ	4		25	□ A ₀
D1 🛘	5		24	⊉ ত্ৰ₀
D ₂ [6	≘≅	23] ℚ1
□3 [7	BM93419 (64 x9)	22	\bar{Q}_2
D4 [8	934 934	21] Q3
D ₅	9	5	20	Q4
₽6 🗍	10		19] Q ₅
$D_7 \prod$	11		18] <u>Q</u> 6
D ₈	12		17	07
wd	13		16] ₫8
GND 🗍	14		15	ĪĒ
				a .

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than the maximum rated voltages to this device.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	-0.5 to +7.0	V
Input Voltage (DC)	VIN	-0.5 to +5.5	V
Input Current (DC)	I _{IN}	-12.0 to +5.0	mA
Output Voltage (V _{OUT} = "H")	V _{OUT}	-0.5 to +5.5	V
Output Current (DC, V _{OUT} = "L")	Гоит	+20.0	mA
Storage Temperature	T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

GUARANTEED OPERATING RANGES

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Power Supply Voltage	Vcc	4.75	5.0	5.25	V	
Input High Voltage	ViH	2.1	_	_	V	0°C to +75°C
Input Low Voltage	VIL	_		0.8	V	

CAPACITANCE

 $(T_A = 25 \,^{\circ}\text{C}, \, V_{CC} = 5.0 \,^{\circ}\text{V}, \, V_{IN} = 2.0 \,^{\circ}\text{V}, \, f = 1 \,^{\circ}\text{MHz})$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Pin Capacitance	Cin	_	_	5.0	pF
Output Pin Capacitance	Соит	_		8.0	pF

DC CHARACTERISTICS


 $(V_{CC} = 5V \pm 5\%, T_A = 0$ °C to 75°C, Air Flow ≥ 2.5 m/sec, After Warm-up ≥ 2 min.)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Low Voltage	Vol	V _{CC} = Min, I _{OL} = 12mA	_	0.4	0.5	٧
Input High Voltage	ViH	_	_	1.6	_	V
Input Low Voltage	VIL	-	_	1.5		V
Input Low Current	lıL	V _{CC} = Max, V _{IN} = 0.4V	-	-250	-400	μΑ
Input High Current	Інт	V _{CC} = Max, V _{IN} = 4.5V	_	1.0	40	μΑ
Input High Current	l _{1H2}	V _{CC} = Max, V _{IN} = 5.25V	-		1.0	mA
Output Leakage Current	ICEX	V _{CC} = Max, V _{OUT} = 4.5V	_	1.0	100	μΑ
Input Clamp Diode Voltage	V _{CD}	V _{CC} = Max, V _{OUT} = 4.5V		-1.0	-1.5	V
Power Supply Current	lcc	V _{CC} = Max, T _A = 25°C	_	160	200	mA
		All Input GND				

MBM93419

AC CHARACTERISTICS


 $(V_{CC} = 5V \pm 5\%, T_A = 0 ^{\circ}C \text{ to } 75 ^{\circ}C, \text{ Air Flow} \ge 2.5 \text{ m/sec, After Warm-up} \ge 2 \text{ min.})$



READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	taa		26	45	ns
Chip Select Access Time	tac	_	18	40	ns
Chip Select Recovery Time	trc		18	40	ns


READ CYCLE



WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	35	7	_	ns
Write Recovery Time	twn	_	20	45	ns
Write Delayed Time	tws	_	20	40	ns
Address Setup Time	tsa	5	0	_	ns
Chip Select Setup Time	tsc	5	0	_	ns
Data Setup Time	tsp	5	0		ns
Address Hold Time	tha	5	0	_	ns
Chip Select Hold Time	thc	5	0	_	ns
Data Hold Time	tho	5	0		ns

WRITE CYCLE



FUJITSU MICROELECTRONICS. INC.

MBM100422A-7

PRELIMINARY

Note: This is not a final specification. Some parametric limits are subject to change.

ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MBM100422A is a fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4-bits, and it features on-chip voltage compensation for improved noise margin.

The MBM100422A offers extremely small cell and chip sizes, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by


FEATURES

- 256 words x 4-bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 100K-series ECL families
- Address Access Time:
 7 ns max.


Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM100422A-7 is specified over a temperature range of 0°C to 85°C (T_A for DIP, T_C for flat). It features cerdip 24-pin dual in-line or flat packaging, and is fully compatible with industry-standard 100K-series ECL families.

- Block Select Access Time: 4 ns max.
- Open emitter output for easy memory expansion
- Low power dissipation of 0.7 mW/bit
- DOPOS and IOP-II processing
- Pin compatible with the F100422




CERDIP PACKAGE DIP-24C-C05




FLAT PACKAGE FPT-24C-C02

MBM100422A BLOCK DIAGRAM



PIN ASSIGNMENT



NOTE: DIP and Flat package styles conform to the same pin assignment.

Note: This is not a final specification.

FUNCTIONAL DESCRIPTION

The Fujitsu MBM100422A is fully decoded 1024-bit read/write random access memory organized as 256 words by 4 bits. Memory cell selection is achieved by means of a 8-bit address designated $A_0 \sim A_7$. The active low Block Select \overline{B} input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable \overline{W} input. With \overline{W} and \overline{B} held low, the data at D_{IN} is written into the addressed location. To read, \overline{W} is held high, while \overline{B} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	V
Output Current (DC, Output High)	Гоит	-30	mA
Temperature Under Bias	$DIP = T_A$, $Flat = T_C$	-55 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Temperature*
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to +85°C

^{*} Ambient for DIP, case for Flat package.

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}	-	4		pF
Output Pin Capacitance	C _{OUT}	_	6	_	pF

DC CHARACTERISTICS

 $(V_{CC}=0V,V_{EE}=-4.5V,O$ utput Load = 50Ω and 30 pF to $-2.0V,T_A=0$ °C to 85 °C and Airflow ≥ 2.5 m/s, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IHmax.} or V _{ILmin.})	V _{OH}	-1025		-880	mV
Output Low Voltage (VIN = VIHmax, or VILmin,)	V _{OL}	-1810	_	-1620	mV
Output High Voltage (VIN = VIHmin. or VILmax.)	V _{OHC}	-1035			mV
Output Low Voltage (V _{IN} = V _{IHmin.} or V _{ILmax.})	V _{OLC}	_	_	-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165	_	-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	-1810		-1475	mV
Input High Current (V _{IN} = V _{IHmax.})	۱н	_	-	220	μΑ
Input Low Current (V _{IN} = V _{ILmin.})	46	-50	_		μΑ
B Input Low Current (VIN = VILmin.)	IιL	0.5	_	170	μΑ
Power Supply Current (All Inputs and Outputs Open)	IEE	-200		_	mA


PRELIMINARY Note: This is not a final specification.

AC CHARACTERISTICS

 $(V_{CC}=0V,\,V_{EE}=-4.5V\,\pm5\%,\,T_A=0\,^{\circ}C$ to $85\,^{\circ}C$ for DIP, $T_C=0\,^{\circ}C$ to $85\,^{\circ}C$ for Flat package, Output Load = 50Ω to -2.0V and 30pF to GND, and Airflow ≥ 2.5 m/s, unless otherwise noted.)

AC TEST CONDITIONS






NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	_	5	7	ns
Block Select Access Time	t _{AB}	_	2.5	4	ns
Block Select Recovery Time	t _{RB}	_	2.5	4	ns

READ CYCLE






Note: This is not a final specification.

Some parametric limits are subject to change.

WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	5	_		ns
Write Disable Time	t _{WS}	_		4	ns
Write Recovery Time	t _{WR}			8	ns
Address Set Up Time	t _{SA}	1			ns
Block Select Set Up Time	t _{SB}	1		_	ns
Data Set Up Time	t _{SD}	1			ns
Address Hold Time	t _{HA}	1	_	_	ns
Block Select Hold Time	t _{HB}	1	_		ns
Data Hold Time	tHD	1	_		ns

WRITE CYCLE



RISE TIME AND FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r	_	1.5		ns
Output Fall Time	t _f		1.5	_	ns

FUJITSU MICROELECTRONICS, INC.

ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MBM100474 is a fully decoded 4096-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. This device is organized as 1024 words by 4-bits, and it features on-chip voltage temperature compensation for improved noise margin.

The MBM100474 offers extremely small cell and chip sizes, realized through the use of Fujitsu's

FEATURES

- 1024 words x 4-bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K-series ECL families
- Address Access Time: MBM100474-15: 15 ns max.
- Chip select access time: MBM100474-15: 8 ns max.


patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon), processing.

Operation for the MBM100474 is specified over a temperature range of 0 °C to 85 °C (T_A for DIP, T_C for Flat Package). It features 24-pin cerdip dual in-line packaging and flat package, and is fully compatible with industry-standard 100K-series ECL families.

- Open emitter output for easy memory expansion
- Low power dissipation: MBM100474-15: 0.2mW/bit typ.
- . DOPOS and IOP processing
- Pin compatible with the F100474




CERDIP PACKAGE DIP-24C-C05




CERDIP PACKAGE FPT-24C-C02

PIN ASSIGNMENTS



MBM100474 BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The Fujitsu MBM100474 is fully decoded 4096-bit read/write random access memory organized as 1024 words by 4 bits. Memory cell selection is achieved by means of a 10-bit address designated $A_0 \sim A_9$. The active low Chip Select \overline{S} input is provided for memory expansion. The read and write operations are controlled by the state of the active

low Write Enable \overline{W} input. With \overline{W} and \overline{S} held low, the data at D_{IN} is written into the addressed location. To read, \overline{W} is held high, while \overline{S} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

ABSOLUTE MAXIMUM RATINGS (See Note)

Parameter	Symbol	Value	Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	V _{IN}	+0.5 to V _{EE}	٧
Output Current (DC, Output High)	Гоит	-30	mA
Temperature Under Bias	T _A	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

GUARANTEED OPERATING CONDITIONS

(Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Temperature*
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to +85°C

^{*} Ambient for DIP, case for flat package.

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN		4	5	pF
Output Pin Capacitance	C _{OUT}		7	8	pF

DC CHARACTERISTICS

 $(V_{CC}=0V,V_{EE}=-4.5V,Output\ Load=50\Omega\ to\ -2.0V,T_A=0\,^{\circ}C\ to\ 85\,^{\circ}C\ for\ DIP,T_C=0\,^{\circ}C\ to\ 85\,^{\circ}C\ for\ Flat\ package\ and\ Airflow \geq 2.5\ m/s,\ unless otherwise\ noted.)$


Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IHmax} . or V _{ILmin} .)	V _{OH}	- 1025	_	-880	mV
Output Low Voltage (V _{IN} = V _{IH max.} or V _{ILmin.})	V _{OL}	- 1810		- 1620	mV
Output High Voltage (V _{IN} = V _{IHmin.} or V _{ILmax.})	V _{OHC}	- 1035		_	mV
Output Low Voltage (V _{IN} = V _{IHmin.} or V _{ILmax.})	V _{OLC}	_	- ,	-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	- 1165	_	-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	- 1810		- 1475	mV
Input High Current (V _{IN} = V _{IHmax.})	Ιн			220	μA
Input Low Current (VIN = VILmin.)	I _{IL}	-50	_	_	μА
S Input Low Current (VIN = VILmin.)	IIL	0.5		170	μΑ
Power Supply Current (All Inputs and Outputs Open)	IEE	-200		_	mA


MBM100474-15

AC CHARACTERISTICS

 $(V_{CC}=0V,V_{EE}=-4.5V~\pm5\%,T_A=0$ °C to 85 °C for DIP, $T_C=0$ °C to 85 °C for Flat package, Output Load = 50Ω to -2.0V and 30pF to GND, and Airflow ≥ 2.5 m/s, unless otherwise noted.)

AC TEST CONDITIONS






NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

Parameter	Symbol	М	BM100474	-15	Unit	
Faranietei	Symbol Min		Тур	Max	Oilit	
Address Access Time	t _{AA}	4		15	ns	
Chip Select Access Time	t _{AC}	2		8	ns	
Chip Select Recovery Time	t _{RC}	2		8	ns	


READ CYCLE



WRITE CYCLE

Dawanatan	Sumb at	N	IBM100474	-15	11-14
Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	15	_	_	ns
Write Disable Time	tws	_	_	8	ns
Write Recovery Time	twR		_	8	ns
Address Set Up Time	tsA	2	_		ns
Chip Select Set Up Time	tsc	2	_	_	ns
Data Set Up Time	t _{SD}	2	_		ns
Address Hold Time	t _{HA}	3	_	-	ns
Chip Select Hold Time	tHC	2	_	_	ns
Data Hold Time	tHD	2		_	ns


WRITE CYCLE





RISE TIME AND FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r	1.5	2	5	ns
Output Fall Time	t _f	1.0	2	5	ns


TYPICAL CHARACTERISTICS CURVES

















FUJITSU MICROELECTRONICS, INC.

MBM100480-25

PRELIMINARY

Note: This is not a final specification.

ECL 16,384-BIT BIPOLAR RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MBM100480-25 is a fully decoded 16384-bit ECL read/write random access memory designed for main, control and buffer storage applications. This device is organized as 16384 words by 1-bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100480-25 offers extremely small cell and chip sizes,


FEATURES

- 16384 words x 1-bits organization
- On-chip voltage/temperature compensation for improved noise margin
- Fully compatible with industry-standard 100K-series ECL families
- Address Access Time: 25 ns max.

realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP-II (Isolation by Oxide and Polysilicon) processing.

Operation for the MBM100480-25 is specified over a temperature range of 0 °C to 85 °C (T_A for DIP, T_C for Flat Package). It features 20-pin Cerdip dual in-line or flat packaging. It is fully compatible with industry-standard 100K-series FCI families.

- Chip select access time: 15 ns max.
- Open emitter output for easy memory expansion
- Low power dissipation of 0.04 mW/bit
- DOPOS and IOP-II
- Pin compatible with the F100480




CERDIP PACKAGE DIP-20C-C03




CERDIP PACKAGE FPT-20C-C01

MBM100480 BLOCK DIAGRAM



PIN ASSIGNMENT



Note: DIP and Flat Package styles conform to the same pin assignment.

MBM100480

PRELIMINARY

Note: This is not a final specification.

FUNCTIONAL DESCRIPTION

The Fujitsu MBM100480 is fully decoded 16,384-bit read/write random access memory organized as 16,384 words by 1 bit. Memory cell selection is achieved by means of a 8-bit address designated $A_0 \sim A_{13}$. The active low Chip Select \overline{S} input is provided for memory expansion. The read and write operations are controlled by the state of the active

low Write Enable \overline{W} input. With \overline{W} and \overline{S} held low, the data at D_{IN} is written into the addressed location. To read, \overline{W} is held high, while \overline{S} is held low. Data at the addressed location is then transferred to D_{OUT} and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

ABSOLUTE MAXIMUM RATINGS (See Note)

Parameter	Parameter Symbol		Unit
V _{EE} Pin Potential to Ground Pin (V _{CC})	V _{EE}	+0.5 to -7.0	V
Input Voltage	VIN	+0.5 to V _{EE}	V
Output Current (DC, Output High)	Гоит	-30	mA
Temperature Under Bias	T _A for DIP/T _c for Flat Pack	-55 to +125	°C
Storage Temperature	T _{STG}	-65 to +150	°C

GUARANTEED OPERATING CONDITIONS (Referenced to V_{CC})

Parameter	Symbol	Min	Тур	Max	Unit	Temperature*
Supply Voltage	V _{EE}	-5.7	-4.5	-4.2	٧	0°C to +85°C

^{*} Ambient for DIP, case for Flat package.

CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C _{IN}	_		<u>-</u>	pF
Output Pin Capacitance	C _{OUT}		_		pF

DC CHARACTERISTICS

 $(V_{CC}=0V,V_{EE}=-4.5V,O$ utput Load = 50 Ω , 30pF to -2.0V, T_A = 0°C to 85°C for DIP, T_C = 0°C to 85°C for Flat package and Airflow \geq 2.5 m/s, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V _{IN} = V _{IHmax.} or V _{ILmin.})	V _{OH}	- 1025	_	-880	m∨
Output Low Voltage (V _{IN} = V _{IH max.} or V _{IL min.})	V _{OL}	- 1810	_	- 1620	mV
Output High Voltage (VIN = VIHmin. or VILmax.)	V _{OHC}	- 1035		_	mV
Output Low Voltage (V _{IN} = V _{IHmin} , or V _{ILmax} ,)	V _{OLC}	_		-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V _{IH}	-1165	_	-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V _{IL}	- 1810	_	- 1475	mV
Input High Current (V _{IN} = V _{IH max.})	IIH	-	_	220	μА
Input Low Current (V _{IN} = V _{ILmin.})	IIL	-50			μA
S Input Low Current (VIN = VILmin.)	IIL	0.5	_	170	μΑ
Power Supply Current (All Inputs and Outputs Open)	lEE	-200	_	_	mA


PRELIMINARY


Note: This is not a final specification.

AC CHARACTERISTICS

 $(V_{CC}=0V,\,V_{EE}=-4.5V\,\pm 5\%,\,T_A=0\,^{\circ}C$ to 85 $^{\circ}C$ for DIP, $T_C=0\,^{\circ}C$ to 85 $^{\circ}C$ for Flat Pack, Output Load = 50Ω to -2.0V and 30pF to GND, and Airflow ≥ 2.5 m/s, unless otherwise noted.)

AC TEST CONDITIONS






NOTE: All timing measurements referenced to 50% input levels.

READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t _{AA}	_	_	25	ns
Chip Select Access Time	tAC	_	_	15	ns
Chip Select Recovery Time	t _{RC}	_	_	15	ns

READ CYCLE



MBM100480


PRELIMINARY

Note: This is not a final specification.

WRITE CYCLE


Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t _{WW}	25	_	_	ns
Write Disable Time	t _{WS}	_	_	15	ns
Write Recovery Time	t _{WR}	_	_	20	ns
Address Set Up Time	t _{SA}	5	<u> </u>	_	ns
Chip Select Set Up Time	tsc	5	_		ns
Data Set Up Time	t _{SD}	5	_		ns
Address Hold Time	t _{HA}	5	_	_	ns
Chip Select Hold Time	tHC	5		_	ns
Data Hold Time	t _{HD}	5	_	_	ns

WRITE CYCLE



RISE TIME AND FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t _r		3	_	ns
Output Fall Time	t _f	-	3	-	ns





	40.	7	/	_	//8/			/	7	$\overline{/}$	7	7	/ /		/	77	/
FujieuP	site	Organ	izaio	MARCH	A SCHOOL OFFICE OF	Jues AMD	Faire	Harris Harris	Hitach	in in	MM	Motorole	Halignal	NEC	Ray	gor signatics	/ ×
MB7117	2048	256 x 8	0C	18							53/6308		54/74S470				TBP18SA22
MB7118	2048	256 x8	3S	20							53/6309		54/74S471				TBP18S22
MB7121	4096	1024 x 4	0C	18		AM27S32	93452	HM7642	HN25044	3605	53/6352	MCM7642	DM54/74S572	μPB406		N/S82S136	TBP24SA41
MB7122	4096	1024 x 4	3S	18		AM27S33	93453	HM7643	HN25045	3625	53/6353	MCM7643	DM54/74S573	μPB426		N/S82S137	TBP24S41
MB7123	4096	512 x 8	0C	20		AM27S28		HM7648			53/6348		DM54/74S473		29620	N/S82S146	TBP28SA42
MB7124	4096	512 x 8	3S	20		AM27S29		HM7649			53/6349		DM54/74S472		29621	N/S82S147	TBP28S42
MB7127	8192	2048 x 4	0C	18		AM27S184		HM7684	HN25084	1 7	53/6388	MCM7684	DM77/87S184		29650	N/S82S184	TBP24SA81
MB7128	8192	2048 x 4	3S	18		AM27S185		HM7685	HN25085		53/6389	MCM7685	DM77/87S185		29651	N/S82S185	TBP24S81
MB7131	8192	2048 x 8	0C	24		AM27S180	93450	HM7680	HN25088	3608	53/6380	MCM7680	DM77/87S180		29630	N/S82S180	TBP28SA86
MB7131-SK	8192	1024 x 8	0C	24	.300 mil narrow pkg	AM27S280							DM77/87S280				
MB7132	8192	1024 x 8	38	24		AM27S181	93451	HM7681	HN25089	3628	53/6381	MCM7681	DM77/87S181	μPB417	29631	N/S82S181	TBP28S86
MB7132-SK	8192	1024 x 8	38	24	.300 mil narrow pkg	AM27S281							DM77/87S281				
MB7134	16384	4096 x 4	3S	20													
MB7137	16384	2048 x 8	0C	24		AM27S190	93510		HN25168			MCM76160	DM77/87S190	μPB409	29680	N/S82S190	TBP28SA16
MB7137-SK	16384	2048 x 8	0C	24	.300 mil narrow pkg	AM27S290							DM77/87S290				
MB7138	16384	2048 x 8	3S	24		AM27S191	93511	HM76161	HN25169	3636	63S1681	MCM76161	DM77/87S191	μPB429	29681	N/S82S191	TBP28S166
MB7138-SK	16384	2048 x 8	38	24	.300 mil narrow pkg	AM27S291						1 1 1	DM77/87S291				
MB7141	32768	4096 x 8	0C	24											29670	N/S825320	
MB7142	32768	4096 x 8	35	24		AM27S43		HM76321		3632	63S3281		DM77/87S321		29671	N/S825321	
MB7143	65536	8192 x 8	0C	24					1	-						T	
MB7144	65536	8192 x 8	3\$	24				HM76641								T	
MB7151	16384	4096 x 4	0C	20		AM27S40						1				 	
MB7152	16384	4096 x 4	38	20		AM27S41		HM76165			53/63\$1641	T		t	 	N/S82S195	T

Device	Organization	Access Time (max)	Power Supply Voits	Power Dissipation	Package
MB7117E	256 x 8	45nS	+5	140mA	20-pin
MB7117H	256 x 8	35nS	+5	140mA	20-pin
MB7118E	256 x 8	45nS	+5	140mA	20-pin
MB7118H	256 x 8	45nS	+5	140mA	20-pin
MB7121E	1K x 4	45nS	+5	150mA	18-pin
MB7121H	1K x 4	35nS	+5	150mA	18-pin
MB7122E	1K x 4	45nS	+5	150mA	18-pin
MB7122H	1K x 8	35nS	+5	150mA	18-pin
MB7123E	512 x 8	45nS	+5	170mA	20-pin
MB7123H	512 x 8	35nS	+5	170mA	20-pin
MB7124E	512 x 8	45nS	+5	170mA	20-pin
MB7124H	512 x 8	35nS	+5	170mA	20-pin
MB7127E	2K x 4	55nS	+5	155mA	18-pin
MB7127H	2K x 4	45nS	+5	155mA	18-pin
MB7128E	2K x 4	55nS	+5	155mA	18-pin
MB7128H	2K x 4	45nS	+5	155mA	18-pin
MB7128Y	2K x 4	35nS	+5	155mA	18-pin
MB7131E	1K x 8	55nS	+5	175mA	24-pin
MB7131H	1K x 8	45nS	+5	175mA	24-pin
MB7132E	1K x 8	55nS	+5	175mA	24-pin
MB7132H	1K x 8	45nS	+5	175mA	24-pin
MB7132Y	1K x 8	35nS	+5	175mA	24-pin
MB7133E	4K x 4	55nS	+5	170mA	20-pin
MB7133H	4K x 4	45nS	+5	170mA	20-pin
MB7134E	4K x 4	55nS	+5	170mA	20-pin
MB7134H	4K x 4	45nS	+5	170mA	20-pin
MB7134Y	4K x 4	35nS	+5	170mA	20-pin
MB7137E	2K x 8	55nS	+5	180mA	24-pin
MB7137H	2K x 8	45nS	+5	180mA	24-pin
MB7138E	2K x 8	55nS	+5	180mA	24-pin 24-pin
MB7138H	2K x 8	45nS	+5	180mA	24-pin 24-pin
MB7138Y	2K x 8	35nS	+5 +5	180mA	24-pin
MB7141E	4K x 8	65nS	+5	185mA	24-pin
MB7141H	4K x 8	55nS	+5	185mA	24-pin
MB7142E	4K x 8	65nS	+5	185mA	24-pin
MB7142H	4K x 8	55nS	+5	185mA	24-pin
MB7143E	8K x 8	65nS	+5	190mA	24-pin
MB7143H	8K x 8	55nS	+5	190mA	24-pin
MB7144E	8K x 8	65nS	+5	190mA	24-pin
MB7144H	8K x 8	55nS	+5	190mA	24-pin
MB7151E	4K x 4	45nS	+5	170mA	20-pin
MB7151H	4K x 4	55nS	+5	170mA	20-pin
MB7152E	4K x 4	45nS	+5	170mA	20-pin
MB7152H	4K x 4	55nS	+5	170mA	20-pin
MB7152Y	4K x 4	35nS	+5	170mA	20-pin

					Max	Max Power		
Device	Size	Organi- zation			Access Time (ns)	Dissipa- tion (mA)	Package	Alternate Source
MB7128E-W	8192	2048 x 4	38	18	55	155	Z, F, V	82\$185
MB7132E-W	8192	1024 x 8	35	24	55	175	Z, F, V	82S181
MB7138E-W	16384	2048 x 8	38	24	55	180	Z, F, V	82S191
MB7142E-W	32768	4096 x 8	3S	24	65	185	Z, F, V	82S321
MB7144E-W	65536	8000 x 8	38	24	70	190	Z, F, V	

Fujitsu also offers a family of DEAP PROMs available in extended temperature range (-55°C to +125°C). These PROMs are of the same generic family as the commercial temperature range product and utilize the same programming methods and more elaborate testing procedures. This product is available processed to Mil. Std. 883B or 883C.





Reliability Testing

Reliability testing includes three types of tests — lot tests (after production starts), periodic tests, and "occasional" tests. This section explains the details of each test in turn.

Lot Tests

The particulars of lot tests are listed in Table 5. There are two types of lot tests, called group A tests and group B tests. Group A tests and Group B tests are performed on items that are tested regularly, usually every week.

Details of individual tests vary with the product under test, but all samples are selected at random from every cycle lot. Tests are not performed in any particular order unless specified. Rather, they are performed for each device type.

Note that the high-temperature storage and continuous-operation tests usually take 500 hours, although they may take only 168 hours in special cases. Good samples are returned to their lots after non-destructive testing. Bad samples and samples that have undergone destruction testing are disposed.

Periodic Tests

Particulars of the periodic tests are also listed in Table 5. There are two types of periodic tests — group C tests and group D tests. Group C tests are performed on items that are tested regularly, usually every 13 weeks. Group D tests include special reliability test and very long life tests. The Group D test is usually done once every 26 weeks.

Details of individual tests vary with the product under test, but all samples are selected at random. Tests are not performed in any particular order unless

specified. Rather, they are performed for each device type.

Note that the high-temperature storage and continuous operation tests for group C take 1000 hours and those for group D take 3000 hours.

Occasional Tests

Occasional tests are performed on products whenever necessary. The tests are similar to periodic tests, but their details are specified by the QC/Reliability Engineering Department according to the purpose of the test

Table 5 Sampling Plan for Reliability Testing.

		Device Class	ification	Device Gro	up 1	Device Gr	oup 2			
Group	oup Subgroup Test Items			Sampling Plan						
	A1 External Visual Inspection		l Inspection	100% Test of Sampling Devices (All Sampled Devices						
	A2		Fuction Test	LTPD 5%	$A_c = 0$					
Α	A3	Electrical Characteristic	Static Characteristics s	LTPD 5%	$A_c = 0$					
	A4		Dynamic/Switching Characteristics	LTPD 5%	A _c = 0					
				Sample Size	Acceptance Number	Sample Size	Acceptance Number			
	B1	Physical Dime	nsions	9	1	6	1			
	B2	Environmental	Thermal Environmental Test	9	1	9	1			
	B3	Tests	Mechanical Environmental Tests	9	1 .	9	1			
	B4-I	Solderability (2	rability (230°C, 5s)*1		1 .	3	. 1			
В	B4-II	Solderability (260 °C, 5s) *1		9	1	3	1			
	B5	Lead Integrity	*1	9	1	3	1			
	B6	Pressure-Temp	perature-Humidity Storage*2	9	1*3	9	1*3			
	B7		High-Temperature Storage*5	14	1*4	7	1*4			
	B8		Continuous Operation	24	1*4	11	1*4			
	B9		High-Humidity Storage 85°C, 85%RH*2	24	1*4	11	1*4			
	C1		High-Temperature Storage*5	14	1*6	7	1*6			
С	C2	Endurance	Continuous Operation	24	1*6	11	1*6			
	C3	Test	High-Humidity Storage 85°C, 85%RH*6	24	1*6	11	1*4			
	D1		High-Temperature Storage*5 *7	14	·-	7	<u> </u>			
D	D2		Continuous Operation*7	24		11	_			
	D3		High-Humidity Storage 85°C, 85%RH*2*7	24	_	11				

Reliability Testing continued

Test Cycle: Groups A and B for every weekly lot, Goup C every 13 weeks, Group D every 26 weeks

Notes

- *1: Electrical reject devices can be used in this test.
- *2: These tests are performed on resin-sealed devices.
- *3: This test takes 96 hours.
- *4: These tests normally take 500 hours. But if no defects are found in the first 168 hours, the lot can be passed and the test may be terminated.
- *5: These tests are performed if the junction temperature during continuous operation is less than the maximum rated storage temperature specified for such devices.
- *6: These tests take 1000 hours.
- *7: These tests take 3000 hours.

Table 6 — Device Classification

	Capacity in	bits	Logic/Analog (No. Elements		
Element Classification	Bipolar	MOS	Power Consumption)		
Group 1 (SS1 and MSI devices)	up to 5000	up to 10,000	up to 1000/500 mW		
Group 2 (LSI devices)	over 5000	over 10,000	Other		

Quality Control Flow Chart


FIG. 3 THE QUALITY CONTROL FLOW CHART

CHECK ITEMS CHECK ITEMS INSPECTION OF INCOMING MATER WAFER PROCESSING DIFFUSION/ION IMPLAN' MASKS, PACKAGES, PIECE PARTS, CHEMICALS, ETC. WAFER SURFACE INSPECTION AND SAMPLE TESTS OF THICKNESS, SURFACE RESISTANCE. DIFFUSION DEPTH, ELECTRICAL PARAMETERS, AND DOPING. WAFER SURFACE AND PATTERN INSPECTION WAFER SURFACE INSPECTION, MONITOR TEST OF FILM THICKNESS WAFER SURFACE INSPECTION, MONITOR TEST OF FILM THICKNESS	TATION G LLIZATION PASSIVATION (INSULATION) PROBING TEST	NG LAYER FORMATION) SHIPPING INSPECTION	
TEST OF ELECTRICAL CHARACTERISTICS, STRES	SS TEST	DICING (CHIP SEPARATION)	
WAFER SURFACE AND PATTERN SAMPLING IN VISUA	SPECTION L	CHIP SELECTION CHIP SHIPPING INS ASSEMBLY DIE BON	
	0 4 4 4 D		IRE BONDING
BOND-WETTING AND SURFACE INSPECTION, MONITOR 1 BOND-POSITION AND SURFACE INSPECTION, SAMPLE WIRE BOND STRENGTH TEST, MONIT		ACHINE CALIBRATION	PRE-CAP VISUAL INSPECTION INTERNAL MERCHANT INSPECTION
			\prec
	INT	ERNAL SAMPLING VISUAL INSPE	CTION
			-
LEGEND			
LEGEND:			
PRODUCTION PROCESS			
TEST/INSPECTION			
PRODUCTION PROCESS AND TEST/INSPECTION			
QC GATE (SAMPLING)			
NOTE: THE FLOW SEQUENCE MAY VARY SLIGHTLY WITH INDIVID	DUAL PRODUCT TYP	E.	

TABLE 2. SAMPLING PLAN FOR THE SHIPPING TESTS.

TEST ITEM	SAMPLING PLAN		
Electrical Characteristics			
Appearance	AQL0.25% (Level II)		
Marking	- Control of the Cont		
Hermeticity (Fine and Gross Leak Tests)*	AQL2.5% (Level II)		
Appearance			


Note: * Applies to hermetic packages only.



DIP-16C-A02


METAL SEAL

DUAL IN-LINE PACKAGE




DIP-16C-C03

16-LEAD CERDIP DUAL IN-LINE PACKAGE



DIP-16C-C04

16-LEAD CERDIP DUAL IN-LINE PACKAGE




DIP-16C-F01

16-LEAD CERAMIC
FRIT SEAL
DUAL IN-LINE PACKAGE

1009(1.27)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(2.79)
110(


DIP-16C-F02

16-LEAD CERAMIC FRIT SEAL DUAL IN-LINE PACKAGE



DIP-16P-M01

16-LEAD PLASTIC DUAL IN-LINE PACKAGE



DIP-16P-M03

16-LEAD PLASTIC DUAL IN-LINE PACKAGE

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)

100(2.54)


100(2.54)

100(2.54)

100(2.54)


DIP-18C-C01

18-LEAD CERDIP
DUAL IN-LINE PACKAGE




DIP-18C-F02

18-LEAD CERAMIC FRIT SEAL DUAL IN-LINE PACKAGE




DIP-18P-M01

18-LEAD PLASTIC DUAL IN-LINE PACKAGE




FPT-18C-C01

18-LEAD CERDIP FLAT PACKAGE



LCC-18C-A02


18-PAD CERAMIC METAL SEAL LEADLESS CHIP CARRIER



*Shape of Pin 1 index : Subject to change without notice

LCC-18C-A04


18-PAD CERAMIC LEADLESS CHIP CARRIER



^{*}Shape of Pin 1 index: Subject to change without notice

LCC-18C-F02


18-PAD CERAMIC FRIT SEAL LEADLESS CHIP CARRIER



*Shape of Pin 1 index: Subject to change without notice

LCC-18C-F04


18-PAD CERAMIC FRIT SEAL LEADLESS CHIP CARRIER



*Shape of Pin 1 index: Subject to change without notice


DIP-20C-A01

20-LEAD CERAMIC METAL SEAL DUAL IN-LINE PACKAGE




DIP-20C-C03

20-LEAD CERDIP DUAL IN-LINE PACKAGE




DIP-22C-F01

22-LEAD CERAMIC FRIT SEAL DUAL IN-LINE PACKAGE




R.032(0.81) REF




DIP-24C-A02

24-LEAD CERAMIC
METAL SEAL
DUAL IN-LINE PACKAGE




DIP-24C-C02

24-LEAD CERDIP WITH TRANSPARENT LID DUAL IN-LINE PACKAGE




DIP-24C-C03

24-LEAD CERDIP
DUAL IN-LINE PACKAGE




DIP-24P-M01


24-LEAD PLASTIC DUAL IN-LINE PACKAGE



DIP-24P-M02


24-LEAD PLASTIC DUAL IN-LINE PACKAGE






FPT-24C-F01

24-LEAD CERAMIC FRIT SEAL FLAT PACKAGE




DIP-28C-A01

28-LEAD CERAMIC METAL SEAL DUAL IN-LINE PACKAGE




DIP-28C-C01

28-LEAD CERDIP WITH TRANSPARENT LID DUAL IN-LINE PACKAGE




LCC-32C-A01

32-PAD CERAMIC METAL SEAL LEADLESS CHIP CARRIER




Ordering Information

Product Marking



Ordering Code



Sales Office Listing

Field Sales Offices

HEADQUARTERS

Fujitsu Microelectronics, Inc. 3320 Scott Boulevard Santa Clara, CA 95051 (408) 727-1700 Telex I/II: 910-338-0190

NORTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. 595 Millich Drive Suite 210 Campbell, CA 95008 (408) 866-5600

SOUTHERN CALIFORNIA

Fujitsu Microelectronics, Inc. 840 Newport Center Drive Suite 460 Newport Beach, CA 92660 (714) 720-9688

ATLANTA

Fujitsu Microelectronics, Inc. 3169 Holcomb Bridge Suite 506 Norcross, GA 30071 (404) 449-8539

Fujitsu Microelectronics, Inc. 8240 Mopac Expwy. 395 G Austin, TX 78759 (512) 343-0320

BOSTON

Fujitsu Microelectronics, Inc. 57 Wells Avenue Newton Centre, MA 02159 (617) 964-7080

CHICAGO

Fujitsu Microelectronics, Inc. 1501 Woodfield Road Suite 202, South Bldg. IV Schaumburg, IL 60195 (312) 885-1500 TWX: 910-687-7378

DALLAS

Fujitsu Microelectronics, Inc 1101 East Arapaho Road Suite 225 Richardson, TX 75081 (214) 669-1616

HOUSTON

Fujitsu Microelectronics, Inc. 10550 W. Office Drive Suite 102 Houston, TX 77042 (713) 784-7111

MINNEAPOLIS

Fujitsu Microelectronics, Inc. 3460 Washington Avenue Eagan, MN 55122 (612) 454-0323

1 3 6 2 5

1. (408) 866-5600

2. (714) 720-9688

3. (214) 669-1616

4 (312) 934-6400

5. (617) 964-7080

6. (516) 361-6565

N. Cal

S. Cal

Dallas

Chicago

Roston

New York

NEW YORK Fujitsu Microelectronics, Inc.

601 Veterans Memorial Highway Hauppauge, NY 11788 (516) 361-6565 TWX: 510-227-1049

Representatives

Arizona

Thom Luke Sales, Inc. 2940 N. 67th Place Suite H Scottsdale, AZ 85251 (602) 941-1901

Harvey King Inc. 8124 Miramar Road San Diego, CA 92126 (619) 566-5252

NorComp Inc. 2975 Scott Blvd Santa Clara, CA 95050 (408) 727-7707

Colorado

Straube Associates 7970 Sheridan Ave. Suite C Westminster, CO 80003 (303) 426-0890

Connecticut

Comp Rep Associates 605 Washington Ave. North Haven, CT 06473 (203) 239-9762

Georgia

Dixie Technical Marketing 925 Main Street, Suite 203 Stone Mountain, GA 30086 (409) 962-2530

Cascade Components 2419 W. State Street, No. 10 Boise ID 83702 (208) 343-9886

ZMS Electronic Sales 3227 N. Frontage Road, #2702 Arlington Heights, IL 60004 (312) 394-4422

Indiana

Gaertner Associates 6505 E. 82nd Street, #107 Indianapolis, IN 46250 (317) 842-0373

Electromec Sales Inc. 1500 2nd Ave., S.E. Suite 205 Cedar Rapids, IA 52403 (319) 362-6413

PMR Corporation P.O. Box 6264 Overland Park, KS 66206 (913) 381-0004

PMR Corporation P.O. Box 18089 Wichita, KS 67218 (316) 684-4141

Maryland

Component Sales, Inc. 3701 Old Court Rd., #14 Baltimore, MD 21208 (301) 484-3647

Massachusetts

Comp Rep Associates 100 Everett Street Westwood, MA 02090 (617) 329-3454

Michigan

AP Associates 9880 E. Grand River Brighton, MI 48116 (313) 229-6550

Minnesota

Electromec Sales, Inc. 101 W. Burnsville Parkway Burnsville, MN 55337 (612) 894-8200

Missouri

PMR Corporation P.O. Box 1539 Maryland Heights, MO 63043 (314) 569-1220

New Jersey

Technical Applications Marketing 389 Passaic Avenue Fairfield, NJ 07006 (201) 575-4390

New Mexico

Straube Associates, Inc. 11701 Menaul Blvd. N.E. Suite E Albuquerque, NM 87112 (505) 292-0428

New York

Tech-Mark/Upstate Associates P.O. Box 173 Mendon, NY 14506 (716) 624-3840

Technical Applications Marketing 1727 Veterans Highway Suite 408 S. Hauppauge, NY 11722 (516) 348-0800

Makin & Associates 3165 Linwood Road Cincinnati, OH 45208 (513) 872-2424

Makin & Associates 5077 Olentangy River Road Suite 28 Columbus, OH 43214 (614) 459-2423

Makin & Associates 1640 Frankland Ave. Suite 5 Kent. OH 44240 (513) 872-2424

Oregon

Olson, Ferree and Associates 2215 N.E. Cornell Hillsboro, OR 97124 (503) 640-9660

Pennsylvania

Omni Sales 1014 Bethlehem Pike Erdenheim, PA 19118 (215) 233-4600

Straube Associates 3509 S. Main Street Salt Lake City, UT 84115 (810) 263-2640

Washington

Olson, Ferree & Associates 12727 N.E. 20th Suite 4 Bellevue, WA 98005 (206) 883-7792

Wisconsin

ZMS Electronic Sales 250 N. Sunnyslope Road, #337 Brookfield, WI 53005 (414) 782-2222

Canada

Pipe-Thompson Ltd. 5468 Dundas Street West Islington, Ontario M9B 6E3 (416) 236-2355

Woodbery Electronics Sales Ltd. 107A-3700 Gilmore Way Burnaby, BC V5G 4M1 (604) 430-3302

Puerto Rico

Comp Rep Associates KQH8 Miradero P.O. Box 724 Mayaguez, PR 00708 (809) 832-9529

Distributors

Arizona

Cetec Moltronics 3617 N. 35th Ave. Phoenix, AZ 85017 (602) 272-7951

Marshall Industries 835 West 22nd Street Tempe, AZ 85281 (602) 968-6181

Time Electronics Arizona 1203 W. Geneva Drive Tempe, AZ 85252 (602) 967-2000

California

Cetec Electronics 3940 Ruffin Street Suite E San Diego, CA 92123 (619) 278-5020

Cetec Electronics 721 Charcot Avenue San Jose, CA 95131 (408) 263-7373

Cetec Electronics 5610 E. Imperial Hwy Southgate, CA 90280 (213) 773-6521

Image Electronics 15052 Red Hill Ave. Unit A Tustin, CA 92680 (714) 730-0303

Marshall Industries 8015 Deering Ave. Canoga Park, CA 91304 (213) 999-5001

Marshall Industries 17321 Murphy Avenue (714) 556-6400

Marshall Industries 10105 Carroll Canyon Road San Diego, CA 92131 (619) 578-9600

Marshall Industries 788 Palomar Ave. Sunnyvale, CA 94086 (408) 732-1100

Pacesetter Electronics 3137 W. Warner Street Santa Ana, CA 92704 (714) 557-7131

Time Electronics West 2410 E. Cerritos Ave. Anaheim, CA 92806 (714) 937-0911

Time Flectronics Norcal 1339 Moffett Park Drive Sunnyvale, CA 94086 (408) 734-9888

Time Electronics West 19210 S. Van Ness Torrance, CA 95051 (213) 320-0880

Western Microtechnology 10040 Bubb Road Cupertino, CA 95014 (408) 725-1660

Colorado

Bell Industries 8155 West 48th Avenue Wheatridge, CO 80033 (303) 424-1985 Marshall Industries 7000 N. Broadway Denver, CO 80221 (303) 427-1818 IEC JACO 5750 N. Logan St. Denver, CO 80216

(303) 292-6121

Connecticut

Marshall Industries Village Lane Barnes Industrial Park Wallingford, CT 06492 (203) 265-3822

Milgray Connecticut 378 Boston Post Road Orange, CT 06477 (203) 795-0711

Florida

Marshall Industries 1101 NW 62nd Street Suite 306D Ft. Lauderdale, FL 33309 (305) 928-0661

Marshall Industries 4205 34th Street S.W. Orlando, FL 32805 (305) 841-1878

Milgray Florida 1850 Lee Road, Suite 104 Winter Park, FL 32789 (305) 647-5747

Time Electronics Florida 6610 N.W. 21st Avenu Ft. Lauderdale, FL 33309 (305) 974-4800

Georgia

Marshall Industries 4350J International Blvd. Norcross, GA 30093 (404) 923-5750

Milgray Atlanta 17 Dunwoody Park Suite 102 Atlanta, GA 30338 (404) 393-9666

Illinois

Classic Component Supply 3336 Commercial Ave. Northbrook, IL 60062 (312) 272-9650

Intercomp Inc. 2200 N. Stonington Hoffman Estates, IL 60195 (312) 843-2040

Marshall Industries 1261 Wiley Dr. Schaumburg, IL 60195 (312) 490-0155

NEP Electronics 8300 W. Addison Chicago, IL 60634 (312) 625-8400

DEECO 2500 16th Ave., South West Cedar Rapids, IA 52406 (319) 365-7551

Kansas

Milgray Kansas 6901 W. 63rd. Street Overland Park, KS 66202 (913) 236-8800

Maryland

Marshall Industries 8445 Helgerman Gaithersburg, MD 20760 (301) 840-9450

Milgray Washington 11820 Parklawn Drive Room 102 Rockville, MD 20852 (301) 468-6400

Massachusetts

Future Electronics Corp. 133 Flanders Road Westboro, MA 01581 (617) 366-2400

Marshall Industries One Wilshire Road Burlington, MA 01830 (617) 272-8200

Milgray New England 79 Terrace Hall Burlington, MA 01803 (617) 272-6800

Time Electronics New England 150C New Boston Street Woodburn, MA 01801 (617) 935-8080

Michigan

Caulder Associates 6731 28th St. S.E. Grand Rapids, MI 49503 (616) 949-2900

Marshall Industries 13760 Merriman Boad Livonia, MI 48150 (313) 525-5850

Reptron Electronics 34403 Glendale Livonia, MI 48150 (313) 525-2700

Minnesota

Marshall Industries 13810 24th Ave., North Suite 460 Plymouth, MN 55441 (612) 559-2211

Missouri

Time Electronics 330 Sovereign Court St. Louis, MO 63011 (314) 391-6444

New Hampshire C & H Electronics 19 Park Avenue Hudson NH 03051 (603) 882-1133

New Jersev Marshall Industries

101 Fairfield Road Fairfield, NJ 07004 (201) 882-0320

Marshall Industries 102 Gaither Drive Mt. Laurel, NJ 08054 (215) 627-1920 (609) 234-9100

Miloray Del Valley 3002 Greentree Exec. Campus Suite B Marlton, NJ 08053 (609) 983-5010

New York

Current Components 215 Marcus Blvd. Hauppauge, NY 11787 (516) 273-2600

Marshall Industries 10 Hooper Road Endwell, NY 13760 (607) 754-1570

Marshall Industries 275 Oser Ave. Hauppauge, NY 11787 (516) 273-2424

Marshall Industries 1260 Scottsville Road Rochester, NY 14624 (716) 235-7620

Mast Distributors 215 Marcus Blvd. Hauppauge, NY 11788 (516) 273-4422

Milgray Electronics 77 Schmitt Blvd. Farmingdale, NY 11735 (516) 420-9800

Rome Electronics 216 Erie Blvd. East Rome, NY 13440 (315) 337-5400

Marshall Industries 6212 Executive Blvd. Dayton, OH 45424 (513) 236-8088

Marshall Industries 5905B Harper Road Solon, OH 44139 (216) 248-1788

Reptron Electronics 830 Busch Court Columbus OH 43229 (614) 436-6675

Oklahoma

Radio, Inc. 1000 South Main Tulsa, OK 74119 (918) 587-9123

Oregon

Marshall Industries 8230 S.W. Nimbus Ave. Beaverton, OR 97005 (503) 644-5050

Moore Electronics 15824 S.W. Upper Boones Ferry Rd. Lake Oswego, OR 97034 (503) 684-3100

Pennsylvania

Time Electronics Mid Atlantic 620 Parkway Ave. Broomall, PA 19008 (215) 359-1200

Texas

Active Component Technology 4951 Airport Parkway Suite 590 Dallas, TX 75248 (214) 980-1888

Active Component Technology 6448 Hwy. 290 E. Bldg. A No. 108 Austin, TX 78723 (512) 452-5254

Marshall Industries 8705 Shoal Creek Blvd. Suite 202 Austin, TX 78753 (512) 458-5654

Marshall Industries 14205 Proton Road Dallas, TX 75234 (214) 233-5200

Marshall Industries 3698 Westchase Drive Houston, TX 77036 (713) 789-6600

Washington

Marshall Industries 14102 NE 21st Street Bellevue, WA 98007 (206) 747-9100

Wisconsin

Classic Components 2925 S. 160th Street New Berlin, WI 53151 (414) 786-5300

Marsh Flectronics 1563 S. 101st Street Milwaukee, WI 53214 (414) 475-6000

Future Electronics Corporation 237 Hymus Blvd. Pointe Claire, Quebec H9R 5C7 (514) 694-7710

Carsten Electronics Ltd. 25 Howden Road Unit 5 Scarborough, Ontario M1R 3E8 (416) 751-2371