
FUJITSU MICROELECTRONICS MEMORY DATA BOOK





Fujitsu Microelectronics' manufacturing facility in San Diego, California

### FUJITSU MICROELECTRONICS, INC.—A U.S. ORGANIZATION

Fujitsu Microelectronics Inc. (FMI) is a U.S. subsidiary of Fujitsu Limited of Tokyo. A California Corporation, FMI is responsible for the marketing and sales of all semiconductor products in North, Central and South America.

Fujitsu Limited manufactures and markets advanced data processing and telecommunications systems, semiconductors and electronic components on a worldwide scale. Fujitsu Limited is ranked as Japan's number one computer manufacturer with sales in the \$2 billion range.

### A LEADER IN ICs

Fujitsu is one of the world's largest electronic companies with development and manufacturing capabilities utilizing the most modern and innovative technical skills. Fujitsu Microelectronics remains at the leading edge of semiconductor technology as exemplified by its offering of the world's first mass-produced 64K-bit MOS RAM. Process technologies include both MOS and

bipolar; products include static and dynamic memories, RAMs, EPROMs and PROMs; as well as LSI logic including microprocessors and gate arrays.

### ABOUT FUJITSU MICROELECTRONICS

Fujitsu Microelectronics has completed a new assembly and test facility in order to better service our North American customers. The 66,000 square-foot facility is located in Kearny Mesa Industrial Park near downtown San Diego. The building was dedicated in June 1981 and is now fully operational.

#### ABOUT FUJITSU MIKROELEKTRONIK GmbH

Fujitsu Mikroelektronik GmbH was formed in June 1980 as a wholly owned subsidiary of Fujitsu Limited of Tokyo. From headquarters in Frankfort, West Germany, it supervises the sales and marketing of Fujitsu semiconductor products throughout Western Europe. Fujitsu plans to construct a factory in Ireland to further increase its ability to provide high quality semiconductor devices to its European customers.

### FUJITSU MICROELECTRONICS

## **MEMORY DATA BOOK**

**APRIL 1982** 

Fujitsu Microelectronics, Inc. makes no warranty for the use of its products described herein.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Fujitsu Microelectronics, Inc.

Additional copies of this manual or other Fujitsu Microelectronics literature may be obtained from

Literature Department Fujitsu Microelectronics 2985 Kifer Road Santa Clara, CA 95051

### FUJITSU MICROELECTRONICS' CROSS REFERENCE GUIDE

AMD	FMI	INMOS	FMI
AM2716		IMS1400	
AM2732	=	IMS1420	
AM9016		IMS2600	
AM9147	···-·	IMS2600	MB8266A
AM27S28	···= · ·=•	TA 1999	m.a
AM27S29		INTEL	FMI
AM27S32	···-·	2117	
AM27S33	MB7122	2118	
AM27S180	MB7131	2147	MBM2147
AM27S181C	MB7132	2148	
AM27S185C	MB7128	2149	MBM2149
AM27S191C	MB7138	2164	MB8264
	win aw	2167	MB8167
ELECTRONIC ARRAYS	FMI	2168	MB8168
EA2716	MBM2716	2716	MBM2716
FAIRCHILD	FMI	2732	MBM2732
		2732A	MBM2732A
F2764		2764	MBM2764
F4116		3608	MB7131
F4164		3616	
F10415		3628	
F10422		3632	
F10470		3636-1	
F10474			
F93419		INTERSIL	FMI
F93450		IM5626	MB7122
F93451		MITSUBISHI	FMI
F93452			
F93453		M5L2716	
F93511		M5L2732K	
F98510		M5K4116	
F100422		M5K4164NS	
F100470	MBM100470	M5K4164S	
HARRIS	FMI	M58725	MB8128
HM7642	MR7121	MONOLITHIC	FMI
HM7643		MEMORIES	
HM7648			1407404
HM7649		6352	
HM7680		6353-1	
HM7681		6380	
HM7684		6381-1	
HM7685		63100	
HM76160		63101	
HM76161		63S1681	MB/138
HM76321		MOSTEK	FMI
	WID7 142	MK2147	
HITACHI	FMI	MK2716	
HM4716A	MB8116		
HM4816		MK4116	
HM4847		MK4164	
HM4864		MK4167	
HM6116L		MK4516	
HM6147		MK4564	
HN25044	· · · · · · · · · · · · · · · · · · ·	MK4802	MB8158
HN25045		MOTOROLA	FMI
HN25088		MCM2147	MBM2147
HN25089		MCM2167	
HN25169		MCM2716	
HN462716		MCM4016	
HN462732	MRM2732	MCM4116	MRX116

### CROSS REFERENCE GUIDE (Continued)

MOTOROLA (Cont'd)	FMI	RAYTHEON (Cont'd)	FMI
MCM4516		29651	
MCM4517		29653	
MCM6664		29681	MB7138
MCM6665		a.a	
MCM7642	MB7121	SIGNETICS	FMI
MCM7643	. MB7122	2716	MBM2716
MCM7681	MB7132	10415	
MCM7685		10422	
MCM10146		10470	
MCM65116		10474	
141014100110	. 11150410		
NATIONAL	FMI	100422	
DM10415	MRM10/15	100470	
DM74S472		82S137	
		82S147	
DM74S473		82S180	
DM74S572		82S181	MB7132
DM74S573		82S184	MB7127
DM87S181		82S185	MB7128
DM87S184	. MB7127	82S190	
DM87S185	. MB7128	82S191	
DM87S190	. MB7137	82S321	
DM87S191	. MB7138	020021	WIDT 142
MM2147		SUPERTEX	FMI
MM5290			
NMC2716		SM82S180	
NMC2732		SM82S181	
		SM82S191	MB7138
NMC27C32		CVATTOTTE	TACT
NMC4164		SYNERTEK	FMI
NMC5295	MBX11X		MADOMACO
	. WIDOTTO	SY2128	MB8128
		SY2716	
NEC	FMI	SY2716	MBM2716
<b>NEC</b> μPB406	<b>FMI</b> . MB7121		
<b>NEC</b> μPB406 μPB426	<b>FMI</b> . MB7121 . MB7122	SY2716	MBM2716 <b>FMI</b>
<b>NEC</b> μPB406	<b>FMI</b> . MB7121 . MB7122	SY2716 π TBP24S41	MBM2716 <b>FMI</b> MB7122
<b>NEC</b> μPB406 μPB426	FMI . MB7121 . MB7122 . MB7138	<b>π</b> TBP24S41 TBP24S81	MBM2716 FMI MB7122 MB7128
NEC μPB406 μPB426 μPB429 μPD416 μPD446	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416	<b>TI</b> TBP24S41 TBP24S81 TBP28S42	MBM2716 FMI MB7122 MB7128 MB7124
NEC μPB406 μPB426 μPB429 μPD416 μPD446	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416	SY2716	MBM2716 FMI MB7122 MB7128 MB7124 MB7132
NEC μPB406 μPB426 μPB429 μPD416 μPD446 μPD447	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417	SY2716.  TI  TBP24S41  TBP24S81  TBP28S42  TBP28S86  TBP28S166	MBM2716  FMI  MB7122  MB7128  MB7124  MB7132  MB7138
NEC μP8406 μP8426 μP8429 μP0416 μP0446 μP0447 μP02118	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118	SY2716.  TI  TBP24S41  TBP24S81  TBP28S86  TBP28S86  TBP28S166  TMS2147H.	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H
NEC  μP8406.  μP8426.  μP8429.  μP0416  μP0446  μP0447  μP02118  μP02147	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147	SY2716.  TI  TBP24S41  TBP24S81  TBP28S86  TBP28S86  TBP28S166  TMS2147H  TMS2149	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149
NEC  μPB406.  μPB426.  μPB429.  μPD416  μPD446  μPD447  μPD2118  μPD2147  μPD2167	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MB8118 . MBM2147 . MB8167	SY2716.  TI  TBP24S41  TBP24S81  TBP28S42  TBP28S86  TBP28S166  TMS2147H  TMS2149  TMS2716	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2149
NEC  μPB406.  μPB426.  μPB429.  μPD416  μPD447  μPD2118  μPD2147  μPD2167  μPD2716	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MBM2147 . MBM2147	SY2716.  TI  TBP24S41  TBP24S81  TBP28S86  TBP28S86  TBP28S166  TMS2147H  TMS2149	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2149
NEC  μPB406  μPB426  μPB429  μPD416  μPD446  μPD447  μPD2118  μPD2167  μPD2716  μPD2732	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MB8167 . MBM2716 . MBM2732	SY2716.  TI  TBP24S41  TBP24S81  TBP28S42  TBP28S86  TBP28S166  TMS2147H  TMS2149  TMS2716	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2149 MBM2716 MB8128
NEC  μPB406.  μPB426.  μPB429.  μPD416  μPD447  μPD2118  μPD2147  μPD2167  μPD2716	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MB8167 . MBM2716 . MBM2732	SY2716.  TI  TBP24S41  TBP24S81  TBP28S42  TBP28S86  TBP28S166  TMS2147H  TMS2149  TMS2716  TMS4016	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116
NEC  μP8406.  μP8426.  μP8429.  μP0416  μP0446  μP0447  μP02118  μP02147  μP02167  μP02716  μP02732  μP04164	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MB8167 . MBM2716 . MBM2732 . MB8264	SY2716.  TI  TBP24S41 TBP24S81 TBP28S42 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4016 TMS4116	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116
NEC  μP8406.  μP8426.  μP8429.  μP0416  μP0446  μP0447  μP02118  μP02147  μP02167  μP02716  μP02732  μP04164  OKI	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI	SY2716.  TI  TBP24S41 TBP24S81 TBP28S42 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4016 TMS4116	MBM2716 FMI MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116
NEC  μP8406.  μP8426.  μP8429.  μP0416  μP0447  μP02118  μP02147  μP02167  μP02732  μP04164  OKI  MSM2128	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MB8167 . MBM2716 . MBM2732 . MB8264 FMI . MB8128	SY2716.  TI  TBP24S41  TBP24S81  TBP28S86  TBP28S86  TBP28S166  TMS2147H  TMS2149  TMS2716  TMS4016  TMS4016  TMS4116  TMS4164  TOSHIBA	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI
NEC  μPB406  μPB426  μPB429  μPD416  μPD446  μPD447  μPD2118  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MB8167 . MBM2716 . MBM2732 . MB8264 . FMI . MB8128 . MBM2716	SY2716.  TI  TBP24S41  TBP24S81  TBP28S86  TBP28S86  TBP28S166  TMS2147H  TMS2149  TMS2716  TMS4016  TMS4116  TMS4116  TMS4116  TMS4164  TOSHIBA  TC5516	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417
NEC  μPB406  μPB426  μPB429  μPD416  μPD446  μPD447  μPD2118  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2716 MBM2716	SY2716.  TI  TBP24S41 TBP24S81 TBP28S81 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4116 TMS4116 TMS4116 TOSHIBA TC5516 TC5517	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416
NEC  μPB406.  μPB426.  μPB429.  μP0416  μPD447  μPD2118  μPD2117  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2764	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2716 MBM2716 MBM2716 MBM2716 MBM2764 MBM2764	SY2716.  TI  TBP24S41 TBP24S81 TBP28S81 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4116 TMS4164  TOSHIBA TC5516 TC5517 TC5518	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418
NEC  μPB406.  μPB426.  μPB429.  μP0416  μPD447  μPD2118  μPD2147  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2716  MSM2716  MSM2764  MSM3764	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MB8167 . MBM2716 . MBM2732 . MB8264 . FMI . MB8128 . MBM2716 . MBM2716 . MBM2716 . MBM2716 . MBM2716 . MB8128 . MBM2764 . MBM2764 . MBM2764	SY2716.  TI  TBP24S41 TBP24S81 TBP28S42 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4116 TMS4164  TOSHIBA TC5516 TC5517 TC5518 TMM315D	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147
NEC  μPB406.  μPB426.  μPB429.  μP0416  μPD447  μPD2118  μPD2117  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2764	FMI . MB7121 . MB7122 . MB7138 . MB8116 . MB8416 . MB8417 . MB8118 . MBM2147 . MB8167 . MBM2716 . MBM2732 . MB8264 . FMI . MB8128 . MBM2716 . MBM2716 . MBM2716 . MBM2716 . MBM2716 . MB8128 . MBM2764 . MBM2764 . MBM2764	SY2716.  TI  TBP24S41 TBP24S81 TBP28S42 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4164  TOSHIBA TC5516 TC5517 TC5518 TMM315D TMM323C	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8116 MB8264  FMI  MB8417 MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2147 MBM2146
NEC  μPB406.  μPB426.  μPB429.  μPD416  μPD446  μPD447  μPD2118  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2764  MSM3764  MSM5128	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2716 MBM2764 MBM2764 MBM2764 MB8264 MB8264 MB8264 MB8264	SY2716.  TI  TBP24S41 TBP24S81 TBP28S42 TBP28S86 TBP28S166 TMS2147H TMS2716 TMS4016 TMS4116 TMS4164  TOSHIBA TC5516 TC5517 TC5518 TMM315D TMM323C TMM416	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2147 MBM2716 MB82147 MBM2716 MB82116
NEC  μPB406  μPB426  μPB429  μPD416  μPD446  μPD447  μPD2118  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2732  MSM2764  MSM3764  MSM5128  PANASONIC	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2764 MBM2764 MBM2764 MBM2764 MB8264 FMI MB8416 FMI	SY2716.  TI  TBP24S41 TBP24S81 TBP28S86 TBP28S86 TBP28S166 TMS2147H TMS2716 TMS4016 TMS4116 TMS4116 TMS4150 TMS4116 TC5516 TC5517 TC5518 TMM315D TMM323C TMM416 TMM2016	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2716 MB8116 MB8218
NEC  μPB406.  μPB426.  μPB429.  μPD416  μPD446  μPD447  μPD2118  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2764  MSM3764  MSM5128	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2764 MBM2764 MBM2764 MBM2764 MB8264 FMI MB8416 FMI	SY2716.  TI  TBP24S41 TBP24S81 TBP28S81 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4116 TMS4116 TMS415D TMM315D TMM323C TMM416 TMM2016 TMM2732	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2716 MB8116 MB8128 MB8116 MB8128 MB8128 MBM116 MB8128 MBM1232
NEC  μPB406.  μPB426.  μPB429.  μPD416  μPD447  μPD2118  μPD2147  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2764  MSM3764  MSM3764  MSM5128  PANASONIC  MN2716	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2716 MBM2716 MBM2764 MBM2764 MBM2764 MB8264 FMI MB8264 FMI MB8218 MBM2764 MBM2764 MBM2764 MBM2764 MBM2764 MBM2764	SY2716.  TI  TBP24S41 TBP24S81 TBP28S86 TBP28S86 TBP28S166 TMS2147H TMS2716 TMS4016 TMS4116 TMS4116 TMS4150 TMS4116 TC5516 TC5517 TC5518 TMM315D TMM323C TMM416 TMM2016	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2716 MB8116 MB8128 MB8116 MB8128 MB8128 MBM116 MB8128 MBM1232
NEC  μP8406.  μP8426.  μP8429.  μP0416  μP0447  μP02118  μP02147  μP02167  μP02716  μP02732  μP04164  OKI  MSM2128  MSM2716  MSM2732  MSM2764  MSM3764  MSM3764  MSM3764  MSM5128  PANASONIC  MN2716  RAYTHEON	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2716 MBM2732 MB8264 FMI MBM2716 MBM2764 MBM2716 FMI	SY2716.  TI  TBP24S41 TBP24S81 TBP28S81 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4116 TMS4116 TMS415D TMM315D TMM323C TMM416 TMM2016 TMM2732	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2716 MB8116 MB8128 MB8116 MB8128 MB8128 MBM116 MB8128 MBM1232
NEC  μPB406.  μPB426.  μPB429.  μPD416  μPD447  μPD2118  μPD2147  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2764  MSM3764  MSM3764  MSM5128  PANASONIC  MN2716	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2716 MBM2732 MB8264 FMI MBM2716 MBM2764 MBM2716 FMI	SY2716.  TI  TBP24S41 TBP24S81 TBP28S86 TBP28S86 TBP28S166 TMS2147H TMS2716 TMS4016 TMS4116 TMS4116 TMS4155 TC5516 TC5517 TC5518 TMM315D TMM323C TMM416 TMM2016 TMM2732 TMM4164	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2716 MB8116 MB82147 MBM2716 MB8116 MB8284 MBM2732 MB8264
NEC  μP8406.  μP8426.  μP8429.  μP0416  μP0447  μP02118  μP02147  μP02167  μP02716  μP02732  μP04164  OKI  MSM2128  MSM2716  MSM2732  MSM2764  MSM3764  MSM3764  MSM3764  MSM5128  PANASONIC  MN2716  RAYTHEON	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2764 MBM2764 MBM2764 MBM2764 MBM2764 MBM2764 MBM2716 MBM2764 MBM2716 MBM2764 MBM2764 MBM2764 MBM2764 MBM2764 MBM2764 MBM2716 FMI MBM2716 FMI MBM2716 FMI MBM2716	SY2716.  TI  TBP24S41 TBP24S81 TBP28S86 TBP28S86 TBP28S166 TMS2147H TMS2149 TMS2716 TMS4016 TMS4116 TMS4116 TMS4150 TMS4164  TOSHIBA TC5516 TC5517 TC5518 TMM315D TMM323C TMM416 TMM2016 TMM2732 TMM4164  UNIVERSAL	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2716 MB8116 MB828418 MBM2147 MBM2716 MB8128 MBM2732 MB8264  FMI
NEC  μPB406  μPB426  μPB429  μPD416  μPD446  μPD447  μPD2118  μPD2147  μPD2167  μPD2716  μPD2732  μPD4164  OKI  MSM2128  MSM2716  MSM2732  MSM2764  MSM3764  MSM5128  PANASONIC  MN2716  RAYTHEON  29631	FMI MB7121 MB7122 MB7138 MB8116 MB8416 MB8416 MB8417 MB8118 MBM2147 MB8167 MBM2716 MBM2732 MB8264 FMI MB8128 MBM2764 MBM2764 MBM2764 MBM2764 MBM2716 FMI MBM2716 FMI MBM2716 FMI MBM2716 FMI MBM2724 MBM2764 MBM2764 MBM2764	SY2716.  TI  TBP24S41 TBP24S81 TBP28S86 TBP28S86 TBP28S166 TMS2147H TMS2716 TMS4016 TMS4116 TMS4116 TMS4155 TC5516 TC5517 TC5518 TMM315D TMM323C TMM416 TMM2016 TMM2732 TMM4164	MBM2716  FMI  MB7122 MB7128 MB7124 MB7132 MB7138 MBM2147H MBM2149 MBM2716 MB8128 MB8116 MB8264  FMI  MB8417 MB8417 MB8416 MB8418 MBM2147 MBM2716 MB8116 MB828418 MBM2147 MBM2716 MB8128 MBM2732 MB8264  FMI

### TABLE OF CONTENTS

Cross Reference	. i
Chapter 1	
NMOS Dynamic RAMS	
NMOS Dynamic RAM Product Listing	
MB8116, 16K (16K x 1) NMOS Dynamic RAM	
MB8117, 16K (16K x 1) NMOS Dynamic RAM 1-	-12
MB8118, 16K (16K x 1) NMOS Dynamic RAM 1-	
MB8264, 64K (64K x 1) NMOS Dynamic RAM	-33
MB8264A, 64K (64K x 1) NMOS Dynamic RAM	-44
MB8265, 64K (64K x 1) NMOS Dynamic RAM 1-	45
MB8265A, 64K (64K x 1) NMOS Dynamic RAM	-58
MB8266A, 64K (64K x 1) NMOS Dynamic RAM	
Chapter 9	
Chapter 2 NMOS Static RAMS	
NMOS Static RAM Product Listing	2.1
MBM2147, 4K (4K x 1) NMOS Static RAM	
MBM2148, 4K (1K x 4) NMOS Static RAM	
MBM2149, 4K (1K x 4) NMOS Static RAM	
MB8128, 16K (2K x 8) NMOS Static RAM	
MB8167, 16K (16 x 1) NMOS Static RAM	
MB8167A, 16K (16K x 1) NMOS Static RAM	
MB8168, 16K (4K x 4) NMOS Static RAM	
	-20
Chapter 3	
CMOS Static RAMS	
CMOS Static RAM Product Listing	
MB8416, 16K (2K x 8) CMOS Static RAM	3-2
MB8416-X, 16K (2K x 8) CMOS Static RAM, Extended Temperature Range	
MB8416A, 16K (2K x 8) CMOS Static RAM	
MB8417, 16K (2K x 8) CMOS Static RAM	
MB8417-X, 16K (2K x 8) CMOS Static RAM, Extended Temperature Range	
MB8417A, 16K (2K x 8) CMOS Static RAM	
MB8418, 16K (2K x 8) CMOS Static RAM	-16
MB8418-X, 16K (2K x 8) CMOS Static RAM, Extended Temperature Range	
MB8418A, 16K (2K x 8) CMOS Static RAM	-21
Chapter 4	
EPROMS	
EPROM Product Listing	4-1
MBM2716, 16K (16K x1) NMOS UV EPROM	4-2
MBM2716-X, 16K (16K x 1) NMOS UV EPROM, Extended Temperature Range	
MBM2732, 32K (4K x 8) NMOS UV EPROM	
MBM2732A, 32K (4K x 8) NMOS UV EPROM	
MBM2732A-X, 32K (4K x 8) NMOS UV EPROM, Extended Temperature Range	
MBM27C32, 32K (4K x 8) CMOS UV EPROM	
MBM2764, 64K (8K x 8) NMOS UV EPROM	
MBM2764-X, 64K (8K x 8) NMOS UV EPROM, Extended Temperature Range	
MBM27C64, 64K (8K x 8) CMOS UV EPROM	

### TABLE OF CONTENTS (Continued)

Chapter 5
Bipolar RAMS
Bipolar RAM Product Listing 5-1
MB7072, 1K (256 x 4) ECL Bipolar RAM 5-2
MBM10415AH, 1K (1K x 1) ECL Bipolar RAM5-7
MBM10422, 1K (256 x 4) ECL Bipolar RAM
MBM10422A, 1K (256 x 4) ECL Bipolar RAM
MBM10470A, 4K (4K x 1) ECL Bipolar RAM
MBM10474, 4K (1K x 4) ECL Bipolar RAM
MBM10474A, 4K (1K x 4) ECL Bipolar RAM
MBM10480, 16K (16K x 1) ECL Bipolar RAM
MBM93419, 576 (64 x 9) TTL Bipolar RAM
MBM100422, 1K (256 x 4) ECL Bipolar RAM
MBM100422A, 1K (256 x 4) ECL Bipolar RAM
MBM100470, 4K (4K x 1) ECL Bipolar RAM
MBM100474, 4K (1K x 4) ECL Bipolar RAM
Chapter 6
Bipolar PROMS
Bipolar PROM Product Listing
Bipolar PROM Programming Procedures
Bipolar PROM Cross Reference Guide
MB7121, 4K (1K x 4) Bipolar PROM
MB7122, 4K (1K x 4) Bipolar PROM
MB7123, 4K (512 x 8) Bipolar PROM
MB7124, 4K (512 x 8) Bipolar PROM
MB7127, 8K (2K x 4) Bipolar PROM
MB7128, 8K (2K x 4) Bipolar PROM
MB7130, 8K (1K x 8) Bipolar PROM
MB7131, 8K (1K x 8) Bipolar PROM
MB7132, 8K (1K x 8) Bipolar PROM
MB7134, 16K (4K x 4) Bipolar PROM6-37
MB7137, 16K (2K x 8) Bipolar PROM
MB7138, 16K (2K x 8) Bipolar PROM
MB7141, 32K (4K x 8) Bipolar PROM
MB7142, 32K (4K x 8) Bipolar PROM
Chapter 7
General Information
Quality and Reliability Data7-2
Ordering Information
Package Information
Representative Listings
Distributor Listings

## NMOS DYNAMIC RAMS



#### Access Power Device Organization Time Supply Power Package Page (max) Volts Dissipation MB8116E 16K x 1 200nS $+12, \pm 5$ 460/20mW 16-pin 1-2 MB8116H 16K x 1 150nS +12, ±5 460/20mW 16-pin 1-2 MB8117-12 16K x 1 120nS +5 190/20mW 16-pin 1-12 MB8117-10 16K x 1 100nS 190/20mW 16-pin +5 1-12 MB8118-12 16K x 1 120nS +5 170/20mW 16-pin 1-24 MB8118-10 16K x 1 100nS +5 170/20mW 16-pin 1-24 MB8264-20 64K x 1 200nS +5 248/22mW 16-pin 1-33 64K x 1 MB8264-15 150nS +5 248/22mW 16-pin 1-33 MB8264A-12 64K x 1 120nS +5 330/22mW 16-pin 1-44 64K x 1 MB8264A-10 100nS 300/22mW +5 16-pin 1-44 MB8265-20 64K x 1 200nS +5 248/22mW 16-pin 1-45 MB8265-15 64K x 1 150nS +5 248/22mW 16-pin 1-45 MB8265A-12 +5 1-58 64K x 1 120nS 330/25mW 16-pin 64K x 1 +5 MB8265A-10 100nS 300/25mW 16-pin 1-58 16-pin MB8266A-12 64K x 1 120nS +5 330/23mW 1-59 MB8266A-10 64K x 1 330/23mW 1-59 100nS +5 16-pin

QUICK GUIDE TO PRODUCTS IN THIS SECTION

# MOS 16,384-BIT DYNAMIC RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MB8116 is a fully decoded dynamic NMOS random access memory organized as 16,384 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8116 to be housed in a standard 16-pin DIP. Pin-outs conform to the accepted industry standard.

### **FEATURES**


- 16,384 x 1 RAM, 16 pin package
- Silicon-gate, double-poly NMOS, single transistor cell
- Row access time:
   200 ns max. (MB8116E)
   150 ns max. (MB8116H)
- Cycle time: 375 ns min.
- Low power 462mW active, 20 mW standby (max.)
- ± 10% tolerance on + 12V,
   ± 5V supplies
- All inputs TTL compatible, low capacitive load


The MB8116 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are non-critical, and power supply tolerances are 10%. All inputs are TTL compatible; the output is three-state TTL.


- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Compatible with MK4116

### MB8116 BLOCK DIAGRAM






CERDIP PACKAGE DIP-16C-C03



PLASTIC PACKAGE DIP-16P-M01

### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

### **ABSOLUTE MAXIMUM RATINGS** (see Note)

Rating		Symbol	Value	Unit
Voltage of any pin relative to V <sub>BB</sub>		V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to +20	V
Voltage on V <sub>DD</sub> , V <sub>CC</sub> supplies relative to V <sub>SS</sub>		V <sub>DD</sub> , V <sub>CC</sub>	-0.5 to +15	V
$V_{BB}-V_{SS}$ ( $V_{DD}-V_{SS} > 0V$ )		_	0	V
Storage Temperature	Cerdip	T .	-55 to +150	°C
Storage Temperature Plastic		T <sub>stg</sub>	-40 to +125	C
Power Dissipation		P <sub>D</sub>	1.0	w
Short circuit output current		-	50	mA

### RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

Parameter	NOTES	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	1	$V_{DD}$	10.8	12.0	13.2	٧	
	1 2	V <sub>CC</sub>	4.5	5.0	5.5	V	
	1	$V_{SS}$	0	0	0	V	
	11	$V_{BB}$	- 4.5	- 5.0	- 5.5	V	0°C to +70°C
Input High Voltage RAS, CAS, WE	1	$V_{IHC}$	2.7	_	6.5	٧	
Input High Voltage except RAS, C	AS, WE 1	V <sub>IH</sub>	2.4	_	6.5	V	
Input Low Voltage, all inputs	1	$V_{IL}$	- 1.0	_	0.8	٧	

### STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	NOTES	Symbol	Min	Max	Units
OPERATING CURRENT Average power supply current RAS, CAS cycling	;t <sub>RC</sub> = min)	I <sub>DD1</sub> I <sub>BB1</sub>		35 300	mA μA
STANDBY CURRENT Power supply current ( $\overline{RAS} = \overline{CAS} = V_{IHC}$ )		I <sub>DD2</sub> I <sub>BB2</sub>	_	1.5 100	mA μA
REFRESH CURRENT Average power supply current		I <sub>DD3</sub>		25	mA
$(\overline{RAS} \text{ cycling}, \overline{CAS} = V_{IHC}; t_{RC} = \min)$		I <sub>BB3</sub>		300	μΑ
PAGE MODE CURRENT Average power supply current		I <sub>DD4</sub>	<del></del>	27	mA
$(\overline{RAS} = V_{IL}, \overline{CAS} \text{ cycling; } t_{PC} = 225 \text{ns})$		I <sub>BB4</sub>	_	300	μΑ
V <sub>CC</sub> POWER SUPPLY CURRENT (Data out is disabled)	3	lcc	-10	10	μΑ
INPUT LEAKAGE CURRENT Input leakage current, any input ( $V_{BB} = -5V,0V$ all other pins not under test = 0V)	≤ V <sub>IN</sub> ≤ 7V,	ւկլ	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$ )		loL	-10	10	μΑ
OUTPUT LEVELS  Output high voltage ( $I_{OH} = -5mA$ )  Output low voltage ( $I_{OL} = 4.2mA$ )		V <sub>OH</sub> V <sub>OL</sub>	2.4	0.4	V V

Notes: 1. All voltages are reference to V<sub>SS</sub>.

Output voltage will swing from V<sub>SS</sub> to V<sub>CC</sub> when activated with no current loading. For purposes of maintaining data in the standby mode, V<sub>CC</sub> may be reduced to V<sub>SS</sub> without affecting refresh operations or data retention. However, the V<sub>OH</sub>(min) specification is not guaranteed in this mode.

When Data out is enabled, V<sub>CC</sub> power supply current depends upon output loading; V<sub>CC</sub> is connected to the output buffer only.

### CAPACITANCE

 $(T_A = 25 \,^{\circ}C)$ 

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A <sub>0</sub> ~ A <sub>6</sub> , D <sub>IN</sub>	C <sub>IN1</sub>	_	5	pF
Input Capacitance RAS, CAS, WE	C <sub>IN2</sub>	_	10	pF
Output Capacitance D <sub>OUT</sub>	C <sub>OUT</sub>	_	7	pF

### DYNAMIC CHARACTERISTICS NOTES 4, 5, 6

(Recommended Operating Conditions unless otherwise noted.)

			мв	8116E	мва	3116H	Units
Parameter	NOTES	Symbol	Min	Max	Min	Max	
Time between Refresh		t <sub>REF</sub>	-	2	_	2	ms
Random Read/Write Cycle Time		t <sub>RC</sub>	375	_	375	_	ns
Read-Write Cycle Time		t <sub>RWC</sub>	375	_	375	_	ns
Page Mode Cycle Time		t <sub>PC</sub>	225	_	170	_	ns
Access Time from RAS	7 9	tRAC		200	_	150	ns
Access Time from CAS	8 9	tCAC	_	135	_	100	ns
Output Buffer Turn Off Delay		toff	0	50	0	50	ns
Transition Time		t <sub>T</sub>	3	50	3	35	ns
RAS Precharge Time		t <sub>RP</sub>	120	_	100	_	ns
RAS Pulse Width	,	tRAS	200	32000	150	32000	ns
RAS Hold Time		trsh	135	_	100		ns
CAS Precharge Time		t <sub>CP</sub>	80	_	60	_	ns
CAS Pulse Width		tCAS	135	10000	100	10000	ns
CAS Hold Time		tcsH	200	_	150	_	ns
RAS to CAS Delay Time	10	tRCD	30	65	25	50	ns
CAS to RAS Precharge Time		tCRP	-20	_	-20		ns
Row Address Set Up Time		tASR	0	_	0 .		ns
Row Address Hold Time		tRAH	25	_	20	_	ns
Column Address Set Up Time		tASC	-5		-5		ns
Column Address Hold Time		tCAH	55	_	45	_	ns
Column Address Hold Time Ref	erenced to RAS	tAR	120	_	95		ns
Read Command Set Up Time		t <sub>RCS</sub>	0	_	0	_	ns
Read Command Hold Time		tRCH	10	_	10	_	ns
Write Command Set Up Time	11	twcs	10	_	-10		ns
Write Command Hold Time		twch	55		45	_	ns
Write Command Hold Time Refe	erenced to RAS	twcn	120	_	95	_	ns
Write Command Pulse Width		t <sub>WP</sub>	55	_	45	_	ns
Write Command to RAS Lead T	ime	t <sub>RWL</sub>	80	-	60	_	ns
Write Command to CAS Lead T	ime	tcwL	80	_	60	_	ns
Data In Set Up Time		t <sub>DS</sub>	0	_	0		ns
Data In Hold Time		t <sub>DH</sub>	55	_	45		ns
Data In Hold Time Referenced t	o RAS	tDHR	120	_	95	_	ns
CAS to WE Delay	11	tcwD	95		70	_	ns
RAS to WE Delay	11	tRWD	160	_	120		ns


Notes: 4. Several cycles are required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

- 5. Dynamic measurements assume  $t_T = 5ns$ .
- V<sub>IHC</sub>(min) or V<sub>IH</sub>(min) and V<sub>IL</sub>(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max). If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
- 8. Assumes that  $t_{RCD} \ge t_{RCD}(max)$ .
- 9. Measured with a load equivalent to 2 TTL loads and 100pF.
- 10. Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RCD</sub>(max) can be met. t<sub>RCD</sub>(max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 11. t<sub>WCS</sub>, t<sub>CWD</sub> and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.

If  $t_{CWD} \ge t_{CWD}(min)$  and  $t_{RWD} \ge t_{RWD}(min)$ , the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


### TIMING DIAGRAMS

### READ CYCLE




### TIMING DIAGRAMS (Continued)

### WRITE CYCLE (EARLY WRITE)




### READ-WRITE/READ-MODIFY-WRITE CYCLE



### TIMING DIAGRAMS (Continued)


### "RAS-ONLY" REFRESH CYCLE

NOTE:  $\overline{CAS} = V_{IHC}$ ,  $\overline{WE} = Don't Care$ 



Don't Care


### PAGE-MODE READ CYCLE



Don't Care

### TIMING DIAGRAMS (Continued)

### PAGE-MODE WRITE CYCLE



### DESCRIPTION

### **Address Inputs:**

A total of fourteen binary input address bits are required to decode any one of 16,384 storage cell locations within the MB8116. Seven row-address bits are established on the input pins (An through A6) and latched with the Row Address Strobe (RAS). The seven column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS, CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t<sub>RAH</sub>) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

### Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write

mode. Data input is disabled when read mode is selected. WE can be driven by standard TTL circuits without a pull-up resistor.

#### **Data Input:**

Data is written into the MB8116 during a write or read-write cycle. The last falling edge of WE or CAS is a strobe for the Data In WE is brought low (write mode) before CAS, D<sub>IN</sub> is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, WE will be delayed until CAS has made its strobed by WE, and set-up and hold times are referenced to WE.

#### **Data Output:**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In

a read cycle, or a read-write cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied, or after  $t_{CAC}$  from transition of  $\overline{CAS}$  when the transition occurs after  $t_{RCD}$  (max). Data remains valid until  $\overline{CAS}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

### Page-Mode:

Page-mode operation permits strobing the row-address into the MB8116 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Futher, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-address at least every two milli-seconds. Any operation in which RAS transits accomplishes refresh. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of the 128 row-addresses with RAS will cause all bits in each row to be refreshed. RASonly refresh results in a substanial reduction in power dissipation.

#### **Power Considerations:**


The output buffer of the MB8116 can be powered via Vcc from the supply voltage (normally 5 volts) to which the memory is interfaced. In standby operation, VCC may be removed without affecting refresh. Thus standby power is conserved because all the power supplies for the peripheral circuitry with the exception of RAS timing and refresh address is turned off. Most of the MB8116 circuitry, including sense amplifiers, is dynamic, and most of the power drain comes from an address strobe (RAS or CAS) edge. Thus, dynamic power dissipation depends mostly on operating frequency.

### Power Up:

No particular supply sequencing is required for the MB8116. However, absolute maximum ratings must be adhered to. Thus, VBB should be turned on first and turned off last, and VDD is turned on. After power is applied, several cycles are required before proper operation is assured. About eight refresh cycles should be sufficient to accomplish this.


### **Current Waveforms**

**NOTE:**  $V_{DD} = 13.2V$ ,  $V_{BB} = -4.5V$ ,  $T_A = 25$  °C




### TYPICAL CHARACTERISTICS CURVES


NORMALIZED ACCESS TIME vs V<sub>DD</sub> SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS VBB SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS VCC SUPPLY VOLTAGE





### TYPICAL CHARACTERISTICS CURVES (Continued)





### TYPICAL CHARACTERISTICS CURVES (Continued)





















VIH, VIL INPUT LEVELS



# NMOS 16,384-BIT DYNAMIC RANDOM ACCESS MEMORY

### DESCRIPTION

The Fujitsu MB8117 is a fully decoded, dynamic NMOS random access memory organized as 16,384 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8117 to be housed in a standard 16-pin DIP. Pin outs conform to the JEDEC approved pin out.

**FEATURES** 


- 16,384 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS single-transistor cell
- Address access time 100 ns max (MB8117-10) 120 ns max (MB8117-12)
- Cycle time, 235 ns min (MB8117-10) 270 ns min (MB8117-12)
- Low power:
   182 mW max (MB8117-10)
   160 mW max (MB8117-12)
- 19.5 mW max (Standby)


  +5V single power supply,
  ±10% tolerance
- On-chip substrate bias generator
- All inputs TTL compatible, low capacitive load

MB8117 BLOCK DIAGRAM The MB8117 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are non-critical, and power supply tolerance is very wide. All inputs are TTL compatible; the output is three-state TTL.

- Three-state TTL compatible output
- Pin 1 auto refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Address and Data-in
- Offers two variations of hidden refresh
- Pin compatible with MK4516 and MCM4516






CERDIP PACKAGE DIP-16C-C03



PLASTIC PACKAGE DIP-16P-M01

### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage high than maximum rated voltages to this high impedance circuit.

### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating		Symbol	Value	Unit	
Voltage on any pin relat	ive to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7	v	
Voltage on V <sub>CC</sub> pin rela	tive to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7	V	
Storage Temperature	Cerdip	T	-55 to +150	°C	
Storage Temperature Plastic		T <sub>stg</sub>	-40 to +125	1	
Power dissipation		$P_{D}$	1.0	w	
Short circuit output current		_	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operational should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Supply Voltage	V <sub>SS</sub>	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	V <sub>IH</sub>	2.4	_	6.5	V	7 0 0 10 +70 0
Input Low Voltage, all inputs	V <sub>IL</sub>	-1.0		0.8	V	7

### CAPACITANCE (T<sub>A</sub> = 25 °C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A <sub>0</sub> ~ A <sub>6</sub> , D <sub>IN</sub>	C <sub>IN1</sub>		5	pF
Input Capacitance RAS, CAS, WE, RFSH	C <sub>IN2</sub>	<del>-</del>	8	pF
Output Capacitance D <sub>OUT</sub>	C <sub>OUT</sub>	_	7	pF

### STATIC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted.)

		MB81	17-10	MB81		
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
OPERATING CURRENT Average Power Supply Current (RAS, CAS cycling; t <sub>RC</sub> = Min)	l <sub>CC1</sub>	_	33	_	29	mA
STANDBY CURRENT Power Supply Current (RAS = CAS = V <sub>IH</sub> , D <sub>OUT</sub> = High Impedance)	I <sub>CC2</sub>	_	3.5	_	3.5	mA
REFRESH CURRENT 1 Average Power Supply Current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = Min)	I <sub>CC3</sub>		25	_	22	mA
PAGE MODE CURRENT Average Power Supply Current¹ (RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = Min)	ICC4	_	25	_	22	mA
REFRESH CURRENT 2 Average Power Supply Current (RFSH cycling, RAS = CAS = V <sub>IH</sub> ; t <sub>FC</sub> = Min)	I <sub>CC5</sub>	_	28	_	25	mA
INPUT LEAKAGE CURRENT Current, any input (0V $\leq$ V <sub>IN</sub> $\leq$ 5.5V) Input pins not under test = 0V, $4.5V \leq$ V <sub>CC</sub> $\leq$ 5.5V, V <sub>SS</sub> = 0V	կլ	-10	10	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V < V <sub>OUT</sub> <5.5V	loL	-10	10	-10	10	μΑ
OUTPUT LEVEL Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OL</sub>		0.4	_	0.4	V
OUTPUT LEVEL Output High Voltage (I <sub>OH</sub> = -5 mA)	V <sub>OH</sub>	2.4	_	2.4	_	V

Notes:  $1 I_{CC}$  is dependent on output loading. Specified values are obtained with the output open.

### **DYNAMIC CHARACTERISTICS** NOTES 1, 2, 3

(Recommended operating conditions unless otherwise noted.)

Porometer NOTES	Symbol	MB 8	3117-10	MB 8	117-12	Unit
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Time Between Refresh	t <sub>REF</sub>	-	2	_	2	ms
Random Read/Write Cycle Time	t <sub>RC</sub>	235	_	270	_	ns
Read-Write Cycle Time	t <sub>RWC</sub>	285	_	320	_	ns
Page Mode Cycle Time	t <sub>PC</sub>	125	-	145	_	ns
Access Time from RAS 45	t <sub>RAC</sub>		100	_	120	ns
Access Time from CAS 56	t <sub>CAC</sub>	_	55	_	65	ns
Output Buffer Turn Off Delay	toff	0	45	0	50	ns
Transition Time	t <sub>T</sub>	3	50	3	50	ns
RAS Precharge Time	t <sub>RP</sub>	110	_	120	_	ns
RAS Pulse Width	t <sub>RAS</sub>	115	10000	140	10000	ns
RAS Hold Time	t <sub>RSH</sub>	70	_	85		ns
CAS Prechange Time (all cycles except page mode)	t <sub>CPN</sub>	50	_	55	_	ns
CAS Precharge Time (Page mode only)	t <sub>CP</sub>	60	_	70	_	ns
CAS Pulse Width	t <sub>CAS</sub>	55	10000	65	10000	ns
CAS Hold Time	t <sub>CSH</sub>	100	_	120	-	ns
RAS to CAS Delay Time 78	t <sub>RCD</sub>	25	45	25	55	ns
CAS to RAS Precharge Time	t <sub>CRP</sub>	0		0	_	ns
Row Address Set Up Time	t <sub>ASR</sub>	0	_	0	_	ns
Row Address Hold Time	t <sub>RAH</sub>	15	_	15	_	ns
Column Address Set Up Time	t <sub>ASC</sub>	0	_	0	_	ns
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	-	ns
Column Address Hold Time Referenced to RAS	t <sub>AB</sub>	60	_	70	_	ns
Read Command Set Up Time	t <sub>RCS</sub>	0	_	0		ns
Read Command Hold Time	t <sub>RCH</sub>	0	<del>  -</del>	0		ns
Write Command Set Up Time 9	twcs	0	_	0	_	ns
Write Command Hold Time	twch	30	_	35	_	ns
Write Command Hold Time Referenced to RAS	twcn	75	_	90		ns
Write Command Pulse Width	t <sub>WP</sub>	30	<del>-</del>	35	<b> </b>	ns
Write Command to RAS Lead Time	t <sub>RWL</sub>	60	_	65	_	ns
Write Command to CAS Lead Time	t <sub>CWL</sub>	45	_	50		ns
Data In Set Up Time	t <sub>DS</sub>	0	_	0	_	ns
Data In Hold Time	t <sub>DH</sub>	30	_	35		ns
Data In Hold Time Referenced to RAS	t <sub>DHR</sub>	75		90		ns
CAS to WE Delay 9	t <sub>CWD</sub>	55	_	65	<del> </del>	ns
RAS to WE Delay	t <sub>RWD</sub>	100	_	120		ns
Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	20	T	25	_	ns
RFSH Set Up Time Referenced to RAS	t <sub>FSR</sub>	110	_	120	_	ns
RAS to RFSH Delay	t <sub>RFD</sub>	110	<b> </b>	120	1_	ns
RFSH Cycle Time	t <sub>FC</sub>	235	<u> </u>	270	_	ns
RFSH Pulse Width	t <sub>FP</sub>	100		120	_	ns
RFSH Hold Time Referenced to RAS 10	t <sub>FHR</sub>	0	_	0	1 - 1	ns
RFSH Precharge Time	t <sub>Fl</sub>	110	T _	120	_	ns
RFSH to RAS Delay 10	t <sub>FRD</sub>	55	_	65	_	ns

#### Notes:


If internal refresh counter is to be effective, a minimum of 64 active RFSH initialization cycles is required. The internal refresh counter must be activated a minimum of 128 times every 2 ms if the RFSH refresh function is used.

Besides RFSH must be held high even if the RFSH refresh function is not used.


- 2. Dynamic measurements assume  $t_T = 5$ ns.
- 3. V<sub>IH</sub>(min) and V<sub>IL</sub>(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- Assumes that t<sub>RCD</sub> < t<sub>RCD</sub>(max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.

- 5. Assumes that  $t_{RCD} > t_{RCD}(max)$ .
- 6. Measured with a load equivalent to 2 TTL loads and 100pF.
- [7.] Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. t<sub>RCD</sub>(max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 8.  $t_{RAC}(min) = t_{RAH}(min) + 2t_T + t_{ASC}(min)$ .
- 9. twcs, t<sub>CWD</sub> and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> > t<sub>WCS</sub>(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t<sub>CWD</sub> > t<sub>CWD</sub>(min) and t<sub>RWD</sub> > t<sub>RWD</sub>(min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 10. Test mode write cycle only.


### READ CYCLE



### WRITE CYCLE (EARLY WRITE)




### READ-WRITE/READ-MODIFY-WRITE CYCLE




### RAS-ONLY REFRESH CYCLE

Note:  $\overline{RFSH} = V_{IH}$ ,  $\overline{CAS} = V_{IH}$ ,  $\overline{WE} = Don't Care$ 




Don't Care

### PAGE-MODE READ CYCLE





Don't Care

### PAGE-MODE WRITE CYCLE



### HIDDEN RAS-ONLY REFRESH CYCLE





### DESCRIPTION

#### Address Inputs

A total of fourteen binary input address bits are required to decode any 1 of 16.384 storage cell locations within the MB8117. Seven row-address bits are established on the input pins (A<sub>0</sub> through A<sub>6</sub>) and latched with the Row Address Strobe (RAS). Then seven column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

### Write Enable

The read mode or write mode is selected with the  $\overline{WE}$  input. A logic "high" on  $\overline{WE}$  dictates read mode; logic "low" dictates write mode. Data input is disabled when read mode is selected.  $\overline{WE}$  can be driven by standard TTL circuits without a pull-up resistor.

### Data Input

Data written into the MB8117 during a write or read-write cycle. The last falling-edge of  $\overline{WE}$  or  $\overline{CAS}$  is a strobe for the Data In  $(D_{IN})$  register. In a write cycle, if  $\overline{WE}$  is brought low (write mode) before  $\overline{CAS}$ ,  $D_{IN}$  is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{WE}$  will be delayed until  $\overline{CAS}$  has made its negative transition. Thus  $D_{IN}$  is strobed by  $\overline{WE}$ , and set-up and hold times are referenced to  $\overline{WE}$ .

#### **Data Output**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until  $\overline{\text{CAS}}$  is brought low. In a read cycle, or a read-write cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{\text{CAS}}$  when  $t_{RCD}$  (max) is satisfied, or after  $t_{CAC}$  from transition of  $\overline{\text{CAS}}$  when the transition occurs after  $t_{RCD}$  (max). Data remains valid until  $\overline{\text{CAS}}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

#### Page-Mode

Page-mode operation permits strobing the row-address into the MB8117 while maintaining RAS at a logic "low" throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### **RAS-Only Refresh**

Refresh of the dynamic memory cell is accomplished by performing a memory cycle at each of the 128 row-addresses at least every two milliseconds. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of the 128 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

#### **RFSH** Refresh

RFSH type refreshing available on the MB8117 offers an alternate refresh method. When RFSH (Pin 1) is brought low and RAS is inactive, on-chip refresh control clock generators and a refresh address counter are enabled and an internal refresh operation takes place. When RFSH is brought high (inactive) the internal refresh address counter is automatically incremented in preparation for the next RFSH cycle. Only RFSH activated cycles affect the internal refresh address counter. The use of RFSH type refreshing eliminates the need of providing additional external devices to generate refresh addresses.

#### Hidden Refresh

Hidden Refresh Cycle may take place while maintaining latest valid data at the output by extending CAS active time from the previous memory read cycle.

The MB8117 offers two types of Hidden Refresh. They are referred to as Hidden RAS-Only Refresh and Hidden RFSH Refresh.

1) Hidden RAS-Only Refresh Hidden RAS-Only Refresh is performed by holding CAS at V<sub>IL</sub> and taking RAS high and after a specified precharge period (t<sub>RP</sub>), executing "RAS-Only" refresh, but with CAS held low. RFSH has to be held at V<sub>IH</sub>. 2) Hidden RFSH Refresh

Hidden RFSH Refresh is performed by holding CAS at V<sub>IL</sub> and taking RAS high and after a specified precharge period (t<sub>RFD</sub>), executing RFSH refresh, but with CAS held low.

A specified precharge period (t<sub>CPN</sub>) is required before normal memory Read, Write or Read-Modify-Write cycle after performing either type of Hidden Refresh.

#### RFSH (PIN 1) TEST CYCLE

A special timing sequence using the PIN 1 counter test cycle provides a convenient method of verifying the functionality of the RFSH activated circuitry.


When RFSH is activated prior to and remains valid through a normal write cycle, the D<sub>IN</sub> is written into the memory location defined by the current contents of the on-chip refresh counter and the column address present at the external address pins during the high-to-low transition of CAS. (See PIN 1 counter test write timing diagram.)

The following test procedure may be used to verify the functionality of the internal refresh counter. There are a multitude of patterns and sequences which may also be used to verify the RFSH feature. This test should be performed after it has been confirmed that the device can uniquely address all 16,384 storage locations.


### SUGGESTED RFSH COUNTER TEST PROCEDURE


- Initialize the on-chip refresh counter. 64 cycles are adequate for this purpose.
- Write a test pattern of zeroes into the memory at a single column address and all row addresses by using 128 RFSH (pin 1) refresh counter test write cycles.
- Verify the data written into the RAM by using the column address used in step 2 and sequence through all row address combinations by using conventional read cycles.
- 4. Compliment the test pattern and repeat steps 2 and 3.


### **CURRENT WAVEFORMS** (V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25 °C)





### TYPICAL CHARACTERISTICS CURVES



















### TYPICAL CHARACTERISTICS CURVES, (Continued)
























### TYPICAL SUPPLY CURRENT vs SUPPLY VOLTAGE DURING POWER UP



### FUJITSU MICROELECTRONICS

### MB8118-10 MB8118-12

# NMOS 16,384-BIT DYNAMIC RANDOM ACCESS MEMORY


### DESCRIPTION

The Fujitsu MB8118 is a fully decoded dynamic NMOS random access memory organized as 16,384 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8118 to be housed in a standard 16-pin DIP. Pin outs conform to the JEDEC approved pin out.

The MB8118 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs are TTL compatible; the output is threestate TTL.



CERDIP PACKAGE DIP-16C-C03



- 16.384 × 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Address access time:
   100 ns max (MB8118-10)
   120 ns max (MB8118-12)
- Cycle time:


235 ns min (MB8118-10) 270 ns min (MB8118-12)

• Low power:

182mW max (MB8118-10) 160mW max (MB8118-12) 16.5mW max (Standby)


- +5V single power supply, ± 10% tolerance
- On chip substrate bias generator

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- Hidden refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Pin compatible with Intel 2118 and MCM4517




PLASTIC PACKAGE DIP-16P-M01

### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

### MB8118 BLOCK DIAGRAM



### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating  Voltage on any pin relative to V <sub>SS</sub>		Symbol	Value	Unit
		V <sub>IN</sub> , V <sub>OUT</sub>	−1 to +7	V
Voltage on V <sub>CC</sub> pin relative to V <sub>S</sub>	S	V <sub>CC</sub>	-1 to +7	V
Storage temperature   Cerdip   Plastic		T <sub>STG</sub>	-55 to +150 -40 to +125	°C
Power dissipation		PD	1.0	W
Short circuit output current		_	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol		Value			Operating
		Min	Тур	Max	Unit	Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Supply Vollage	V <sub>SS</sub>	0	0	0	٧	000 to 17000
Input High Voltage, all inputs	V <sub>IH</sub>	2.4		6.5	٧	0°C to +70°C
Input Low Voltage, all inputs	V <sub>IL</sub>	-1.0		0.8	V	

### **CAPACITANCE** (T<sub>A</sub> = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance $A_0 \sim A_6$ , $D_{IN}$	C <sub>IN1</sub>	_	_	5	pF
Input Capacitance RAS, CAS, WE	C <sub>IN2</sub>	_		8	pF
Output Capacitance DOUT	Cout	_	_	7	pF

### STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

			MB81	18-10	MB8118-12		
Parameter Not	es	Symbol	Min	Max	Min	Max	Unit
OPERATING CURRENT	1						
Average Power Supply Current (RAS, CAS cycling; t <sub>RC</sub> = Min)		I <sub>CC1</sub>	_	33	_	29	mA
STANDBY CURRENT							
Average Power Supply Current ( $\overline{RAS} = \overline{CAS} = V_{IH}$ , $D_{OUT} = High Impedance)$		I <sub>CC2</sub>	_	3.0	_	3.0	mA
REFRESH CURRENT	1						
Average Power Supply Current ( $\overline{RAS}$ cycling, $\overline{CAS} = V_{IH}$ ; $t_{RC} = Min$ )		Іссз	_	25		22	mA
PAGE MODE CURRENT							
Average Power Supply Current ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling, $t_{PC} = Min$ )		ICC4	_	25	_	22	mA
INPUT LEAKAGE CURRENT							
Input Leakage Current, any input (0V $\leq$ V <sub>IN</sub> $\leq$ 5.5)							
Input pins not under test = 0V, $4.5V \le V_{CC} \le 5.5V$ , $V_{SS} = 0V$		I <sub>IL</sub>	-10	10	-10	10	μΑ
OUTPUT LEAKAGE CURRENT							
(Data out is disabled, $0V \le V_{OUT} \le 5.5V$ )		loL	-10	10	-10	10	μΑ
OUTPUT LEVEL							
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)		VOL	_	0.4	_	0.4	V
OUTPUT LEVEL							
Output High Voltage ( $I_{OH} = -5 \text{ mA}$ )		V <sub>OH</sub>	2.4		2.4	_	V

 $\textbf{Note:} \ \ \square \ \ \textbf{I}_{CC} \ \text{is dependent on output loading. Specified values are obtained with the output open.}$ 

### MB8118-10/MB8118-12

### **DYNAMIC CHARACTERISTICS NOTES 1.2.3**

(Recommended operating conditions unless otherwise noted.)


				MB8118-1	0		/B8118-1	12	
Parameter	Notes	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time Between Refresh		tREF			2			2	ms
Random Read/Write Cycle Time		tRC	235	_		270		_	ns
Read-Write Cycle Time		tRWC	285	_		320			ns
Page Mode Cycle Time	-	tPC	125		_	145			ns
Access Time from RAS	46	tRAC		_	100		_	120	ns
Access Time from CAS	5 6	tCAC		_	55			65	ns
Output Buffer Turn Off Delay		tOFF	0	_	45	0	_	50	ns
Transition Time		t⊤	3	_	50	3		50	ns
RAS Precharge Time		t <sub>RP</sub>	110	-	_	120		_	ns
RAS Pulse Width		tRAS	115		10000	140		10000	ns
RAS Hold Time		tRSH	70	_	_	85	_		ns
CAS Prechange Time (all cycles except page n	node)	tCPN	50	_		55			ns
CAS Precharge Time (Page mode only)		tCP	60	_	_	70		_	ns
CAS Pulse Width		tCAS	55	_	10000	65		10000	ns
CAS Hold Time		tcsH	100		_	120	_	_	ns
RAS to CAS Delay Time	7 8	tRCD	25		45	25		. 55	ns
CAS to RAS Precharge Time		tCRP	0	_	_	0	_		ns
Row Address Set Up Time	the delice the	tASR	0	_		0		_	ns
Row Address Hold Time		tRAH	15	l –		15			ns
Column Address Set Up Time	-	tASC	0	l –	_	0		<b> </b>	ns
Column Address Hold Time		tCAH	15	_		15	_	_	ns
Column Address Hold Time Referenced to RAS	Š .	tAR	60	_	_	70		-	ns
Read Command Set Up Time		tRCS	0			0	_		ns
Read Command Hold Time		tRCH	0			0	_	_	ns
Write Command Set Up Time	9	twcs	0		_	0		_	ns
Write Command Hold Time		twch	30	_		35		_	ns
Write Command Hold Time Referenced to RAS	<u></u>	twcn	75	_		90		_	ns
Write Command Pulse Width		twp	30	_	_	35		_	ns
Write Command to RAS Lead Time		tRWL	60		_	65			ns
Write Command to CAS Lead Time		tcwL	45		_	50	_	-	ns
Data In Set Up Time		t <sub>DS</sub>	0			0	-	_	ns
Data In Hold Time		tDH	30	T —	T —	35	_	<b>—</b>	ns
Data In Hold Time Referenced to RAS		tDHR	75		T —	90	-	_	ns
CAS to WE Delay	9	tcwp	55	_	_	65	-	_	ns
RAS to WE Delay	9	tRWD	100	_		120		_	ns
Read Command Hold Time Referenced to RAS	<u>s</u>	tRRH	20	_		25		T	ns

- $\Box$  An initial pause of 200 $\mu$ s is required. Then several cycles are required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Dynamic measurements assume t<sub>T</sub>=5ns.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub>
- Assumes that t<sub>RCD</sub><t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- Assumes that t<sub>RCD</sub>>t<sub>RCD</sub> (max).
   Measured with a load equivalent to 2 TTL loads and 100pF.


- Operation within the t<sub>RCD</sub> (max) limit insures that t<sub>RCD</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified tRCD (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.

  B t<sub>RCD</sub>(min)=t<sub>RAH</sub>(min)+2t<sub>T</sub>(t<sub>T</sub>=5ns)+t<sub>ASC</sub>(min).
- They are included in the data sheet as electrical characteristics only. If twcs>twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t<sub>CWD</sub>>t<sub>CWD</sub> (min) and t<sub>RWD</sub>>t<sub>RWD</sub> (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.

### READ CYCLE




### WRITE CYCLE (EARLY WRITE)




### MB8118-10/MB8118-12

### READ-WRITE/READ-MODIFY-WRITE CYCLE




### "RAS-ONLY" REFRESH CYCLE NOTE: CAS = V<sub>IH</sub>, WE = Don't care




Don't Care

#### MB8118-10/MB8118-12


#### PAGE-MODE READ CYCLE



#### PAGE-MODE WRITE CYCLE



#### HIDDEN RAS-ONLY REFRESH CYCLE



#### DESCRIPTION

#### **Address Inputs**

A total of fourteen binary input address bits are required to decode any one of 16,384 storage cell locations within the MB8118. Seven row-address bits are established on the input pins ( $A_0$  through  $A_0$ ) and latched with the Row Address Strobe (RAS). Seven column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time ( $R_{RAH}$ ) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses to

#### Write Enable

The read mode or write mode is selected with the  $\overline{WE}$  input. A logic "high" on  $\overline{WE}$  dictates read mode; logic "low" dictates write mode. Data input is disabled when read mode is selected.  $\overline{WE}$  can be driven by standard TTL circuits without a pull-up resistor.

#### Data Input:

Data is written into the MB8118 during a write or read-write cycle. The last falling edge of

 $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$  is a strobe for the Data In (D<sub>IN</sub>) register. In a write cycle, if  $\overline{\text{WE}}$  is brought low (write mode) before  $\overline{\text{CAS}}$ , D<sub>IN</sub> is strobed by  $\overline{\text{CAS}}$ , and the set-up and hold times are referenced to  $\overline{\text{CAS}}$ . In a read-write cycle,  $\overline{\text{WE}}$  will be delayed until  $\overline{\text{CAS}}$  has made its negative transition. Thus D<sub>IN</sub> is strobed by  $\overline{\text{WE}}$ , and set-up and hold times are referenced to  $\overline{\text{WE}}$ .

#### **Data Output**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after tpAC from transition of RAS when tpCD (max) is satisfied, or after tcAC from transition of CAS when the transition occurs after tpCD (max). Data remains valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

#### Page-Mode

Page-mode operation permits latching the row-address into the MB8118 and maintain-ing RAS at a logic "low" throughout all successive memory operations in which the

row-address doesn't change. This saves the power required by a RAS cycle. Access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### **RAS-Only Refresh**

Refresh of the dynamic memory is accomplished by performing a memory cycle at each of the 128 row-addresses at least every two milliseconds. RAS-only refresh prevents any output during refresh because the output buffer is in the high impedance state since CAS is at VIH. Strobing each of the 128 row-addresses with RAS will cause all bits in the memory to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

#### Hidden Refresh

RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  from a previous memory read cycle. (See Figure 1 below)










FIG. 2—CURRENT WAVEFORMS (V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C)





#### TYPICAL CHARACTERISTICS CURVES















#### MB8118-10/MB8118-12


#### TYPICAL CHARACTERISTICS CURVES (continued)















#### TYPICAL SUPPLY CURRENT VS SUPPLY VOLTAGE DURING POWER UP



# NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY


#### DESCRIPTION

The Fujitsu MB8264 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8264 to be housed in a standard 16-pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MB8264 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is ±10%. All inputs/outputs are TTL compatible.




CERDIP PACKAGE DIP-16C-C04

#### **FEATURES**


- 65,536 x 1 RAM, 16-pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time: 150ns Max (MB8264-15) 200ns Max (MB8264-20)
- Cycle time: 270ns Min (MB8264-15) 330ns Min (MB8264-20)
- Low power:
   22 mW Max Standby
   275 mW Max Active (MB8264-15)
   248 mW Max Active (MB8264-20)
- ±10% tolerance on +5V Supply
- · On-chip substrate bias generator
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Hidden Refresh Capability
- Pin compatible with HM4864, MK4164, TMS4164, MCM6665, μ PD4164 and IMS2600

#### PIN ASSIGNMENT



#### MB8264 BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS** (See NOTE)

Rating	Symbol	Value	Unit
Voltage on any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	٧
Voltage on V <sub>CC</sub> Supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Operating Temperature	T <sub>OP</sub>	0 to +70	°C
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C
Power Dissipation	$P_{D}$	1.0	W
Short Circuit Output Current	los	50	mA

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

			Value			
Parameter	Symbol	Min	Тур	Max	Unit	Temperature
OIv Valtana	V <sub>CC</sub>	4.5	5.0	5.5	٧	
Supply Voltage	V <sub>SS</sub>	0	0	0	٧	0°C to +70°C
Input High Voltage, all inputs	VIH	2.4	_	6.5	٧	0.010 +10.0
Input Low Voltage, all inputs	VIL	-1.0	_	0.8	٧	

#### CAPACITANCE (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A <sub>0</sub> ~ A <sub>7</sub> , D <sub>IN</sub>	C <sub>IN1</sub>	_	_	5	pF
Input Capacitance RAS, CAS, WE	C <sub>IN2</sub>			8	pF
Output Capacitance D <sub>OUT</sub>	C <sub>OUT</sub>	_	_	7	pF

#### STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units	
OPERATING CURRENT*	1		45	mA	
Average power supply current (RAS, CAS cycling; t <sub>RC</sub> = min)	MB8264-15	ICC1	_	50	mA
STANDBY CURRENT					
Power supply current (RAS = CAS = V <sub>IH</sub> )		ICC2	_	4	mA
REFRESH CURRENT*	MB8264-20			36	mA
Average power supply current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = min)	MB8264-15	ICC3	_	42	mA
PAGÉ MODE CURRENT *					4.
Average power supply current (RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = min)		ICC4	_	34	mA
INPUT LEAKAGE CURRENT				į.	
Input leakage current, any input (0V ≤ V <sub>IN</sub> ≤ 5.5V)		l <sub>IL</sub>	-10	10	μΑ
Input pins not under test = 0V, $V_{CC} = 5.5V$ , $V_{SS} = 0V$					
OUTPUT LEAKAGE CURRENT					
(Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)		loL	-10	10	μΑ
OUTPUT LEVEL					
Output low voltage (I <sub>OL</sub> = 4.2mA)		V <sub>OL</sub>	_	0.4	٧
OUTPUT LEVEL	100				
Output high voltage (I <sub>OH</sub> = -5mA)		Vон	2.4		v ,

Note\*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

#### **DYNAMIC CHARACTERISTICS** Notes 1,2,3

(Recommended operating conditions unless otherwise noted.)

			N	IB8264	-20	N	IB8264	-15	
Parameter N	lotes	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time between Refresh	t <sub>REF</sub>		_	2	_		2	ms	
Random Read/Write Cycle Time		t <sub>RC</sub>	330	-	_	270	_	<b>—</b>	ns
Read-Write Cycle Time		tRWC	375	<b> </b>		300	_	_	ns
Page Mode Cycle Time		t <sub>PC</sub>	225	_	_	170	_	_	ns
Access Time from RAS	6	†RAC	_	_	200	_	_	150	ns
Access Time from CAS 5	6	tCAC	_	_	135	_		100	ns
Output Buffer Turn Off Delay		toff	0		50	0	_	40	ns
Transition Time		t <sub>T</sub>	3	_	50	3	_	35	ns
RAS Precharge Time		t <sub>RP</sub>	120	_	-	100	_	_	ns
RAS Pulse Width		tRAS	200	_	10000	150	_	10000	ns
RAS Hold Time		tRSH	135	_	_	100	_	_	ns
CAS Precharge Time (Page Mode Only)		t <sub>CP</sub>	80	_	_	60	_	_	ns
CAS Precharge Time (All Cycles Except Page Mode)		tCPN	30	_	_	25	_	_	ns
CAS Pulse Width		tCAS	135	_	10000	100	_	10000	ns
CAS Hold Time		tcsH	200	_	_	150		_	ns
RAS to CAS Delay Time	8	t <sub>RCD</sub>	30	_	65	25	_	50	ns
CAS to RAS Precharge Time		tCRP	0		_	0	_		ns
Row Address Set Up Time		tASR	0	_	_	0	_	_	ns
Row Address Hold Time		t <sub>RAH</sub>	20	_		15	_	_	ns
Column Address Set Up Time		tASC	0	_	_	0	_	_	ns
Column Address Hold Time		t <sub>CAH</sub>	55	_		45			ns
Column Address Hold Time Referenced to RAS		t <sub>AR</sub>	120	-	_	95	_	_	ns
Read Command Set Up Time		tRCS	0	_	_	0	_	_	ns
Read Command Hold Time	10	tRCH	0	_	_	0	_	_	ns
Write Command Set Up Time	9	twcs	-10	_		-10	_		ns
Write Command Hold Time		twch	55	_	_	45	_	_	ns
Write Command Hold Time Reference to RAS		twcR	120	_	_	95	_		ns
Write Command Pulse Width		t <sub>WP</sub>	55	_	_	45	_	_	ns
Write Command to RAS Lead Time		tRWL	80	_	_	60	_	_	ns
Write Command to CAS Lead Time		tcwL	80	_	_	60	-	_	ns
Data In Set Up Time		t <sub>DS</sub>	0	_		0	_	_	ns
Data In Hold Time		tDH	55	_	_	45	_	_	ns
Data In Hold Time Referenced to RAS		tDHR	120	_	_	95	_	_	ns
CAS to WE Delay	9	tcwD	95	_	_	70	_	_	ns
RAS to WE Delay	9	t <sub>RWD</sub>	160	_	_	120	_	_	ns
Read Command Hold Time Referenced to RAS	10	tRRH	25	_	_	20	_		ns

#### Notes:

- 2. Dynamic measurements assume  $t_T = 5ns$ .
- V<sub>IH</sub>(min) and V<sub>IL</sub>(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub>(min) and V<sub>II</sub> (max).
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub>(max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
- 5. Assumes that  $t_{RCD} \ge t_{RCD}(max)$ .
- Measured with a load equivalent to 2 TTL loads and 100 pF.
- Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. t<sub>RCD</sub>(max) is specified as a

reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$ (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .


- 8.  $t_{RCD}(min) = t_{RAH}(min) + 2t_{T}(t_{T} = 5ns) + t_{ASC}(min)$ .
- 9. t<sub>WCS</sub>, t<sub>CWD</sub> and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.

If  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{RWD} \ge t_{RWD}$  (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


10. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

#### TIMING DIAGRAMS


#### READ CYCLE




#### WRITE CYCLE (EARLY WRITE)



#### READ-WRITE/READ-MODIFY-WRITE CYCLE




#### PAGE-MODE READ CYCLE




Don't Care
Valid Data

#### PAGE-MODE WRITE CYCLE




#### "RAS-ONLY" REFRESH CYCLE

**NOTE:**  $\overline{CAS} = V_{IH}$ ,  $\overline{WE} = Don't$  care



Don't Care

#### HIDDEN "RAS-ONLY" REFRESH CYCLE



Don't Care

#### DESCRIPTION

#### **Address Inputs**

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8264. Eight row-address bits are established on the input pins (A0 through A7) and latched with the Row Address Strobe (RAS). Then eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

#### Write Enable

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

#### **Data Input**

Data is written into the MB8264 during a write or readwrite cycle. The last falling-edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$  is a strobe for the Data In (D<sub>IN</sub>) register. In a write cycle, if  $\overline{\text{WE}}$  is brought low (write mode) before  $\overline{\text{CAS}}$ , D<sub>IN</sub> is strobed by  $\overline{\text{CAS}}$ , and the set-up and hold times are referenced to  $\overline{\text{CAS}}$ . In a read-write cycle,  $\overline{\text{WE}}$  will be delayed until  $\overline{\text{CAS}}$  has made its negative transition. Thus D<sub>IN</sub> is strobed by  $\overline{\text{WE}}$ , and set-up and hold times are referenced to  $\overline{\text{WE}}$ .

#### **Data Output**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance

state until  $\overline{\text{CAS}}$  is brought low. In a read cycle, or a readwrite cycle, the output is valid after  $t_{\text{RAC}}$  from transition of  $\overline{\text{RAS}}$  when  $t_{\text{RCD}}$  (max) is satisfied, or after  $t_{\text{CAC}}$  from transition of  $\overline{\text{CAS}}$  when the transition occurs after  $t_{\text{RCD}}$  (max). Data remains valid until  $\overline{\text{CAS}}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

#### Page-Mode

Page-mode operation permits strobing the row-address into the MB8264 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ( $A_0 \sim A_6$ ) at least every two milliseconds. During refresh, either  $V_{IL}$  or  $V_{IH}$  is permitted for  $A_7$ .  $\overline{RAS}$ -only refresh avoids any output during refresh because the output buffer is in the high impedance state unless  $\overline{CAS}$  is brought low. Strobing each of 128 row-addresses with  $\overline{RAS}$  will cause all bits in each row to be refreshed. Further  $\overline{RAS}$ -only refresh results in a substantial reduction in power dissipation.

#### Hidden Refresh

RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding CAS as V<sub>IL</sub> from a previous memory read cycle.


TA=25°C

V<sub>CC</sub>=5.5V


3.0

4.0

#### CURRENT WAVEFORM (V<sub>CC</sub> = 5.5V, T<sub>A</sub> = 25 °C)



#### TYPICAL CHARACTERISTICS CURVES



40

30

20


10 L 4.0

=330n


=500n


5.0


V<sub>CC</sub>, SUPPLY VOLTAGE (V)





#### TYPICAL CHARACTERISTICS CURVES (Continued)



























#### TYPICAL CHARACTERISTICS CURVES (Continued)
















#### SUPPLY CURRENT VS SUPPLY VOLTAGE DURING POWER UP (ON MEMORY BOARD)





#### FUJITSU MICROELECTRONICS

# NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

MB8264A-10 MB8264A-12

ADVANCE INFORMATION

#### DESCRIPTION

The Fujitsu MB8264A is a fully decoded, dynamic NMOS random access memory organized as 65,536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB8264A to be housed in a standard 16 pin DIP. Pinouts conform to the JEDEC approved pin out.

#### FEATURES

- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time: MB8264A-10 100 ns Max MB8264A-12 120 ns Max
- Cycle time:

MB8264A-10 200 ns Min MB8264A-12 230 ns Min

Low power:

MB8264A-12

MB8264A-10 330mW Max (Active)


300mW Max (Active) 22mW Max (Standby)

• ±10% tolerance on +5 volt supply

The MB8264A is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is ±10%. All inputs/outputs are TTL compatible.

- · On-chip substrate bias generator
- All inputs/outputs TTL compatible, low capacitive load
- Three-state output
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, hidden refresh and Page-Mode capability
- On-chip latches for Addresses and Data-in




CERDIP PACKAGE DIP-16C-C04

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB8264A BLOCK DIAGRAM



# NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fujitsu MB8265 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8265 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

#### **FEATURES**


- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time: 150ns Max (MB8265-15) 200ns Max (MB8265-20)
- Cycle time: 270ns Min (MB8265-15) 330ns Min (MB8265-20)
- Low power:
   275 mW Active, (MB8265-15)
   248 mW Active, (MB8265-20)
   28 mW Standby (Max)
- +5V Supply, ±10% tolerance
- On chip substrate bias generator for high performance
- Three-state TTL compatible output


The MB8265 is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

- All inputs TTL compatible, low capacitive load
- "Gated" CAS
- 128 refresh cycles
- Pin 1 Refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Offers two variations of hidden refresh


#### MB8265 BLOCK DIAGRAM





CERDIP PACKAGE DIP-16C-C04

#### PIN ASSIGNMENT



#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Voltage on any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1.0	W
Short Circut Output Current	los	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

			Value			
Parameter	Symbol	Min	Тур	Max	Unit	Temperature
Cumply Voltage	Vcc	4.5	5.0	5.5	٧	
Supply Voltage	V <sub>SS</sub>	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	V <sub>IH</sub>	2.4	_	6.5	V	0 0 10 +10 0
Input Low Voltage, all inputs	VIL	-1.0		0.8	V	

#### CAPACITANCE (TA = 25 °C)

			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A <sub>0</sub> ~ A <sub>7</sub> , D <sub>IN</sub>	C <sub>IN1</sub>			5	pF
Input Capacitance RAS, CAS, WE, RFSH	C <sub>IN2</sub>	_	<del>-</del>	8	pF
Output Capacitance D <sub>OUT</sub>	C <sub>OUT</sub>			7	pF

#### STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Parameter					
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t <sub>RC</sub> = min)	MB8265-20 MB8265-15	l <sub>CC1</sub>	_	45 50	mA mA	
STANDBY CURRENT Power supply current (RAS = CAS = RFSH = V <sub>IH</sub> )		I <sub>CC2</sub>	_	5	mA	
REFRESH CURRENT 1 Average power current (RAS cycling CAS = RFSH = V <sub>IH</sub> ; t <sub>RC</sub> = min)	MB8265-20 MB8265-15	ГССЗ	_	36 42	mA	
PAGE MODE CURRENT* Average power supply current (RAS = V <sub>IL</sub> , CAS cycling, t <sub>PC</sub> = min	I <sub>CC4</sub>	_	34	mA		
REFRESH CURRENT 2 Average power supply current (RFSH cycling; RAS = CAS = V <sub>IH</sub> , t <sub>FC</sub> = min)	I <sub>CC5</sub>		46	mA		
INPUT LEAKAGE CURRENT Input leakage current, any input (0V $\leq$ V <sub>IN</sub> $\leq$ 5.5V) Input pins not under test = 0V, V <sub>CC</sub> = 5.5V, V <sub>SS</sub> = 0V		IιL	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)		loL	-10	10	μΑ	
OUTPUT LEVEL Output low voltage (I <sub>OL</sub> = 4.2mA)		V <sub>OL</sub>	_	0.4	٧	
OUTPUT LEVEL Output high voltage (I <sub>OH</sub> = -5mA)		V <sub>OH</sub>	2.4		٧	

Note\*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

**DYNAMIC CHARACTERISTICS** Notes [1, 2, 3] (Recommended operating conditions unless otherwise noted.)

				N	MB8265-20		N	MB8265	-15	
Parameter	Notes		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time between Refresh			tREF	_		2	_	_	2	ms
Random Read/Write Cycle Time			t <sub>RC</sub>	330	_	_	270	_	_	ns
Read-Write Cycle Time			tRWC	375	_	_	300	_	_	ns
Page Mode Cycle Time			t <sub>PC</sub>	225	_	_	170	_	_	ns
Access Time from RAS	4	6	tRAC	_	_	200	_	_	150	ns
Access Time from CAS	5	6	tCAC	_	_	135	_	_	100	ns
Output Buffer Turn Off Delay			toff	0	_	50	0		40	ns
Transition Time			t <sub>T</sub>	3	_	50	3		35	ns
RAS Precharge Time			t <sub>RP</sub>	120			100			ns
RAS Pulse Width			tRAS	200	_	10000	150		10000	ns
RAS Hold Time			t <sub>RSH</sub>	135	_	-	100	_	_	ns
CAS Precharge Time (Page Mode Only)			t <sub>CP</sub>	80	_	_	60	_	_	ns
CAS Precharge Time (All Cycles Except P	age Mode)		t <sub>CPN</sub>	30	_	_	25	_		ns
CAS Pulse Width			tCAS	135	_	10000	100	_	10000	ns
CAS Hold Time			tcsH	200	_	_	150	_	_	ns
RAS to CAS Delay Time	7	8	t <sub>RCD</sub>	30	_	65	25	_	50	ns
CAS to RAS Precharge Time			tCRP	0	_		0	_	_	ns
Row Address Set Up Time			tASR	0	_	_	0	_	_	ns
Row Address Hold Time			tRAH	20	_	_	15	_	_	ns
Column Address Set Up Time			tASC	0	_	_	0	_	_	ns
Column Address Hold Time			tCAH	55	_	_	45	_	_	ns
Column Address Hold Time Referenced to	RAS		tAR	120		_	95	_	_	ns
Read Command Set Up Time			t <sub>RCS</sub>	0	_	_	0	_	_	ns
Read Command Hold Time		10	t <sub>RCH</sub>	0	_		0	_	_	ns
Write Command Set Up Time		9	twcs	-10		_	-10	_	_	ns
Write Command Hold Time			twch	55	_	_	45		_	ns
Write Command Hold Time Referenced to	RAS		twcR	120	_	_	95	_	_	ns
Write Command Pulse Width			t <sub>WP</sub>	55		_	45	_	_	ns
Write Command to RAS Lead Time			tRWL	80	_	_	60	-	_	ns
Write Command to CAS Lead Time			tcwL	80	_	_	60	_	_	ns
Data In Set Up Time			t <sub>DS</sub>	0			0	_		ns
Data In Hold Time			t <sub>DH</sub>	55	_	_	45	_	_	ns
Data In Hold Time Referenced to RAS			tDHR	120	_	_	95	_	_	ns
CAS to WE Delay		9	tcwp	95	_	_	70	_	_	ns
RAS to WE Delay		9	t <sub>RWD</sub>	160	_	_	120	-	_	ns
Read Command Hold Time Referenced to F	RAS	10	tRRH	25	_	_	20	_	_	ns
RFSH Set Up Time Referenced to RAS			tFSR	120	_	_	100	_	_	ns
RAS to RFSH Delay			t <sub>RFD</sub>	120	_	_	100	_	_	ns
RFSH Cycle Time			t <sub>FC</sub>	330	_	_	270	_	_	ns
RFSH Pulse Width			t <sub>FP</sub>	200	_	_	150	_		ns
RFSH Inactive Time			t <sub>FI</sub>	120		_	100	_	_	ns
RFSH to RAS Delay		11	tFRD	50	_		40		_	ns
RFSH Hold Time		11	t <sub>FSH</sub>	20			15	_	_	ns
RFSH Address Set Up Time		11	tASF	0	_	_	0	_		ns
RFSH Set Up Time Referenced to CAS		11	tFSC	50	_		40	_		ns


#### Notes:

- 1. An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. If internal refresh counter is to be effective, a minimum of 8 active RFSH initialization cycles required. The internal refresh counter must be activated a minimum of 128 times every 2ms if the RFSH refresh function is used. The RFSH must be held at V<sub>IH</sub> iff the RFSH function is not used.
- 2. Dynamic measurements assume  $t_T = 5ns$ .
- V<sub>IH</sub>(min) and V<sub>IL</sub>(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub>(min) and V<sub>IL</sub> (max).
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub>(max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
- 5. Assumes that t<sub>BCD</sub> ≥ t<sub>BCD</sub>(max).


- 6. Measured with a load equivalent to 2 TTL loads and 100 pF.
- Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met. t<sub>RCD</sub>(max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 8.  $t_{RCD}(min) = t_{RAH}(min) + 2t_{T}(t_{T} = 5ns) + t_{ASC}(min)$ .
- 9. t<sub>WCS</sub>, t<sub>CWD</sub> and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.
  - If  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{RWD} \ge t_{RWD}$  (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 10. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 11. RFSH counter test read/write cycle only.

#### TIMING DIAGRAMS


#### READ CYCLE




#### WRITE CYCLE (EARLY WRITE)




#### READ-WRITE / READ-MODIFY-WRITE CYCLE



#### PAGE-MODE READ CYCLE




#### PAGE-MODE WRITE CYCLE



#### "RAS-ONLY" REFRESH CYCLE


NOTE: RFSH = VIH, CAS = VIH, WE = Don't Care




Don't Care

#### **RFSH REFRESH CYCLE**


NOTE: CAS = VIH, WE = Don't Care



#### HIDDEN "RAS-ONLY" REFRESH CYCLE




#### HIDDEN RESH CYCLE



#### RFSH COUNTER TEST READ/WRITE CYCLE

Note: DOUT is the waveform in Read-Modify-Write Cycles



#### DESCRIPTION

#### **Address Inputs**

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8265. Eight row-address bits are established on the input pins (A<sub>0</sub> through A<sub>7</sub>) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t<sub>RAH</sub>) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

#### Write Enable

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

#### **Data Input**

Data written into the MB8265 during a write or readwrite cycle. The last falling-edge of  $\overline{WE}$  or  $\overline{CAS}$  is a strobe for the Data In (D<sub>IN</sub>) register. In a write cycle, if  $\overline{WE}$  is brought low (write mode) before  $\overline{CAS}$ , D<sub>IN</sub> is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{WE}$  will be delayed until  $\overline{CAS}$  has made its negative transition. Thus D<sub>IN</sub> is strobed by  $\overline{WE}$ , and set-up and hold times are referenced to  $\overline{WE}$ .

#### **Data Output**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until  $\overline{\text{CAS}}$  is brought low. In a read cycle, or a readwrite cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{\text{RAS}}$  when  $t_{RCD}$  (max) is satisfied, or after  $t_{RCD}$  (max). Data remains valid until  $\overline{\text{CAS}}$  is returned to ahigh level. In a write cycle the identical sequence occurs, but data is not valid.

#### Page-Mode

Page-mode operation permits strobing the row-address into the MB8265 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### **RAS-Only Refresh**

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses (A $_0 \sim A_6$ ) at least every two milliseconds. During refresh, either V $_{\rm IL}$  or V $_{\rm IH}$  is permitted for A $_7$ . RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless

CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

#### **RFSH** Refresh

RFSH type refreshing available on the MB8265 offers an alternate refresh method: (1) When RFSH (pin 1) is brought low (active) during RAS (Pin 4) is high (inactive), on-chip refresh control clock generators and a refresh address counter are enabled and an internal refresh operation takes place. (2) When RFSH is brought high (inactive), the internal refresh address counter is automatically incremented in preparation for the next RFSH refresh cycle. Only RFSH activated cycles affect the internal refresh address counter.

The use of RFSH type refreshing eliminates the need of providing additional external devices to generate refresh addresses.

#### Hidden Refresh

Hidden Refresh Cycle may take place while maintaining latest valid data at the output by extending CAS active time from the previous memory read cycle.

The MB8265 offers two types of Hidden Refresh. They are referred to as Hidden RAS-Only Refresh and Hidden RFSH Refresh.

1) Hidden RAS-Only Refresh

Hidden  $\overline{\text{RAS}}$ -Only Refresh is performed by holding  $\overline{\text{CAS}}$  at  $V_{IL}$  and taking  $\overline{\text{RAS}}$  high and after a specified precharge period ( $t_{RP}$ ), executing " $\overline{\text{RAS}}$ -Only" refresh, but with  $\overline{\text{CAS}}$  held low.  $\overline{\text{RFSH}}$  has to be held at  $V_{IH}$ .

2) Hidden RFSH Refresh

Hidden  $\overline{\text{RFSH}}$  Refresh is performed by holding  $\overline{\text{CAS}}$  at  $V_{\text{IL}}$  and taking  $\overline{\text{RAS}}$  high and after a specified precharge period (t<sub>RFD</sub>), executing  $\overline{\text{RFSH}}$  refresh, but with  $\overline{\text{CAS}}$  held low.

A specified precharge period (t<sub>CPN</sub>) is required before normal memory Read, Write or Read-Modify-Write cycle after performing either type of Hidden Refresh.

#### **Refresh Counter Test Cycle**

A special timing sequence provides a convenient method of verifying the functionality of the  $\overline{\text{RFSH}}$  activated circuitry.

#### (A) RFSH Test Read/Write Cycle

When RFSH is given a signal in timing as shown in timing diagram of RFSH counter Test Read/Write Cycle, Read/Write Operation is enabled. A memory cell address (consisting of a row address (8 bits) and a column address (8 bits)) to be accessed can be defined as follows:

- \*A ROW ADDRESS Bits A<sub>0</sub> ~ A<sub>6</sub> are defined when contents of the internal address counter are latched. The other bit A<sub>7</sub> is defined by latching a level on A<sub>7</sub> pin during RFSH = "L" and RAS = "H" (t<sub>RFD</sub>).
- \*A COLUMN ADDRESS All the bits A<sub>0</sub> ~ A<sub>7</sub> are defined by latching levels on A<sub>0</sub> ~ A<sub>7</sub> pins in a high-to-low transition of CAS.

#### **DESCRIPTION** (Continued)

By using a 16-bit address latched into the on-chip address buffers by means of the above operation, any of 64K memory cells can be read/written into/from.


#### (B) RFSH Test Read-Modify-Write Cycle

Also, Read-Modify-Write Operation (not only the above normal Read/Write Operations) can be used in this RFSH Counter Test Cycle.


#### (C) Example of Refresh Counter Test Procedure


- (1) Initialize the internal refresh counter. For this operation, 8 RFSH cycles are required.
- (2) Write a test pattern of "0"s into the memory cells at a single column address and 128 row addresses by using 128 RFSH Test Write Cycle or RFSH Test Read-Modify-Write Cycle. (At this time, A<sub>7</sub> (row) must be fixed at "H" or "L".).
- (3) Verify the data written into the memory cells in the above step (2) by using the column address used in step (2) and sequence through 128 row address combinations (A<sub>0</sub> ~ A<sub>6</sub>) by means of normal Read Cycle. (At this time, A<sub>7</sub> (row) must be fixed at the same level as the above step (3).)
- (4) Compliment the test pattern and repeat steps (2) and (3).


#### CURRENT WAVEFORM (V<sub>CC</sub> = 5.5V, T<sub>A</sub> = 25 °C)




#### TYPICAL CHARACTERISTICS CURVES











#### TYPICAL CHARACTERISTICS CURVES (Continued)




























#### TYPICAL CHARACTERISTICS CURVES (Continued)






















#### TYPICAL CHARACTERISTICS CURVES (Continued,

TYPICAL SUPPLY CURRENT vs SUPPLY VOLTAGE DURING POWER UP







SUBSTRATE VOLTAGE VS SUPPLY VOLTAGE DURING POWER UP  $V_{CC}$ , SUPPLY SUBSTRATE VOLTAGE (V) VOLTAGE (V) T<sub>A</sub>=25°C 0 -2.0 -3.0 V<sub>S∪B</sub>,

0

SUPPLY CURRENT vs SUPPLY VOLTAGE DURING POWER UP (ON MEMORY BOARD)

25μs/Division





#### **FUJITSU** MICROELECTRONICS

## NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

## MB8265A-10 MB8265A-12

## HAZISADISM WALADI


#### DESCRIPTON

The Fuiltsu MB8265A is a fully decoded, dynamic NMOS random access memory organized as 65,536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are reauired.

Multiplexed row and column address inputs permit the MB8265A to be housed in a standard 16-pin DIP. Pinouts conform to the JEDEC approved pin out.

The MB8265A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circultry is used in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is ±10%. All inputs/outputs are TTL compatible.



CERDIP PACKAGE DIP-16C-C04

#### **FEATURES**

- Organized as 65.536 x 1 RAM. 16 pin package
- Silicon-gate, Double Poly NMOS single transitor cell
- Row Access Time:

MB8265A-10 100ns Max. MB8265A-12 120ns Max.

• Cycle Time:

MB8265A-10 200 ns Min.

MB8265A-12 230 ns Min.

Low Power:

MB8265A-10 330mW

Max. (Active) 300mW


MB8265A-12 Max. (Active)

25mW Max (Standby)

• ±10% tolerance on a +5 volt supply


- On-chip substrate bias generator
- All inputs/outputs TTL compatible, low capacitive load
- Three-state output
- "Gated" CAS
- Pin 1 refresh capability
- Common I/O capability using "Early Write" operation
- · Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- · Read Modify-Write, RAS-only refresh capability
- Page-Mode capability
- On-chip latches for addresses and Data-in
- · Offers two variations of hidden refresh

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB8265A BLOCK DIAGRAM



#### **FUJITSU MICROELECTRONICS**

### MB8266A-10 MB8266A-12

## NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

ADVANCE MEMBRATIO

#### DESCRIPTION

The Fujitsu MB8266A is a fully decoded dynamic NMOS random access memory organized as 65.536 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8266A to be housed in a standard 16-pin dual in-line package. The MB8266A offers new functional enhancements that make it more versatile than previous dynamic RAMs. CAS-before RAS refresh provides an on-chip refresh capability that is acceptable up-

**FEATURES** 


- Organized as 65,536 x 1, 16-pin package, JEDEC approved pin-out
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row Access Time: MB8266A-10 100ns max. MB8266A-12 120ns max.
- Cvcle Time: MB8266A-10 200 ns min. MB8266A-12 230 ns min.
- Low Power: 330mW max (Active) 23mW max (Standby)
- ±10% tolerance on a +5V supply
- On-chip substrate bias generator
- All inputs TTL compatible, low capacitive load
- Three-state output
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select

ward to 256K dynamic RAMs as pin 1 is left as a no connect. The MB8266A also features "nibble mode" which allows high speed serial access to up to 4-bits of

The MB8266A is fabricated using silicon gate NMOS and Fuiitsu's advanced Double-Laver Polysilicon process. This process coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs are TTL compatible.

- CAS-before-RAS refresh capability
- Nibble mode capability
- Read-Modify-Write, RAS-only refresh capability
- On-chip latches for addresses and DIN
- Offers "CAS-before-RAS" hidden refresh




**CERDIP PACKAGE** DIP-16C-C04

#### PIN ASSIGNMENT




#### MB8266A BLOCK DIAGRAM





## NMOS STATIC RAMS



#### QUICK GUIDE TO PRODUCTS IN THIS SECTION

Device	Organization	Access Time (max)	Power Supply Volts	Power Dissipation	Package	Page
MBM2147H-70	4K x 1	70nS	+5	840/110mW	18-pin	2-2
MBM2147H-55	4K x 1	55nS	+5	945/110mW	18-pin	2-2
MBM2147H-45	4K x 1	45nS	+5	990/165mW	18-pin	2-2
MBM2147H-35	4K x 1	35nS	+5	990/165mW	18-pin	2-2
MBM2148-70L	1K x 4	70nS	+5	690/110mW	18-pin	2-7
MBM2148-55L	1K x 4	55nS	+5	690/110mW	18-pin	2-7
MBM2149-70L	1K x 4	70nS	+5	690mW	18-pin	2-12
MBM2149-55L	1K x 4	55nS	+5	690mW	18-pin	2-12
MBM2149-45	1K x 4	45nS	+5	990mW	18-pin	2-12
MB8128-15	2K x 8	150nS	+5	385/85mW	24-pin	2-17
MB8128-10	2K x 8	100nS	+5	550/110mW	24-pin	2-17
MB8167-70	16K x 1	70nS	+5	990/165mW	20-pin	2-22
MB8167-55	16K x 1	55nS	+5	990/165mW	20-pin	2-22
MB8167A-55	16K x 1	55nS	+5	660/140mW	20-pin	2-27
MB8167A-45	16K x 1	45nS	+5	660/140mW	20-pin	2-27
MB8168-70 °	4K x 4	70nS	+5	825/220mW	20-pin	2-28
MB8168-55	4K x 4	55nS	+5	825/220mW	20-pin	2-28

# FUJITSU MICROELECTRONICS MOS 4096-BIT STATIC RANDOM ACCESS MEMORY

MBM2147H-70 MBM2147H-55 MBM2147H-45 MBM2147H-35

#### DESCRIPTION

The Fujitsu MBM2147H is a 4096 words by 1 bit static random access memory fabricated using N-channel silicon gate MOS technology. Separate input/output pins are provided. All devices are fully compatabile with TTL logic families in all respects: inputs, outputs and the use of a

single +5V DC supply. For ease of use, chip select (CS) permits the selection of an individual package when outputs are ORtied, and automatically powers down the MBM2147H. All devices offer the advantage of low power dissipation, low cost and high performance.


CERDIP PACKAGE DIP-18C-C01

#### **FEATURES**


- Organization: 4096 words X 1 bit
- Static operation, no clocks or refresh required
- Fast Access Time:

MBM2147H-70: 70 ns Max MBM2147H-55: 55 ns Max MBM2147H-45: 45 ns Max MBM2147H-35: 35 ns Max

- Single +5V DC supply voltage
- TTL compatible input/output
- 3-state output with OR-tie capability
- Chip select with automatic power down
- Standard 18 pin DIP package
- Pin compatible with Intel 2147/2147H



#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### TRUTH TABLE

CS	WE	MODE	OUTPUT	POWER
Н	Х	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	Ι	READ	D <sub>OUT</sub>	ACTIVE

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage On Any Pin with respect to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub> , V <sub>CC</sub>	-3.5 to +7	V
DC Output Current	lo	20	mA
Temperature Under Bias	TA	-10 to +85	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.2	W

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Input Low Voltage	V <sub>IL</sub>	-3.0	_	8.0	٧	0°C to +70°C
Input High Voltage	V <sub>IH</sub>	2.0		6.0	٧	

#### CAPACITANCE

 $(T_A = 25 \,^{\circ}C; f = 1MHz)$ 

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN</sub>	_	5	pF
Output Capacitance (V <sub>OUT</sub> = 0V)	C <sub>OUT</sub>	_	6	pF

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit	
Input Leakage Current (VIN = VSS to VCC, VCC = Max		lu	_	10	μΑ	
Output Leakage Current ( $\overline{CS} = V_{IH}, V_{OUT} = V_{SS}$ to $V_{CC}, V_{CC} = Max.$ )		ILO	-	50	μΑ	
Power Supply Current (V <sub>CC</sub> = Max, H-70		1		160	mA	
CS = V <sub>IL</sub> , I <sub>OUT</sub> = 0mA)	H-55/H-45/H-35	- lcc	_	180	IIIA	
Output Low Voltage (I <sub>OL</sub> = 8mA)		VOL	_	0.4	V	
Output High Voltage (I <sub>OH</sub> = -4mA)		V <sub>OH</sub>	2.4	_	V	
Standby Current, (V <sub>CC</sub> = Max,	H-70		_	20	mA	
CS = V <sub>IH</sub> , I <sub>OUT</sub> = 0mA)	H-55/H-45/H-35	l <sub>SB</sub>	_	30	- ma	
Peak Power-On Current (V <sub>CC</sub> = V <sub>SS</sub> H-70				50		
to V <sub>CC</sub> Min, <del>CS</del> = Lower of V <sub>CC</sub> or V <sub>IN</sub> Min.)	H-55/H-45/H-35	lpo	_	70	mA	
Output Short Circuit Current		los	-200	+200	mA	

#### **AC CHARACTERISTICS**

**MBM2147H** 

(Recommended operating conditions unless otherwise noted.)


#### READ CYCLE

	0	MBM2147H-70		MBM2147H-55		MBM2147H-45		MBM2147H-35		
Parameter Note	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	t <sub>RC</sub>	70	_	55	_	45	_	35	_	ns
Address Access Time	tAA	<b>—</b>	70	_	55		45	_	35	ns
Chip Select Access Time 1	t <sub>ACS1</sub>	_	70	_	55	_	45	_	35	ns
Chip Select Access Time 2	t <sub>ACS2</sub>	_	80	_	65		45	_	35	ns
Previous Read Data Valid After Change of Address	tон	5	_	5	_	5	_	5	_	ns
Chip Select to Power Up	t <sub>PU</sub>	0	_	0	-	0	_	0	_	ns
Chip Select to Output Active	tLZ	10	_	10	_	5	-	5	_	ns
Chip Select to Output Three-Stated	t <sub>HZ</sub>	0	40	0	40	0	30	0	30	ns
Chip Select to Power Down	t <sub>PD</sub>		30		30	_	20	_	20	ns

Notes: 1) Chip deselected for greater than 55 ns prior to selection.

2) Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is 0 ns, the chip is by definition selected and access occurs according to Read Cycle: Address Changing.)

#### READ CYCLE<sup>1</sup>



Notes: 1) WE is high for read cycle.


2) Device is continuously selected,  $\overline{CS} = V_{IL}$ 3) Addresses valid prior to or coincident with  $\overline{CS}$  low transition.

#### WRITE CYCLE

		MBM2147H-70 MBM2147H-5			47H-55	MBM2	47H-45	MBM2147H-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	70	_	55	_	45		35	_	ns
Address Valid to End of Write	t <sub>AW</sub>	55	_	45	_	45		35		ns
Chip Select to End of Write	tcw	55	<del></del>	45		45	_	35	_	ns
Data Valid to End of Write	t <sub>DW</sub>	30	_	25		25	_	20	_	ns
Data Hold Time	t <sub>DH</sub>	10		10	_	10		10	_	ns
Write Pulse Width	t <sub>WP</sub>	40	_	35		25		20	_	ns
Write Recovery Time	twR	15		10	_	0		0	_	ns
Address Setup Time	tAS	0	_	0	_	0		0	_	ns
Output Active From End of Write	tow	0	_	0	_	0	_	0	_	ns
Write Enabled to Output Three-State	t <sub>WZ</sub>	0	35	0	30	0	25	0	20	ns

#### MBM2147H

#### WRITE CYCLE



#### MBM2147H AC TEST CONDITIONS

MBM2147H-70/MBM2147H-55

Input Pulse Levels:

Input Pulse Rise and Fall Times:

Timing Measurement Reference Levels:

10 ns

0V to 3.5V Inputs: 1.5V

Output: 0.8V to 2.0V

V<sub>CC</sub> **510**Ω DOUT  $\mathbf{300}\Omega$ 30 pF TOTAL (Including Scope and Jig)

**OUTPUT LOAD** 

#### MBM2147H-45

Input Pulse Levels:

0V to 3.0V

Input Pulse Rise and Fall Times: 5 ns

Timing Measurement Reference Levels:

Inputs: 1.5V

Output: 0.8 to 2.0V

#### MBM2147H-35

Input Pulse Levels:


Input Pulse Rise and Fall Times:


Timing Measurement Reference Levels:

Inputs: 1.5V Output: 1.5V

0V to 3.0V

5 ns





#### MBM2147H

#### DESCRIPTION

The MBM2147 family from Fujitsu are high performance parts. They are designed for high speed and low system power requirements.

The high speed is obtained by advanced NMOS processing. The low system power requirements are achieved by the use of the MBM2147's chip select (active low). The MBM2147 automatically enters standby (drawing only ISB) whenever the chip select is high.


Upon activation of chip select  $(\overline{CS} = LOW)$  the MBM2147 automatically powers up and draws I<sub>CC</sub>.

This automatic power up/down is an extremely useful feature. However, care must be used as proper decoupling and PC board layout is required to minimize power line glitches.

PC board layout with proper V<sub>CC</sub> decoupling will minimize power line glitches.

Input and data bus lines are an additional area of concern. Unless bus lines are properly designed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address lines. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.

#### TYPICAL CHARACTERISTICS CURVES



### **FUJITSU MICROELECTRONICS**

### MBM2148-55L MBM2148-70L

### MOS 4096-BIT STATIC RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fuiltsu MBM2148L is a 1024 word by 4 bit static random access memory with automatic power down. It is fabricated using N-channel silicon gate MOS technology. The memory is fully static and requires no clock or timing strobe. All pins are TTL compatible and a single 5V power supply is required.

A separate chip select (CS) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied, and furthermore on selecting a single package by CS the other deselected packages automatically down. Fuiitsu's power MBM2148L offers the advantages of low power dissipation. low cost and high performance.




#### **CERDIP PACKAGE DIP-18C-C01**

#### **FEATURES**

- Organization: 1024 words x 4 bits
- Static operation: no clock or timing strobe required
- · Fast access time: MBM2148-55L: 55 ns max. MBM2148-70L: 70 ns max.
- Low power consumption: Icc = 125mA max. ISB = 20mA max.
- Single +5V DC supply voltage (±10% tolerance)


- Common data input/output
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- · Chip select for simplified memory expansion, automatic power down
- Standard 18-pin DIP package
- Pin compatible with Intel 2148

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MBM2148 BLOCK DIAGRAM



#### MBM2148-55L/MBM2148-70L

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage On Any Pin with respect to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub> , V <sub>CC</sub>	-3.5 to +7	V
Short Circuit Output Current	_	20	mA
Temperature Under Bias	TA	-10 to +85	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.2	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAPACITANCE<sup>(1)</sup>

 $(T_A = 25 \,{}^{\circ}C; f = 1 \,MHz)$ 

Parameter	Symbol	Тур	Max	Unit
Address/Control Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN</sub>		5	pF
Input/Output Capacitance (V <sub>OUT</sub> = 0V)	C <sub>I/O</sub>	_	7	pF

NOTE: 1) This parameter is sampled and not 100% tested.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient <sup>(1)</sup> Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Input Low Voltage	V <sub>IL</sub>	-3.0	_	0.8	V	0°C to +70°C
Input High Voltage	V <sub>IH</sub>	2.1		6.0	V	1

NOTE: 1. The operating ambient temperature range is guaranteed with transverse airflow exceeding 400 linear feet per minute.

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current				
$(V_{IN} = V_{SS} \text{ to } V_{CC}, V_{CC} = Max)$	ILI	<b>–10</b>	10	μΑ
Output Leakage Current				
$(\overline{CS} = V_{IH}, V_{OUT} = V_{SS} \text{ to 4.5V, } V_{CC} = Max)$	ILO	-50	50	μΑ
Power Supply Current				
$(V_{CC} = Max, \overline{CS} = V_{IL}, I_{OUT} = 0mA)$	Icc	l –	125	mA ·
Output Low Voltage (I <sub>OL</sub> = 8mA)	V <sub>OL</sub>	_	0.4	V
Output High Voltage (I <sub>OH</sub> = -4mA)	V <sub>OH</sub>	2.4	_	V
Standby Current (V <sub>CC</sub> = Min to Max, $\overline{\text{CS}}$ = V <sub>IH</sub> , I <sub>OUT</sub> = 0mA)	I <sub>SB</sub>	_	20	mA
Peak Power-On Current (V <sub>CC</sub> = V <sub>SS</sub> to V <sub>CC</sub> ,Min <del>CS</del> = Lower of V <sub>CC</sub> or V <sub>IH</sub> Min)	I <sub>PO</sub>	_	30	mA
Output Short Circuit Current (Vout = Vss to Vcc)	los	-200	200	mA

#### AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

#### READ CYCLE


Parameter N	IOTES	Symbol	М	BM2148-	55L	M	BM2148-7	70L	Unit
Parameter [t	IUIES	Cyllibol	Min	Тур	Max	Min	Тур	Max	5111
Read Cycle Time		t <sub>RC</sub>	55	_	-	70	-	_	ns
Address Access Time		tAA	_		55	_	_	70	ns
Chip Select Access Time	1	t <sub>ACS1</sub>	_		55	_	_	70	ns
Chip Select Access Time	2	t <sub>ACS2</sub>	_		65	_	_	80	ns
Previous Read Data Valid After Change of Address		tон	5		_	5	_		ns
Chip Select to Power Up		t <sub>PU</sub>	0	_		0	_	_	ns
Chip Select to Output Active	3	tLZ	20	_	_	20	_	_	ns
Chip Select to Output Three-Sta	ite 3	tHZ	0	_	20	0	_	20	ns
Chip Select to Power Down		tpD	_	_	30	_	_	30	ns


NOTE: 1. Chip deselected for greater than 55 ns prior to selection

- 2. Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is 0 ns, the chip is by
- definition selected and access occurs according to Read Cycle: Address Changing.)

  3. Transition is measured ±500 mV from high impedance voltage with LOAD B. This parameter is sampled and not 100% tested.

#### READ CYCLE (1)





NOTE: 1. WE is high for Read Cycle.

- Device is continuously selected,  $\overline{\text{CS}} = \text{V}_{\text{IL}}$ .
   Address valid prior to or coincindent with  $\overline{\text{CS}}$  low transition.

#### MBM2148-55L/MBM2148-70 L

#### **AC CHARACTERISTICS**


(Recommended operating conditions unless otherwise noted.)

#### WRITE CYCLE

Parameter NOTES	Symbol	MI	3M2148-	55L	MI	BM2148-	70L	Unit
ratameter <u>NOTES</u>	Gymbol	Min	Тур	Max	Min	Тур	Max	Oiiit
Write Cycle Time	twc	55	_		70	_	_	ns
Address Valid to End of Write	t <sub>AW</sub>	50	_	_	65		_	ns
Chip Select to End of Write	tcw	50	_	_	65	_	_	ns
Data Valid to End of Write	t <sub>DW</sub>	20	_	_	25	_	_	ns
Data Hold Time	t <sub>DH</sub>	0	_	_	0	_	_	ns
Write Pulse Width	twp	40	_	_	50	_	_	ns
Write Recovery Time	twR	5	_	_	5	_	_	ns
Address Setup Time	tas	0	_	_	0	_	-	ns
Output Active From End of Write	tow	0	_	_	0	_	_	ns
Write Enabled to Output Three-State 1	t <sub>WZ</sub>	0	_	20	0	_	25	ns


NOTE: 1. Transition is measured ±500 mV from high impedance voltage with LOAD B. This parameter is sampled and not 100% tested.

#### WRITE CYCLE



NOTE: 1. If  $\overline{\text{CS}}$  goes high simulataneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.

#### WRITE CYCLE



#### AC TEST CONDITIONS


Input Pulse Level:


0V to 3.0V

Input Pulse Rise and Fall Times:
Timing Measurement Reference Levels:

5ns Inputs: 1.5V

Outputs: 1.5V





#### **OVERVIEW**

The MBM2148 family from Fujitsu are high performance parts. They are designed for high speed and low power system requirements.

The high speed is obtained by advanced NMOS processing. The low power system requirements are achieved by the use of the MBM2148's chip select (active low). The MBM2148 automatically enters standby (drawing only  $I_{SB}$ ) whenever the chip select is high. Upon activation of chip select ( $\overline{CS} = LOW$ ) the MBM2148 automatically powers up and draws  $I_{CC}$ .

This automatic power up/down is an extremely useful feature. PC board layout with proper  $V_{CC}$  decoupling will minimize power line glitches.

Input and data bus lines are an additional area of concern. Unless bus lines are properly designed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address line. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.

## FUJITSU MICROELECTRONICS

## MOS 4096-BIT STATIC RANDOM ACCESS MEMORY

MBM2149-45 MBM2149-55L MBM2149-70L

#### DESCRIPTION

The Fujitsu MBM2149 is a 1024 word by 4-bit static random access memory fabricated using N-channel silicon gate MOS technology. The memory is fully static and requires no clock or timing strobe. All pins are TTL compatible and a single 5V power supply is required.

A separate chip select (CS) pin simplifies multipackage systems design by permitting the selection of an individual package when outputs are OR-tied. Fujitsu's MBM2149 offers the advantages of low power dissipation, low cost and high performance.


#### **FEATURES**

- Organization: 1024 words x 4 bits
- Static operation; no clocks or timing strobe required
- Address Access Time: MBM2149-45: 45 ns max. MBM2149-55L: 55 ns max. MBM2149-70L: 70 ns max.
- Chip Select Access Time: MBM2149-45: 20 ns max. MBM2149-55L: 25 ns max. MBM2149-70L: 30 ns max.
- Low Power Consumption: MBM2149-45: 180mA MBM2149-55L/-70L: 125mA

- Single +5V DC supply voltage (±10% tolerance)
- Common data input/output
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Chip select for simplified memory expansion
- Standard 18-pin DIP package
- Pin compatible with Intel 2149

CERDIP PACKAGE DIP-18C-C01


#### PIN ASSIGNMENT



#### TRUTH TABLE

CS	WE	Mode	1/0
Н	Х	Not Selected	High Z
L	L	Write	D <sub>IN</sub>
L	Н	Read	D <sub>OUT</sub>

#### MBM2149 BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Voltage On Any Pin with respect to V <sub>SS</sub>	VIN, VOUT, VCC	-3.5 to +7	V
Short Circuit Output Current	_	20	mA
Temperature Under Bias	TA	-10 to +85	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.2	w

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### CAPACITANCE(1)

 $(T_A = 25 \,^{\circ}C; f = 1 \, MHz)$ 

Parameter	Symbol	Тур	Max	Unit
Address/Control Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN</sub>		5	pF
Input/Output Capacitance (V <sub>I/O</sub> = 0V)	C <sub>I/O</sub>	_	7	pF

NOTE: 1. This parameter is sampled and not 100% tested.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient <sup>(1)</sup> Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Input Low Voltage	V <sub>IL</sub>	-3.0	_	0.8	V	0°C to +70°C
Input High Voltage	V <sub>IH</sub>	2.1	_	6.0	V	

NOTE: 1. The operating ambient temperature range is guaranteed with transverse airflow exceeding 400 linear feet per minute.

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter			Symbol	Min	Max	Unit
Input Leakage Current						
(VIN = VSS to VCC, VCC = Max)	I <sub>LI</sub>	-10	10	μΑ		
Input/Output Leakage Current						
$ (\overline{CS} = V_{IH}, V_{I/O} = V_{SS} \text{ to 4.5V}, V_{CC} = N$	ILO	-50	50	μΑ		
Power Supply Current	MBM2149-45		Icc	_	180	mA
$(V_{CC} = Max, \overline{CS} = V_{IL}, I_{OUT} = 0mA)$	MBM2149-55L	-70L	lcc	_	125	mA
Output Low Voltage (I <sub>OL</sub> = 8mA)			V <sub>OL</sub>		0.4	V
Output High Voltage $(I_{OH} = -4mA)$			Voн	2.4		V
Output Short Circuit Current						
(Vout = Vss to Vcc)			los	_	±200	mA

#### MBM2149

#### AC CHARACTERISTICS


(Recommended Operating Conditions unless otherwise noted.)

#### **READ CYCLE**

Parameter	NOTES	Symbol MI		149-45	MBM2	MBM2149-55L		MBM2149-70L	
Parameter	INOTES	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time		t <sub>RC</sub>	45	_	55	_	70	_	ns
Address Access Time		t <sub>AA</sub>	_	45	_	55	_	70	ns
Chip Select Access Time		tACS	_	20	_	25		30	ns
Previous Read Data Valid After Change of Address		tон	5	_	5	_	5	_	ns
Chip Select to Output Active	1	t <sub>LZ</sub>	5	_	5	_	5	_	ns
Chip Select to Output Three-Stat	e 1	t <sub>HZ</sub>	0	15	0	15	0	15	ns

NOTE: 1. Transition is measured ±500 mV from high impedance voltage with LOAD B. This parameter is sampled and not 100% tested.

#### READ CYCLE (1)



Note: 1. WE is high for Read Cycle.

2. Device is continuously selected,  $\overline{CS} = V_{1L}$ .

#### **AC CHARACTERISTICS**


(Recommended operating conditions unless otherwise noted.)

#### WRITE CYCLE

Parameter NOTES	Symbol	МВМ2	149-45	MBM2	149-55L	MBM2	149-70L	Unit
Farameter NOTES	Symbol	Min	Max	Min	Max	Min	Max	Onic
Write Cycle Time	twc	45	_	55	_	70	_	ns
Address Valid to End of Write	taw	40		50		65	_	ns
Chip Select to End of Write	tcw	40	_	50	_	65	_	ns
Data Valid to End of Write	t <sub>DW</sub>	20	_	20	_	25		ns
Data Hold Time	t <sub>DH</sub>	0	_	0		0	_	ns
Write Pulse Width	t <sub>WP</sub>	35		40	_	50	_	ns
Write Recovery Time	t <sub>WR</sub>	5	_	5		5	_	ns
Address Setup Time	tAS	0	_	0	_	0	_	ns
Output Active From End of Write 1	tow	0	_	0		0	_	ns
Write Enabled to Output Three-State 1	t <sub>WZ</sub>	0	15	0	20	0	25	ns

NOTE: 1. Transition is measured ±500 mV from high impedance voltage with LOAD B. This parameter is sampled and not 100% tested.


#### WRITE CYCLE



NOTE: 1. If  $\overline{\text{CS}}$  goes high simulataneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.

#### **MBM2149**

#### WRITE CYCLE





Input Pulse Level:

Input Pulse Rise and Fall Times: Timing Measurement Reference Levels: 0V to 3.0V

Inputs: 1.5V

Outputs: 1.5V





#### **OVERVIEW**

The MBM2149 family from Fujitsu are high performance parts. They are designed for high speed and low power system requirements. The high speed is obtained by advanced NMOS processing.

Input and data bus lines are an area of concern. Unless bus lines are properly designed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address line. Careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.

## FUJITSU MICROELECTRONICS

### NMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

#### DESCRIPTION


The MB8128 is fabricated using N-channel silicon gate MOS technology. It uses fully static circuitry throughout and therefore requires no clocks or refreshing to operate.

#### **FEATURES**

- 2048 words x 8-bit organization
- Static operation: no clocks or refresh required
- Fast access time:
   MB8128-10 100 ns Max.
   MB8128-15 150 ns Max.
- Single +5V supply voltage
- Common data inputs and outputs
- TTL compatible inputs and outputs

MB8128 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are required. The MB8128 is compatible with TTL logic families in all respects; inputs, outputs and a single +5V supply.

- Three-state output with OR-tie capability
- Chip Enable for simplified memory expansion
- Automatic power down
- Industry standard 24-pin DIP package
- Pin compatible with MB8416 (CMOS Static RAM) and MBM2716 (EPROM)




CERDIP PACKAGE DIP-24C-C03




PLASTIC PACKAGE DIP-24P-M01

#### MB8128 BLOCK DIAGRAM



#### PIN ASSIGNMENT



#### MB8128-10/MB8128-15

#### **ABSOLUTE MAXIMUM RATINGS (See NOTE)**

Rating	Symbol	Value	Unit
Voltage on Any Pin With Respect to V <sub>SS</sub>	VIN, VOUT, VCC	- 3.5 to +7	V
Temperature Under Bias	TA	- 10 to +85	°C
Storage Temperature	T <sub>stg</sub>	- 65 to +150	°C
Power Dissipation	PD	1.2	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltages higher than maximum rated voltages to this high impedance circuit.

#### **RECOMMENDED OPERATING CONDITIONS** (Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient <sup>(1)</sup> Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Input Low Voltage	V <sub>IL</sub>	-3.0	_	0.8	V	0°C to +70°C
Input High Voltage	V <sub>IH</sub>	2.2	_	6.0	V	

NOTE: 1) The operating ambient temperature range is guaranteed with transverse airflow exceeding 400 linear feet per minute.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

#### **Parameter** Symbol Min Typ Max Unit Input Leakage Current (VIN = VSS to VCC, VCC = Max) -10 10 L μΑ Input/Output Leakage Current $(\overline{CE} \text{ or } \overline{OE} = V_{IH}, V_{I/O} = V_{SS} \text{ to } V_{CC}, V_{CC} = Max)$ 10 μА -10 lLO 70 MB8128-10 T<sub>A</sub> = 25°C **Power Supply Current** MB8128-15 50 $(V_{CC} = Max, \overline{CE} = V_{II}$ . mΑ lcc 100 MB8128-10 Data I/O = Open) $T_{\Delta} = 0$ °C MB8128-15 70 Output Low Voltage (IOL = 2.1 mA) VOL 0.4 Output High Voltage ( $I_{OH} = -1 \text{ mA}$ ) ۷он 24 MB8128-10 8 20 Standby Current ( $V_{CC} = Min \text{ to Max}, \overline{CE} = V_{IH}$ ) ISB mΑ MB8128-15 15 6 MB8128-10 20 Peak Power-On Current (VCC = VSS to VCC Min, mΑ lpΩ CE = Lower of V<sub>CC</sub> or V<sub>IH</sub> Min) MB8128-15 15

## AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) READ CYCLE

Parameter	Symbol		MB8128-1	0		5	Unit	
r aramotor	Cybo.	Min	Тур	Max	Min	Тур	Max	O.I.I.
Read Cycle Time	t <sub>RC</sub>	100	_	_	150	_	_	ns
Address Access Time	t <sub>AA</sub>	_		100	_		150	ns
Chip Enable Access Time	tACE	<b>—</b>	_	100	_		150	ns
Output Hold from Address Change	ton	15	_	_	20		_	ns
Chip Enable to Output Active	tLZ	0	_	_	0		_	ns
Chip Enable to Output in High Z	tHZ	I –	_	40	_		60	ns
Output Enable to Output Valid	toE	_	-	50		_	60	ns
Output Enable to Output Active	toLZ	10	_	_	10	_	_	ns
Output Enable to Output in High Z	tonz	l –	_	40	_	_	60	ns
Chip Enable to Power Up Time	t <sub>PU</sub>	0	_	_	0	<del>-</del>	_	ns
Chip Enable to Power Down Time	t <sub>PD</sub>	_	_	40	_	_	60	ns

#### MB8128-10/MB8128-15

#### **CAPACITANCE** (T<sub>A</sub> = 25 °C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN</sub>		5	pF
Input/Output Capacitance (VOUT = 0V)	C <sub>I/O</sub>	_	7	pF

#### AC TEST CONDITIONS

Input Pulse Levels: 0.8V to 2.4V


Input Pulse Rise and Fall Times: 10 ns

Timing Measurement Reference Levels: Inputs: 1.5V

Output: 1.5V


Output Load :


1 TTL Gate and  $C_L = 100 pF$ 



#### READ CYCLE 1)

READ CYCLE: ADDRESS CONTROLLED2)





: Undefined Data

Note: 1)  $\overline{\text{WE}}$  is high for Read Cycle.

2) Device is continuously selected,  $\overline{CE} = V_{1L}$ ,  $\overline{OE} = V_{1L}$ .


3) Addresses valid prior to or coincident with CE transition low.

#### MB8128-10/MB8128-15

#### WRITE CYCLE

Parameter	Symbol		MB8128-1	0		MB8128-1	5	Unit
raiametei	Symbol	Min	Тур	Max	Min	Тур	Max	
Write Cycle Time	twc	100	_	_	150	_	_	ns
Address Valid to End of Write	t <sub>AW</sub>	95	_		140	_	_	ns
Chip Select to End of Write	tcw	95	_	_	140	_	_	ns
Data Valid to End of Write	t <sub>DW</sub>	40	_	_	60	_	_	ns
Data Hold Time	\tDH	5	_	_	5	_	_	ns
Write Pulse Width	twp	85	I -	_	130	_	_	ns
Write Recovery Time	twR	5	_	_	10	_	_	ns
Address Setup Time	t <sub>AS1</sub>	0	_	_	0		_	ns
Address Setup Time	t <sub>AS2</sub>	0	_	_	0		_	ns
Output Active From End of Write	tow	10		_	10			ns
Write Enable to Output in High Z	twz	_	_	40	_		60	ns

#### WRITE CYCLE



high impedance state.

2) CE or WE must be high during address transitions.

#### MB8128-10 / MB8128-15

#### **OVERVIEW**

The MB8128 from Fujitsu is a high performance part, designed for high speed and low system power requirements.

The high speed is obtained by advanced NMOS processing. The low system power requirements are achieved by the use of the MB8128 chip enable (active low). The MB8128 automatically enters standby operation drawing

only IsB whenever the chip enable is high. Upon activation of chip enable ( $\overline{\text{CE}} = \text{LOW}$ ) the MB8128 automatically powers up. This automatic power up/down is an extremely useful feature. Care must be used as proper decoupling will minimize power line glitches.

Input and data bus lines are an additional area of concern. Unless bus lines are properly de-

signed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address lines. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.

### FUJITSU MICROELECTRONICS

### MB8167-55 MB8167-70

### NMOS 16,384 BIT STATIC RANDOM ACCESS MEMORY

NOT RECOMMENDED FOR NEW DESIGNS. SEE PART NUMBER MB8167A-55/MB8167A-45.

#### DESCRIPTION

The Fujitsu MB8167 is a 16384 words by 1 bit static random access memory fabricated using N-channel silicon gate MOS technology. Separate input/output pins are provided. All devices are fully compatible with TTL logic families in all respects: inputs, output and the use of a single +5V DC supply.

For ease of use, chip enable (CE) permits the selection of an individual package when outputs are OR-tied, and automatically powers down the MB8167. This device offers the advantages of low power dissipation, low cost, and high performance.

# THE PROPERTY OF THE PARTY OF TH

#### CERAMIC PACKAGE (METAL SEAL) DIP-20C-A01

#### **FEATURES**


- Organized as 16384 words x 1 Bit
- Static operation: no clocks or refresh required
- Fast Access Time:

  MB8167-55 55 ns Max.

  MB8167-70 70 ns Max.
- Single +5V DC supply voltage
- Separate data input and output
- TTL compatible inputs and output


- Three-state output with OR-tie capability
- Chip enable for simplified memory expansion and automatic power down
- All inputs and output have protection against static charge
- Standard 20-pin DIP package
- Pin compatible with Intel 2167

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB8167 BLOCK DIAGRAM



#### TRUTH TABLE

CE	WE	MODE	OUTPUT	POWER
Н	х	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	Н	READ	D <sub>OUT</sub>	ACTIVE

## NOT RECOMMENDED FOR NEW DESIGNS. SEE PART NUMBER MB8167A-55/MB8167A-45.

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Voltage On Any Pin with Respect to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub> , V <sub>CC</sub>	-3.5 to +7	٧
Temperature Under Bias	TA	-10 to +85	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.2	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient 1) Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	٧	
Input Low Voltage	V <sub>IL</sub>	-3.0	_	0.8	٧	0°C to +70°C
Input High Voltage	V <sub>IH</sub>	2.0	_	6.0	٧	

NOTE: (1) The operating ambient temperature range is guaranteed with transverse airflow exceeding 400 linear feet per minute.

#### **CAPACITANCE** $(T_A = 25 \, ^{\circ}\text{C}, f = 1 \, \text{MHz})$

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN</sub>	_	5	pF
Output Capacitance (V <sub>OUT</sub> = 0V)	C <sub>OUT</sub>	_	6	pF

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Unit
Input Leakage Current	•				
$(V_{IN} = V_{SS} \text{ to } V_{CC}, V_{CC} = Max)$		lLI	-10	10	μΑ
Output Leakage Current					
(CE = VIH, VOUT = VSS to VCC Min, VCC = Max)		ILO	- 50	50	$\mu A$
Power Supply Current	$T_A = 25$ °C	lcc ·	_	170	mA
$(V_{CC} = Max, \overline{CE} = V_{IL}, I_{OUT} = 0mA)$	$T_A = 0$ °C	7	_	180	IIIA
Output Low Voltage (I <sub>OL</sub> = 8mA)		V <sub>OL</sub>	_	0.4	٧
Output High Voltage ( $I_{OH} = -4mA$ )		V <sub>OH</sub>	2.4	_	٧
Standby Current (V <sub>CC</sub> = Min to Max, $\overline{CE}$ = V <sub>IH</sub>		I <sub>SB</sub>	_	30	mA
Peak Power-On Current $(V_{CC} = V_{SS})$ to $V_{CC}$ Min, $\overline{CE}$ = Lower of	of V <sub>CC</sub> or V <sub>IH</sub> Min)	I <sub>PO</sub>	<del>-</del>	30	mA

#### MB8167-55/MB8167-70

#### **NOT RECOMMENDED FOR NEW DESIGNS. SEE PART NUMBER** MB8167A-55/MB8167A-45.

#### AC TEST CONDITIONS


Input Pulse Levels:

0.8V to 2.2V

Input Pulse Rise and Fall Times:

10 ns Timing Measurement Reference Levels: Inputs: 1.5V

Output: 1.5V






Fig. 1: OUTPUT LOAD

Fig. 2: OUTPUT LOAD for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ ,  $t_{OW}$ 


#### **AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

#### READ CYCLE

·		MB8167-55			MB8167-70			
Parameter NOTES	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Read Cycle Time	t <sub>RC</sub>	55	_	_	70		_	ns
Address Access Time	t <sub>AA</sub>	_	_	55		_	70	ns
Chip Enable Access Time	tACS	_	_	55	_	_	70	ns
Output Hold from Address Change	tон	5	_		5	_	_	ns
Chip Enable to Output Active 1 2	tLZ	10	_	_	10	_	_	ns
Chip Enable to Output in High Z 1 2	tHZ	0	_	30	0	_	40	ns
Chip Enable to Power Up Time	t <sub>PU</sub>	0	_	_	0	_	_	ns
Chip Enable to Power Down Time	t <sub>PD</sub>	_	_	30	_	_	35	ns


#### READ CYCLE<sup>3</sup>



## NOT RECOMMENDED FOR NEW DESIGNS. SEE PART NUMBER MB8167A-55/MB8167A-45.

#### MB8167-55/MB8167-70

#### READ CYCLE<sup>3</sup> (Contd)



Notes: 1. Transition is measured at the point of ±500mV from steady state voltage.

2. This parameter is measured with specified loading in Fig.2.

Undefined Data

3. WE is high for Read Cycle.


4. Device is continuously selected,  $\overline{CE} = V_{IL}$ .

5. Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition low.


#### WRITE CYCLE

			·	MB8167-	55	MB8167-70			
Parameter	NOTES	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Cycle		twc	55	_	_	70	_	_	ns
Address Valid to End of Write		t <sub>AW</sub>	45	_	_	50	_		ns
Chip Enable to End of Write		tcw	50	_		60	_		ns
Data Valid to End of Write		t <sub>DW</sub>	35			45	_		ns
Data Hold Time		t <sub>DH</sub>	0	_	,—	0	_	_	ns
Write Pulse Width		t <sub>WP</sub>	35			45	_	_	ns
Write Recovery Time		t <sub>WR</sub>	5	_	_	10	_		ns
Address Setup Time		t <sub>AS1</sub>	5	_		10	_	_	ns
Address Setup Tille		t <sub>AS2</sub>	0		_	0	_		
Output Active From End of Write	7 8	tow	0		_	0	_		ns
Write Enable to Output in High Z	[7] [8]	t <sub>WZ</sub>	0	_	30	0	_	35	ns

#### WRITE CYCLE



#### WRITE CYCLE (Cont'd)



Notes: 6. If  $\overline{\text{CE}}$  goes high simultaneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.

- 7. Transition is measured at the point of ±500mV from steady state voltage.
- 8. This parameter is measured with specified loading in Fig. 2.
- 9. CE or WE must be high during address transitions.

#### DESCRIPTION

The MB8167 from Fujitsu is a high performance part. It is designed for high speed and low power system requirements.

The high speed is obtained by advanced NMOS processing. The power requirements are achieved by the use of MB8167 chip enable (active low). The MB8167 automatically enters standby drawing only ISB whenever the chip enable is high. Upon activation of chip

enable ( $\overline{\text{CE}} = \text{LOW}$ ) the MB8167 automatically powers up and draws I<sub>CC</sub>.

This automatic power up/down is an extremely useful feature. PC board layout with proper V<sub>CC</sub> decoupling will minimize power line glitches.

Input and data bus lines are an additional area of concern. Unless bus lines are properly designed and terminated, cross

coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address lines. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memery system.

### **FUJITSU MICROELECTRONICS**

See- 8/67

### MB8167A-45 MB8167A-55

### NMOS 16,384 BIT STATIC RANDOM ACCESS MEMORY

INTEGRAL AND INTERPRETATION

#### DESCRIPTION

The Fujitsu MB8167A is a 16,384 words by 1-bit static random access memory fabrication using N-channel silicon gate MOS technology. Separate input/output pins are provided. All devices are fully compatible with TTL logic families in all respects: inputs, output and the use of a single +5V DC supply.

For ease of use, chip enable (CE) permits the selection of an individual package when outputs are OR-tied, and automatically powers down the MB8167A. This device offers the advantages of low power dissipation, low cost, and high performance.


CERDIP PACKAGE DIP-20C-C03

#### **FEATURES**

- Organized as 16.384 words x 1 Bit
- · Static operation: no clocks or refresh required
- Fast Access Time: MB8167A-45: 45ns Max. MB8167A-55: 55ns Max.
- Separate data input and output
- TTL compatible inputs and output

- Single +5V DC supply voltage
- Three-state output with OR-tie capability
- Chip enable for simplified memory expansion and automatic power down
- All inputs and output have protection against static
- Standard 20-pin DIP package
- Pin compatible with Intel 2167

#### MB8167A BLOCK DIAGRAM



#### PIN ASSIGNMENT

A <sub>0</sub> [	1	$\cup$	20	v <sub>cc</sub>
A <sub>1</sub> [	2		19	☐ A <sub>13</sub>
A <sub>2</sub> [	3		18	□ A <sub>12</sub>
A <sub>3</sub> [	4	(16, 16,	17	□ A <sub>11</sub>
A <sub>4</sub> [	5	3816 384	16	☐ A <sub>10</sub>
A <sub>5</sub> [	6	× 1)	15	☐ <b>A</b> 9
A <sub>6</sub> [	7		14	□ A <sub>8</sub>
D <sub>OUT</sub>	8		13	☐ A <sub>7</sub>
WE [	9		12	DIN
V <sub>SS</sub> □	10		11	CE

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

OUTPUT | POWER

MODE

CE WE

н

## FUJITSU MICROELECTRONICS

### NMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

MB8168-55 MB8168-70

ADVANCE INFORMATION

#### DESCRIPTION

The Fujitsu MB8168 is a 4096 word by 4-bit static random access memory fabricated using N-channel silicon gate MOS technology. The memory is fully static and requires no clock or timing strobe. All pins are TTL compatible and a single 5V power supply is required.

A separate chip select ( $\overline{CS}$ ) pin simplifies multipackage system

design. It permits the selection of an individual package when outputs are OR-tied. Furthermore, when selecting a single package by CS, the other deselected packages automatically power down.

All Fujitsu devices offer the advantages of low power dissipation, low cost and high performance.


CERDIP PACKAGE DIP-20C-C03

PIN ASSIGNMENT


#### **FEATURES**

- Organized as 4096 x 4
- Fully Static Operation, no clocks or timing strobe required
- Fast Access Time: MB8168-55 55 ns Max. MB8168-70 70 ns Max.
- Low Power Consumption: I<sub>CC</sub> = 150mA Max. (Active) I<sub>SR</sub> = 40mA Max. (Standby)
- Single +5V DC Supply Voltage, ±10% tolerance
- Common data input and output
- Three-state output with OR-tie capability
- Chip select for simplified memory expansion, automatic power-down
- Standard 20-pin DIP package
- Pin compatible with Intel 2168

#### .



#### MB8168 BLOCK DIAGRAM





#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Voltage On Any Pin with Respect to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub> , V <sub>CC</sub>	-3.5 to +7	V
Short Circuit Output Current	_	20	mA
Temperature Under Bias	TA	-10 to +85	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	PD	1.2	w

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient <sup>1)</sup> Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	٧	
Input Low Voltage	V <sub>IL</sub>	-3.0	_	0.8	V	0°C to +70°C
Input High Voltage	V <sub>IH</sub>	2.0		6.0	٧	

NOTE: (1) The operating ambient temperature range is guaranteed with transverse airflow exceeding 400 linear feet per minute.

#### **CAPACITANCE** (T<sub>A</sub> = 25 °C, f = 1 MHz, this parameter is sampled, not 100% tested.)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance Address, WE: V <sub>IN</sub> = 0V	C <sub>IN</sub>	_	7	pF
Input Capacitance $\overline{CS}$ : $V_{IN} = 0V$	CGS		8	pF
Output Capacitance Data I/O, VOUT = 0V	C <sub>OUT</sub>	_	8	pF

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (VIN = VSS to VCC, VCC = Max)	լլլ	-10	10	μА
Output Leakage Current (CS = V <sub>IH</sub> , V <sub>OUT</sub> = V <sub>SS</sub> to 4.5V, V <sub>CC</sub> = Max)	ILO	-50	50	μΑ
Power Supply Current (V <sub>CC</sub> = Max, $\overline{CS}$ = V <sub>IL</sub> , I <sub>OUT</sub> = 0mA)	lcc		150	mA
Output Low Voltage (I <sub>OL</sub> = 8mA)	V <sub>OL</sub>	_	0.4	٧
Output High Voltage (I <sub>OH</sub> = −4mA)	V <sub>OH</sub>	2.4		V
Standby Current ( $V_{CC}$ = Min to Max, $\overline{CS}$ = $V_{IH}$ , $I_{OUT}$ = 0mA)	I <sub>SB</sub>	_	40	mA
Peak Power-On Current ( $V_{CC} = V_{SS}$ to $V_{CC}$ Min, $\overline{CS} = Lower$ of $V_{CC}$ or $V_{IH}$ Min)	I <sub>PO</sub>		50	mA
Output Short Circuit Current (Vout = Vss to Vcc)	los	-200	200	mA

#### MB8168-55/MB8168-70

## ADVANCE INFORMATION

**Input Conditions:** 

Input Pulse Levels:

0V to 3.0V

Input Pulse Rise/Fall Times:
Input Timing Reference Level:

5 ns 1.5V


Output Conditions:

**Output Timing Reference Level:** 

0.8V to 2.0V

**Output Load:** 

	R <sub>1</sub>	R <sub>2</sub>	С	Parameters Measured
Load I	480Ω	255Ω	30pF	except t <sub>LZ</sub> , t <sub>HZ</sub> , t <sub>WZ</sub> and t <sub>OW</sub>
Load II	480Ω	255Ω	5pF	t <sub>LZ</sub> , t <sub>HZ</sub> , t <sub>WZ</sub> , and t <sub>OW</sub>



**OUTPUT LOAD** 

#### **AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)


#### READ CYCLE

			<b>MB</b> 8168-5	3168-55			0	
Parameter NOTES	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Read Cycle Time	t <sub>RC</sub>	55	_	_	70			ns
Address Access Time	t <sub>AA</sub>	_	_	55	_		70	ns
Chip Select Access Time	tACS	_	_	55		_	70	ns
Output Hold from Address Change	tон	5	_		5	_	_	ns
Chip Select to Output Active 1 2	t <sub>LZ</sub>	10		<u> </u>	10		_	ns
Chip Select to Output in High Z 1 2	t <sub>HZ</sub>	0	_	30	0		40	ns
Chip Select to Power Up Time	t <sub>PU</sub>	0		_	0		_	ns
Chip Select to Power Down Time	t <sub>PD</sub>		_	55	-	_	70	ns

**AC TEST CONDITIONS** 

Notes: 1. Transition is measured at the point of ±500mV from steady state voltage.

#### READ CYCLE 3




<sup>2.</sup> This parameter is measured with specified loading in Fig. 2. This parameter is sampled and not 100% tested.

#### MB8168-55/MB8168-70

## ADVANCE

#### READ CYCLE 3 (Contd)





Notes: 3. WE is high for Read Cycle.

4. Device is continuously selected.  $\overline{CS} = V_{|L}$ .

5. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.

XX Undefined Data


#### WRITE CYCLE

			٨	<b>/B</b> 8168-5	5	N	MB8168-70		
Parameter	NOTES	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Write Cycle Time		twc	55	_	_	70	_	_	ns
Address Valid to End of Write		t <sub>AW</sub>	55	_	_	70	_	_	ns
Chip Select to End of Write		tcw	55		_	70		_	ns
Data Valid to End of Write		t <sub>DW</sub>	25	_	_	30		_	ns
Data Hold Time		tDH	0		_	0	_	_	ns
Write Pulse Width		t <sub>WP</sub>	55	_	_	70	-	_	ns
Write Recovery Time		twR	0	_	_	0	_	_	ns
Address Setup Time		tas	0	_	_	0			ns
Output Active From End of Write	6 7	tow	0	_	_	0	_	_	ns
Write Enable to Output in High Z	6 7	t <sub>WZ</sub>	0	_	30	0		40	ns

Notes: 6. Transition is measured at the point of +500mV from steady state voltage.

DATA OUT remains in a high impedance state.

#### WRITE CYCLE




Don't Care

Undefined Data

<sup>7.</sup> This parameter is measured with specified loading in Fig. 2.

#### WRITE CYCLE (Cont'd)



Notes: 6. Transition is measureed at the point of ±500 mV from steady state voltage.

- 7. This parameter is measured with specified loading in Fig. 2.
- 8. If  $\overline{\text{CS}}$  goes high simultaneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.
- 9. CS or WE must be high during address transitions.

#### DESCRIPTION

The MB8168 from Fujitsu is a high performance part. It is designed for high speed and low power system requirements.

The high speed is obtained by advanced NMOS processing. The power requirements are achieved by the use of MB8168 chip select (active low). The MB8168 automatically enters standby drawing only Isp whenever the chip select


is high. Upon activation of chip select (CS = LOW) the MB8168 automatically powers up and draws I<sub>CC</sub>.

This automatic power up/down is an extremely useful feature. PC board layout with proper  $V_{CC}$  decoupling will minimize power line glitches.

Input and data bus lines are an

additional area of concern. Unless bus lines are properly designed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address lines. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.

## **CMOS STATIC RAMS**



Device	Organization	Access Time (max)	Power Supply Volts	Power Dissipation	Package	Page
MB8416	2K x 8	200nS	+5	330mW/55µW	24-pin	3-2
MB8416-X	2K x 8	200nS	+5	330mW/55µW	24-pin	3-2
MB8416A-15	2K x 8	150nS	+5	330mW/11mW	24-pin	3-8
MB8416A-12	2K x 8	120nS	+5	330mW/11mW	24-pin	3-8
MB8417	2K x 8	200nS	+5	330mW/55µW	24-pin	3-9
MB8417-X	2K x 8	200nS	+5	330mW/55μW	24-pin	3-9
MB8417A-15	2K x 8	150nS	+5	330mW/11mW	24-pin	3-15
MB8417A-12	2K x 8	120nS	+5	330mW/11mW	24-pin	3-15
MB8418	2K x 8	200nS	+5	330mW/55μW	24-pin	3-16
MB8418-X	2K x 8	200nS	+5	330mW/55μW	24-pin	3-16
MB8418A-15	2K x 8	150nS	+5	330mW/11mW	24-pin	3-21
MB8418A-12	2K x 8	120nS	+5	330mW/11mW	24-pin	3-21

## CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fujitsu MB8416/MB8416-X is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicon-gate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power sup-

#### **FEATURES**

- Organized as 2048 words by 8 bits
- Fast Access Time: 200ns Max.
- Low Power: 55μW Max. Standby
- Completely Static Operation, no clocks required
- Extended temperature range (MB8416-X): -40°C to +85°C

ply is used. It is possible to retain data at low power supply voltage.

The MB8416/MB8416-X can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Output Enable (OE) input permits the disable of all outputs when outputs are OR-tied. The MB8416/MB8416-X is packaged in an industry standard 24-pin dual in-line package.

- Single +5 Volt Power Supply, +10% tolerance
- TTL compatible Inputs/Outputs
- Low Voltage Data Retention: 2.0V Min.
- MB8416 is pin compatible with HM6116, TC5517, μPD446




CERDIP PACKAGE DIP-24C-C03




PLASTIC PACKAGE DIP-24P-M01

#### MB8416/MB8416-X BLOCK DIAGRAM



### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

LLH

L H H D<sub>OUT</sub> Disable

Write

High-Z

D<sub>OUT</sub>

lcc

lcc

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter		Symbol	Min	Max	Unit
Storage Temperature	Ceramic	T <sub>stg</sub>	-65	150	°C
Otorage remperature	Plastic	istg istg	-40	125	
Temperature Under Bia	S	T <sub>bias</sub>	-40	85	°C
Supply Voltage		V <sub>CC</sub>	-0.5	8.0	V
Input Voltage		V <sub>IN</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Output Voltage		V <sub>I/O</sub>	-0.5	V <sub>CC</sub> + 0.5	V

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

#### **RECOMMENDED OPERATING CONDITIONS** $(V_{SS} = GND)$

			MB841	6				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Ambient Temperature	TA	0		+70	-40	_	+85	°C
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> + 0.3	2.2	_	V <sub>CC</sub> + 0.3	٧
Input Low Voltage	VIL	-0.3	_	0.8	-0.3	_	0.8	٧

#### **CAPACITANCE**

 $(T_A = 25 \,^{\circ}C, f = 1 \, MHz)$ 

Parameter	Symbol	Min	Max	Unit	Condition
Input Capacitance	C <sub>IN</sub>	_	7	pF	$V_{IN} = 0V$
Input / Output Capacitance	C <sub>I/O</sub>	_	10	pF	$V_{I/O} = 0V$

#### STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	Min	Max	Units
Standby Supply Current	$\overline{CE} = V_{CC} - 0.2 \text{ to } V_{CC} + 0.2V$ $V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I <sub>SB1</sub>	_	10	μΑ
Standby Supply Current	$\overline{CE} = V_{IH}$ $V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I <sub>SB2</sub>	_	2	mA
Active Supply Current	$\overline{CE} = V_{IL}$ $V_{IN} = V_{IL} \text{ or } V_{IH}; I_{OUT} = 0$	I <sub>CC1</sub>	_	60	mA
Operating Supply Current	Cycle = Min, Duty = 100% I <sub>OUT</sub> = 0	I <sub>CC2</sub>	_	60	mA
Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>	lLi	-1.0	1.0	μΑ
Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$ $\overline{CE} = V_{IH}$	ILO	-1.0	1.0	μΑ
Output High Voltage	I <sub>OUT</sub> = -1.0 mA	VoH	2.4	_	٧
Output Low Voltage	I <sub>OUT</sub> = 4.0 mA	V <sub>OL</sub>		0.4	V


#### MB8416/MB8416-X

#### AC TEST CONDITIONS

Input Pulse Levels: 0.6V to 2.4V

Input Pulse Rise and Fall Times: 10 ns
Input Timing Reference Level: 0.8V to 2.2V
Output Timing Reference Level: 0.8V to 2.2V

Output Load: 1 TTL Gate and  $C_L = 100 \text{ pF}$ 



#### DYNAMIC CHARACTERISTICS


Parameter	Symbol	Min	Max	Unit
Read Cycle Time	tRC	200	_	ns
Write Cycle Time	twc	200	_	ns
Address Access Time	t <sub>AA</sub>	_	200	ns
Chip Enable Access Time	tACE	_	200	ns
Output Hold from Address Change	tон	15	_	ns
Output Low Z from CE	t <sub>CLZ</sub>	15		ns
Output High Z from CE	tchz	_	60	ns
Output Low Z from OE	toLZ	15	_	ns
Output High Z from OE	t <sub>OHZ</sub>	_	60	ns
Output Low Z from WE	twlz	15	_	ns
Output High Z from WE	twnz	_	60	ns
Output Enable to Output Valid	tOE	_	100	ns
Address Set Up Time	t <sub>AS</sub>	0		ns
Read Set Up Time	t <sub>RS</sub>	0		ns
Read Hold Time	t <sub>RH</sub>	0	_	ns
Write Set Up Time	tws	0	_	ns
Write Hold Time	twn	0		ns
Address Valid to End of Write	t <sub>AW</sub>	160		ns
Chip Enable to End of Write	t <sub>CEW</sub>	160		ns
Write Pulse Width	t <sub>WP</sub>	140	_	ns
Write Recovery Time	t <sub>WR</sub>	10		ns
Data Set Up Time	t <sub>DS</sub>	60	_	ns
Data Hold Time	<sup>t</sup> DH	0	_	ns

#### MB8416/MB8416-X

#### **WAVEFORMS**


#### MODE 1: $\overline{WE}$ Controlled: ( $\overline{CE} = Low$ , $\overline{OE} = Low$ )

#### Read Cycle



D<sub>IN</sub> HIGH-Z

#### Write Cycle




#### MB8416/MB8416-X

WAVEFORMS (Continued)


#### MODE 2: $\overline{CE}$ Controlled, ( $\overline{OE}$ = Low)

#### Read Cycle




D<sub>IN</sub> — \_ \_ \_ HIGH-Z

#### Write Cycle



#### WAVEFORMS (Continued)

#### Enable/Disable $\overline{OE}$ Controlled; $(\overline{CE} = Low, \overline{WE} = High)$



#### DYNAMIC CHARACTERISTICS

#### Data Retention Characteristics, Notes [1,2]

Parameter	Notes	Symbol	Min	Max	Unit
Data Retention Supply Voltage	1	V <sub>DR</sub>	2.0	5.5	V
Data Retention Supply Current	2	I <sub>DR</sub>	_	10	μΑ
Data Retention Set Up Time		t <sub>DRS</sub>	60		ns
Recovery Time		t <sub>R</sub>	60	_	ns

#### NOTES:


1.  $V_{CC} = V_{DR}$ ,  $\overline{CE} = V_{DR} - 0.2 \text{ V to } V_{DR} + 0.2 \text{ V}$ ,  $V_{IN} = -0.2 \text{ V to } V_{DR} + 0.2 \text{ V}$ 

**2.** When  $V_{DR} = 2.5V$  to 5.5V,

 $\overline{CE} = 2.2V \text{ to } V_{DR} + 0.3V$ 

When  $V_{DR} = 2.0V$  to 2.5V

 $\overline{\text{CE}} = V_{DR} - 0.3V \text{ to } V_{DR} + 0.3V$ 



## FUJITSU MICROELECTRONICS

## CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

### MB8416A-12 MB8416A-15

## ADVANCE

#### DESCRIPTION

The Fujitsu MB8416A is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicongate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power supply is used. It is possible to retain data at low power supply voltage.

The MB8416A can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Output Enable (OE) input permits the disable of all outputs when outputs are OR-tied. The MB8416A is packaged in an industry standard 24-pin dual inline package.



CERDIP PACKAGE DIP-24C-C03

# SAMMAN

PLASTIC PACKAGE DIP-24C-M01

#### **FEATURES**

- Organized as 2048 words by 8-bits
- Address Access Time: MB8416A-12 120ns Max. MB8416A-15 150ns Max.
- Low Power Dissipation:
   I<sub>CC</sub> (Active) = 60mA Max.
   I<sub>SB</sub> (Standby) = 4mA Max.
   I<sub>DR</sub> (Data Retention)
   = 2mA Max.
- Completely static operation, no clocks required
- Single +5 Volt Power Supply, +10% tolerance

- TTL compatible inputs/outputs
- Data Retention: 2.0V Min.
- Equal Access and Cycle Times
- Output timing reference levels:


0.8V to 2.2V

- Plug-in compatible with 16K EPROMs
- Pin compatible with HM6116, TC5517, μPD446

#### TRUTH TABLE

DEVICE NUMBER	MB8416A				
PIN NUMBER	18	20	21	24	9-11 13-17
PIN NAME		1			
	CE	OE	WE	SUPPLY	1/0
MODE				CURRENT	
WRITE	L	Х	L	Icc	D <sub>IN</sub>
READ	L	L	Н	Icc	DOUT
OUTPUT DISABLE	L	Н	Н	Icc	HIGH Z
STANDBY	Н	Х	Х	I <sub>SB</sub>	HIGH Z

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# FUJITSU MICROELECTRONICS CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fujitsu MB8417/MB8417-X is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicon-gate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power supply is used. It is possible to retain data at low power supply voltage.

The MB8417/MB8417-X can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Chip Select ( $\overline{OS}$ ) permits fast access time. The device is packaged in an industry standard 24-pin dual in-line package.



CERDIP PACKAGE DIP-24C-C03




PLASTIC PACKAGE DIP-24P-M01


#### **FEATURES**

- Organized as 2048 words by 8-bits
- Fast Access Time: 200 ns Max. (CE Controlled) 100 ns Max. (CS Controlled)
- Low Power: 55μW Max. Standby
- Completely Static Operation, no clocks required
- Extended temperature range (MB8417-X): -40° to +85°C
- Single +5 Volt Power Supply
- TTL Compatible Inputs/Outputs
- Low Data Retention
   2.0V Min.
- MB8417 is pin compatible with TC5516, μPD447

#### MB8417/MB8417-X BLOCK DIAGRAM



#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Read

L H X Not Selected

L H

L

I/O PIN

High-Z

High-Z

D<sub>OUT</sub>

DIN

lcc

lcc

lcc

#### MB8417/MB8417-X

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter		Symbol	Min	Max	Unit	
Storage Temperature	Ceramic	T <sub>stg</sub>	-65	150	°C	
Ciorago romporataro	Plastic		-40	125		
Temperature Under Bia	S	T <sub>bias</sub>	-40	85	°C	
Supply Voltage		V <sub>CC</sub>	-0.5	8.0	٧	
Input Voltage		V <sub>IN</sub>	-0.5	V <sub>CC</sub> + 0.5	٧	
Output Voltage		V <sub>I/O</sub>	-0.5	V <sub>CC</sub> + 0.5	V	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

### **RECOMMENDED OPERATING CONDITIONS,** $V_{SS} = GND$

			MB8417			MB8417-X		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Ambient Temperature	TA	0		+70	-40		+85	°C
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> + 0.3	2.2	_	V <sub>CC</sub> + 0.3	٧
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	-0.3		0.8	V

#### CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Min	Max	Unit	Condition
Input Capacitance	C <sub>IN</sub>		7	pF	$V_{IN} = 0V$
Input / Output Capacitance	C <sub>I/O</sub>		10	pF	$V_{I/O} = 0V$

#### STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	Min	Max	Units
Standby Supply Current	$\overline{CE} = V_{CC} - 0.2V \text{ to } V_{CC} + 0.2V$ $V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I <sub>SB1</sub>	_	10	μΑ
Standby Supply Current	$\overrightarrow{CE} = V_{IH}$ $V_{IN} = -0.2V$ to $V_{CC} + 0.2V$	I <sub>SB2</sub>		2	mA
Active Supply Current	CE = V <sub>IL</sub> V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; I <sub>OUT</sub> = 0	I <sub>CC1</sub>	-	60	mA
Operating Supply Current	Cycle = Min, Duty = 100% I <sub>OUT</sub> = 0	I <sub>CC2</sub>	_	60	mA
Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>	ILI	-1.0	1.0	μΑ
Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$ $\overline{CE} = V_{IH}$	ILO	-1.0	1.0	μΑ
Output High Voltage	I <sub>OUT</sub> = -1.0 mA	Voh	2.4	-	V
Output Low Voltage	I <sub>OUT</sub> = 4.0 mA	VOL	_	0.4	٧

#### MB8417/MB8417-X

#### **AC TEST CONDITIONS**

Input Pulse Levels:

0.6V to 2.4V

Input Pulse Rise and Fall Times:

10 ns

Input Timing Reference Level:


0.8V to 2.2V

**Output Timing Reference Level:** 

0.8V to 2.2V

**Output Load:** 

1 TTL Gate and C<sub>L</sub> = 100 pF



#### DYNAMIC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Read Cycle Time	t <sub>RC</sub>	200	_	ns
Write Cycle Time	twc	200	_	ns
Address Access Time	†AA		200	ns
Chip Enable Access Time	tACE	_	200	ns
Chip Select Access Time	tACS	_	100	ns
Output Hold from Address Change	toн	15	<del>-</del>	ns
Output Low Z from CE or CS	tcız	15	_	ns
Output High Z from CE or CS	tchz		60	ns
Output Low Z from WE	twLz	15	_	ns
Output High Z from WE	twnz	_	60	ns
Address Set Up Time	tas	0	_	ns
Read Set Up Time	t <sub>RS</sub>	0	_	ns
Read Hold Time	t <sub>RH</sub>	0	_	ns
Write Set Up Time	tws	0	_	ns
Write Hold Time	twн	0	-	ns
Address Valid to End of Write	t <sub>AW</sub>	160	_	ns
Chip Enable to End of Write	tcew	160	_	ns
Chip Selection to End of Write	tcsw	100	_	ns
Write Pulse Width	twp	140	T	ns
Write Recovery Time	twn	10	_	ns
Data Set Up Time	t <sub>DS</sub>	60		ns
Data Hold Time	t <sub>DH</sub>	0	_	ns

#### DYNAMIC CHARACTERISTICS

#### Data Retention Characteristics, Notes [1,2]

Parameter	Notes	Symbol	Min	Max	Unit
Data Retention Supply Voltage	1	V <sub>DR</sub>	2.0	5.5	V
Data Retention Supply Current	2	IDR	_	10	μΑ
Data Retention Set Up Time		t <sub>DRS</sub>	60	_	ns
Recovery Time		t <sub>R</sub>	60	_	ns

#### NOTES:


1.  $V_{CC} = V_{DR}$ ,  $\overline{CE} = V_{DR} - 0.2 \text{ V to } V_{DR} + 0.2 \text{ V}$ ,  $V_{IN} = -0.2 \text{ V to } V_{DR} + 0.2 \text{ V}$ 

**2.** When  $V_{DR} = 2.5V$  to 5.5V,

 $\overline{CE}$  = 2.2V to  $V_{DR}$  + 0.3V

When  $V_{DR} = 2.0V$  to 2.5V

 $\overline{CE} = V_{DR} - 0.3V$  to  $V_{DR} + 0.3V$ 




### MB8417/MB8417-X


#### **WAVEFORMS**

MODE 1:  $\overline{WE}$  Controlled: ( $\overline{CE} = Low$ ,  $\overline{CS} = Low$ )

### Read Cycle




### Write Cycle



#### **WAVEFORMS** (Continued)


#### MODE 2: $\overline{CE}$ Controlled, $(\overline{CS} = Low)$

### Read Cycle



D<sub>IN</sub> - - - - HIGH-Z

### Write Cycle



# MB8417/MB8417-X **WAVEFORMS** (Continued) MODE 3: $\overline{CS}$ Controlled, ( $\overline{CE} = Low$ ) Read Cycle ADD $\overline{\mathsf{cs}}$ tRS-WE tcHZ -tcLZ DOUT VALID DOUT --HIGH-Z DIN Write Cycle ADD - t<sub>AW</sub> twn tcsw $\overline{\text{cs}}$ - tws.→ WE HIGH-Z t<sub>DH</sub> DIN DIN VALID

# FUJITSU MICROELECTRONICS

# CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

# MB8417A-12 MB8417A-15

ADVANCE INFORMATION

#### DESCRIPTION

The Fujitsu MB8417A is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicongate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power supply is used. It is possible to retain data at low power supply voltage.

The MB8417A can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Chip Selects (CS) permits fast access time. The MB8417A is packaged in an industry standard 24-pin dual in-line package.



CERDIP PACKAGE DIP-24C-C03



PLASTIC PACKAGE DIP-24C-M01

#### **FEATURES**


- Organized as 2048 words by 8-bits
- Address Access Time:
   MB8417A-12 120ns Max.
   MB8417A-15 150ns Max.
- Low Power Dissipation:
   I<sub>CC</sub> (Active) = 60mA Max.
   I<sub>SB</sub> (Standby) = 4mA Max.
   I<sub>DR</sub> (Data Retention)
   = 2mA Max.
- Completely Static Operation, no clocks required

- Single +5 V Power Supply, ±10% tolerance
- TTL Compatible Inputs/Outputs
- Data Retention
   2.0V Min.
- Equal Access and Cycle Times
- Output Timing reference levels: 0.8V to 2.2V
- Pin compatible with TC5516, μPD447

#### TRUTH TABLE

DEVICE NUMBER		MB8417A						
PIN NUMBER	18	20	21	24	9-11 13-17			
PIN NAME MODE	CE	<del>cs</del>	WE	SUPPLY CURRENT	I/O			
WRITE	L	L	L	Icc	D <sub>IN</sub>			
READ	L	L	Н	Icc	D <sub>OUT</sub>			
CHIP DESELECT	L	Н	Х	Icc	HIGH Z			
STANDBY 2	Н	Х	Х	I <sub>SB</sub>	HIGH Z			

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fujitsu MB8418/MB8418-X is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicon-gate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power supply is used. It is possible to retain data at low power supply voltage.


The MB8418/MB8418-X can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Two chip selects ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_1$ ) permit the selection of an individual package when outputs are OR-tied, and the device automatically powers down. The MB8418/MB8418-X is packaged in an industry standard 24-pin dual in-line package.



CERDIP PACKAGE DIP-24C-C03


#### **FEATURES**

- Organized as 2048 words by 8-bits
- Fast Access Time: 200ns Max.
- Low Power: 55μW Max. Standby
- Completely Static Operation, no clocks required
- Extended Temperature Range (MB8418-X): -40°C to +85°C
- Single +5 Volt Power Supply
- TTL Compatible Inputs/Outputs
- Low Data Retention Voltage: 2.0V Min.
- MB8418 is compatible with TC5518




PLASTIC PACKAGE DIP-24P-M01

#### MB8418/MB8418-X BLOCK DIAGRAM



#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

I/O PIN

High-Z

High-Z

D<sub>OUT</sub>

DIN

ISB

ISB

lcc

lcc

H X X Not Selected

X | H X | Not Selected

Write

L H

#### ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Min	Max	Unit	
Storage Temperature	Ceramic	T <sub>stg</sub>	-65	150	°C	
Plastic Plast		'sig	-40	125	C	
Temperature Under Bia	S	T <sub>bias</sub>	-40	85	°C	
Supply Voltage		v <sub>cc</sub>	-0.5	8.0	V	
Input Voltage		V <sub>IN</sub>	-0.5	V <sub>CC</sub> + 0.5	V	
Output Voltage		V <sub>I/O</sub>	-0.5	V <sub>CC</sub> + 0.5	V	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

#### **RECOMMENDED OPERATING CONDITIONS,** (Referenced to V<sub>SS</sub> = GND)

			MB8418 MB8418-X				8-X	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Ambient Temperature	TA	0	_	+70	-40	_	+85	°C
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> + 0.3	2.2	_	V <sub>CC</sub> + 0.3	V
Input Low Voltage	VIL	-0.3		0.8	-0.3	_	0.8	V

#### CAPACITANCE

 $(T_A = 25 \,{}^{\circ}C, f = 1 \,MHz)$ 

Parameter	Symbol	Min	Max	Unit	Condition
Input Capacitance	C <sub>IN</sub>	_	7	pF	V <sub>IN</sub> = 0V
Input / Output Capacitance	C <sub>I/O</sub>	_	10	pF	V <sub>I/O</sub> = 0V

#### STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Condition	Symbol	Min	Max	Units
Standby Supply Current	$\overline{CE} = V_{CC} - 0.2V \text{ to } V_{CC} + 0.2V$ $V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I <sub>SB1</sub>	_	10	μΑ
Standby Supply Current	$\overline{CE} = V_{IH}$ $V_{IN} = -0.2V \text{ to } V_{CC} + 0.2V$	I <sub>SB2</sub>		2	mA
Active Supply Current	$\overline{CE} = V_{IL}$ $V_{IN} = V_{IL} \text{ or } V_{IH}; I_{OUT} = 0$	I <sub>CC1</sub>	_	60	mA
Operating Supply Current	Cycle = Min, Duty = 100% I <sub>OUT</sub> = 0	I <sub>CC2</sub>	_	60	mA
Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>	ILI	-1.0	1.0	μΑ
Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$ $\overline{CE}_1 \text{ or } \overline{CE}_2 = V_{IH}$	ILO	-1.0	1.0	μΑ
Output High Voltage	$I_{OUT} = -1.0 \text{ mA}$	V <sub>OH</sub>	2.4	_	V
Output Low Voltage	I <sub>OUT</sub> = 4.0 mA	V <sub>OL</sub>		0.4	· V

#### MB8418/MB8418-X


#### **AC TEST CONDITIONS**

Input Pulse Levels: 0.6V to 2.4V

Input Pulse Rise and Fall Times: 10 ns (Between 0.8V to 2.2V)

Input Timing Reference Level: 0.8V to 2.2V
Output Timing Reference Level: 0.8V to 2.2V

Output Load: 1 TTL Gate and  $C_L = 100 \text{ pF}$ 



#### DYNAMIC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Read Cycle Time	t <sub>RC</sub>	200	_	ns
Write Cycle Time	twc	200	_	ns
Address Access Time	t <sub>AA</sub>	T -	200	ns
Chip Enable Access Time	tACE	-	200	ns
Output Hold from Address Change	tон	15	_	ns
Output Low Z from CE <sub>2</sub> or CE <sub>1</sub>	tCLZ	15	_	ns
Output High Z from CE <sub>2</sub> or CE <sub>1</sub>	tchz		60	ns
Output Low Z from WE	twLz	15	_	ns
Output High Z from WE	twnz	_	60	ns
Address Set Up Time	tas	0	_	ns
Read Set Up Time	t <sub>RS</sub>	0	_	ns
Read Hold Time	t <sub>RH</sub>	0	-	ns
Write Set Up Time	tws	0	_	ns
Write Hold Time	twн	0		ns
Address Valid to End of Write	taw	160		ns
Chip Enable to End of Write	tcew	160		ns
Write Pulse Width	t <sub>WP</sub>	140		ns
Write Recovery Time	t <sub>WR</sub>	10	_	ns
Data Set Up Time	t <sub>DS</sub>	60	_	ns
Data Hold Time	t <sub>DH</sub>	0		ns

#### DYNAMIC CHARACTERISTICS

#### Data Retention Characteristics, Notes [1,2]

Parameter	Notes	Symbol	Min	Max	Unit
Data Retention Supply Voltage	2	V <sub>DR</sub>	2.0	5.5	V
Data Retention Supply Current	1	I <sub>DR</sub>	_	10	μА
Data Retention Set Up Time		tDRS	60	_	ns
Recovery Time		t <sub>R</sub>	60	_	ns

#### NOTES:


1.  $V_{CC} = V_{DR}$ ,  $\overline{CE}_2 = V_{DR} - 0.2 \text{ V to } V_{DR} + 0.2 \text{ V}$ ,  $V_{IN} = -0.2 \text{ V to } V_{DR} + 0.2 \text{ V}$ 

**2.** When  $V_{DR} = 2.5V$  to 5.5V,

(CE1) CE2 = 2.2V to VDR + 0.3V

When  $V_{DR} = 2.0V$  to 2.5V

 $(\overline{CE}_1)$   $\overline{CE}_2 = V_{DR} - 0.3V$  to  $V_{DR} + 0.3V$ 




#### MB8418/MB8418-X

#### **WAVEFORMS**


### MODE 1: $\overline{WE}$ Controlled: $(\overline{CE}_2 = LOW, \overline{CE}_1 = LOW)$

### Read Cycle



# D<sub>IN</sub> \_\_\_\_ HIGH-Z

### Write Cycle




#### MB8418/MB8418-X

WAVEFORMS (Continued)


## MODE 2: $\overline{CE}_1$ or $\overline{CE}_2$ Controlled, ( $\overline{CE}_2$ = LOW or $\overline{CE}_1$ = LOW)

#### Read Cycle



D<sub>IN</sub> - - - - HIGH-Z

#### Write Cycle



# **FUJITSU MICROELECTRONICS**

# CMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY

# MB8418A-12 MB8418A-15

# 

#### DESCRIPTION

The Fuiitsu MB8418A is a 2048 word by 8-bit static random access memory fabricated with high density, high reliability Complementary MOS silicongate technology.

The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All input and output pins are TTL-compatible, and a single 5 volt power supply is used. It is possible to retain data at low power supply voltage.

The MB8418A can be optimized for high performance applications such as microcomputer systems where fast access time and ease of use are required. Two chip selects (CE2 and CE1) permit the selection of an individual package when outputs are OR-tied, and the device automatically powers down. The MB8418A is packaged in an industry standard 24-pin dual inline package.

- **FEATURES** · Organized as 2048 words TTL compatible
  - inputs/outputs Data Retention: 2.0V Min.
- Address Access Time: MB8418A-12 120ns Max. MB8418A-15 150ns Max.

by 8-bits

- Equal Access and Cycle **Times**
- Low Power Dissipation: Icc (Active) = 60mA Max. I<sub>SB</sub> (Standby) = 4mA Max. IDR (Data Retention) = 2mA Min.
- Output timing reference levels: 0.8V to 2.2V
- Completely static operation, no clocks required Single +5V Power Supply,
- Both CE<sub>2</sub> and CE<sub>1</sub> (Pins 18 and 20) provide powerdown capability
- ±10% tolerance

TRUTH TABLE

· Pin compatible with TC5518

DEVICE NUMBER	MB8418A						
PIN NUMBER	18	20	21	24	9-11 13-17		
PIN NAME MODE	CE <sub>2</sub>	CE <sub>1</sub>	WE	SUPPLY CURRENT	1/0		
WRITE	L	L	L	Icc	D <sub>IN</sub>		
READ	L	L	Н	1	D <sub>OUT</sub>		
OUTPUT DISABLE	_	_		_			
CHIP SELECT		_	_	_	_		
STANDBY 1	Х	Н	Х	I <sub>SB</sub>	HIGH Z		
STANDBY 2	Н	Х	Х	I <sub>SB</sub>	HIGH Z		



#### CERDIP PACKAGE DIP-24C-C03



#### PLASTIC PACKAGE DIP-24C-M01


#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



# NMOS AND CMOS EPROMS



#### QUICK GUIDE TO PRODUCTS IN THIS SECTION

Device	Technology	Organization	Access Time (max)	Power Supply Volts	Power Dissipation Active Standby	Package	Page
MBM2716	NMOS	2K x 8	450nS	+5	525 132mW	24-pin	4-2
MBM2716H	NMOS	2K x 8	350nS	+5	550 138mW	24-pin	4-2
MBM2716-X	NMOS	2K x 8	450nS	+5	525 132mW	24-pin	4-2
MBM2732-45	NMOS	4K x 8	450nS	+5	788 158mW	24-pin	4-7
MBM2732-35	NMOS	4K x 8	350nS	+5	825 165mW	24-pin	4-7
MBM2732A-35	NMOS	4K x 8	350nS	+5	825 165mW	24-pin	4-14
MBM2732A-35X	NMOS	4K x 8	350nS	+5	825 165mW	24-pin	4-14
MBM2732A-30	NMOS	4K x 8	300nS	+5	788 184mW	24-pin	4-14
MBM2732A-25	NMOS	4K x 8	250nS	+5	788 184mW	24-pin	4-14
MBM2732A-20	NMOS	4K x 8	200nS	+5	788 184mW	24-pin	4-14
MBM27C32-25	CMOS	4K x 8	250nS	+5	40mW/MHz	24-pin	4-20
MBM27C32-30	CMOS	4K x 8	300nS	+5	40mW/MHz	24-pin	4-20
MBM2764-30	NMOS	8K x 8	300nS	45	788 184mW	28-pin	4-21
MBM2764-30X	NMOS	8K x 8	300nS	+5	788 184mW	24-pin	4-21
MBM2764-25	NMOS	8K x 8	250nS	+5	788 184mW	28-pin	4-21
MBM2764-20	NMOS	8K x 8	200nS	+5	788 184mW	28-pin	4-21
MBM27C64-30	CMOS	8K x 8	300nS	+5	40mW/MHz	28-pin	4-28
MBM27C64-25	CMOS	8K x 8	250nS	+5	40mW/MHz	28-pin	4-28

# FUJITSU MICROELECTRONICS

# UV ERASABLE 16,384-BIT READ ONLY MEMORY

# MBM2716 MBM2716H MBM2716-X

#### DESCRIPTION

The Fujitsu MBM2716 is a high speed 16,384-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 24-pin dual in-line package with a transparent lid is used to package the MBM2716. The transparent lid allows the user to expose the device to ultraviolet light

#### **FEATURES**


- Organized as 2048 words by 8-bits, fully decoded
- Fast Access Time:
   MBM2716 450ns Max.
   MBM2716H 350ns Max.
   MBM2716-X 450ns Max.
- MBM2716-X: Extended temperature range -40°C to +85°C
- Fast programmming: 100 sec. for all 16,384 bits
- Low power requirement:
   525 mW Active
   132 mW Standby


in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM2716 is fabricated using N-channel double polysilicon gate technology with single transitor stacked gate cells. It is organized as 2048 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- No clocks required, fully static operation
- TTL compatible inputs and outputs
- Three-state output with OR-TIE capability
- Output Enable (OE) pin for simplified memory expansion and bus control
- Single +5V Operation
- Standard 24-pin DIP package
- MBM2716/MBM2716H are compatible with Intel 2716
- MBM2716-X is compatible with Intel I2716


#### MBM2716 BLOCK DIAGRAM





CERDIP PACKAGE DIP-24C-C02

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### **ABSOLUTE MAXIMUM RATINGS** (see Note)

Rati	ng	Symbol	Value	Unit	
Temperature Under Bias MBM2716/MBM2716H MBM2716-X		T <sub>A</sub>	-25 to +85 -50 to +95	°C °C V V	
Storage Temperature		T <sub>sta</sub>	-65 to +125	°C	
Inputs/Outputs (Except Vp	Inputs/Outputs (Except Vpp) with Respect to Vss		-0.3 to +7	V	
Program Input with Respe	ct to V <sub>SS</sub>	V <sub>PP</sub>	-0.3 to +26.5	V	
V <sub>CC</sub> with Respect to V <sub>SS</sub>		V <sub>CC</sub>	-0.3 to +7	V	
Power Dissipation		PD	1.6	W	

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to  $V_{SS} = GND$ )

Parame	ter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage(1)	MBM2716 MBM2716-X	V	4.75	5.0	5.25	V	MBM2716/MBM2716H
Supply Voltage(1)	MBM2716H	Vcc	4.5	5.0	5.5	0°C to +70°C	
Supply Voltage		V <sub>SS</sub>	_	GND	_	٧	
V <sub>PP</sub> Power Supply	(2)	V <sub>PP</sub>	0.0	5.0	V <sub>CC</sub> +0.6	V	147140740 V
Input High Voltage	9	V <sub>IH</sub>	2.0		V <sub>CC</sub> +1	V	MBM2716-X -40°C to +85°C
Input Low Voltage		V <sub>IL</sub>	-0.1	_	0.8	V	7 -40 0 10 +85 0

Note: (1) V<sub>CC</sub> must be applied either before or coincident with V<sub>PP</sub> and removed either after or coincident with V<sub>PP</sub>. (2) During read operation, V<sub>PP</sub> may be connected either to V<sub>CC</sub> or V<sub>SS</sub>.

When connected to V<sub>CC</sub>, V<sub>CC</sub> current would be the sum of I<sub>CC</sub> and I<sub>PP1</sub>.

#### FUNCTIONS AND PIN CONNECTIONS V<sub>CC</sub>(24) = +5V, V<sub>SS</sub>(12) = GND

Function (Pin No.) Mode	Address Input (1 ~ 8, 19, 22, 23)	Data I/O (9 ~ 11, 13 ~ 17)	CE/PGM (18)	ŌĒ (20)	V <sub>PP</sub> Supply (21)	I <sub>CC</sub> Supply (24)
Read	A <sub>IN</sub>	D <sub>OUT</sub>	V <sub>IL</sub>	VIL	+5	I <sub>CC2</sub>
Output Disable	AIN	High Z	V <sub>IL</sub>	V <sub>IH</sub>	+5	I <sub>CC2</sub>
Stand By	Don't Care	High Z	VIH	Don't Care	+5	I <sub>CC1</sub>
Program	A <sub>IN</sub>	D <sub>IN</sub>	Pulsed V <sub>IL</sub> to V <sub>IH</sub>	VIH	+25	I <sub>CC2</sub>
Program Verify	A <sub>IN</sub>	D <sub>OUT</sub>	V <sub>IL</sub>	V <sub>IL</sub>	+25	I <sub>CC2</sub>
Program Inhibit	Don't Care	High Z	V <sub>IL</sub>	V <sub>IH</sub>	+25	I <sub>CC2</sub>

### **CAPACITANCE** ( $T_A = 25$ °C; f = 1MHz)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (V <sub>IN</sub> = OV)	C <sub>IN</sub>	_	4	6	pF
Output Capacitance (V <sub>OUT</sub> = OV)	C <sub>OUT</sub>		8	12	pF

#### MBM2716/MBM2716H/MBM2716-X

#### DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (VIN = 5.25V)	ILI	I. —		10	μΑ
Output Leakage Current (V <sub>OUT</sub> = 5.25V)	ILO		_	10	μΑ
V <sub>PP</sub> Supply Current (V <sub>PP</sub> = 5.85V)	I <sub>PP1</sub>	_	_	5	mA
V <sub>CC</sub> Supply Current (Standby)	I <sub>CC1</sub>	_	_	25	mA
V <sub>CC</sub> Supply Current (Active)	I <sub>CC2</sub>	_		100	mA
Output Low Voltage (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>	_		0.45	V
Output High Voltage (I <sub>OH</sub> = -400μA)	V <sub>OH</sub>	2.4	-	_	V

#### AC TEST CONDITIONS (INCLUDING PROGRAMMING)

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Time:

≤ 20nS

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs

0.8V and 2.0V for outputs

Output Load:


1 TTL gate and  $C_L = 100 pF$ 

C<sub>L</sub>

#### **AC CHARACTERISTICS**

(Recommended Operating Conditions unless otherwise noted.)

	0	мви	<b>/</b> 12716	МВМ	2716H	мвм	2716-X	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Address Access Time	tACC	_	450	-	350	_	450	ns
Chip Enable to Output Delay	tCE		450	_	350		450	ns
Output Enable to Output Delay	toE	_	120	I –	120	_	150	ns
Address to Output Hold	tон	0		0	_	0	_	ns
Output Enable High to Output Float	t <sub>DF</sub>	0	100	0	100	0	130	ns



Note: (1)  $\overline{\text{OE}}$  may be delayed up to  $t_{ACC}$ - $t_{OE}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{ACC}$ .

(2)  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

#### PROGRAMMING/ERASING INFORMATION

#### MEMORY CELL DESCRIPTION

The MBM2716 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and top select gate (see Fig. 14). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 15). In the initial state, the cell has a low threshold (VTH1) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (VTHO), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V<sub>THS</sub>), as indicated by the dotted line in Fig. 15.

#### **PROGRAMMING**

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM2716 has all 16,384 bits in the "1", or high, state. "O's" are loaded into the MBM2716 through the procedure of programming.

The programming mode is entered when +25V is applied to the Vpp pin and when  $\overline{OE}$  is at VIH. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data outputs pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL Highlevel pulse is applied to the  $\overline{CE}/PGM$  input to accomplish the programming.

Fig. 14 — MEMORY CELL





Fig. 15 — MEMORY CELL THRESHOLD SHIFT



The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the  $\overline{\text{CE}}/\text{PGM}$  input is prohibited when programming.

#### **ERASURE**

In order to clear all locations of their programmed contents, it is necessary to expose the MBM2716 to an ultraviolet light source. A dosage of 15 W-seconds/cm² is required to completely erase an MBM2716. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms

 $(\mathring{A})$ ) with intensity of  $12000\mu W/cm^2$  for 15 to 20 minutes. The MBM2716 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM2716 and similar devices. will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å. nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM2716, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### MBM2716/MBM2716H/MBM2716-X

#### PROGRAMMING INFORMATION (Continued)

#### DC CHARACTERISTICS

 $(T_A = 25 \,^{\circ}\text{C}, V_{CC}(1) = 5V \pm 5\%, V_{PP}(1.2) = 25V \pm 1V, V_{SS} = 0V)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Current (V <sub>IN</sub> = 5.25V/O.45V)	lıL		_	10	μΑ
V <sub>PP</sub> Supply Current (CE/PGM = V <sub>IL</sub> )	I <sub>PP1</sub>	_	_	5	mA
V <sub>PP</sub> Supply Current During Programming Pulse (CE/PGM = V <sub>H</sub> )	I <sub>PP2</sub>	_	_	30	mA
V <sub>CC</sub> Supply Current	I <sub>CC2</sub>	_	_	100	mA
Input Low Level	VIL	-0.1	_	0.8	V
Input High Level	V <sub>IL</sub>	2.0	_	V <sub>CC</sub> + 1	V


Note: (1) V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.
 (2) V<sub>PP</sub> must not be greater than 26 volts including overshoot. Permanent device damage may occur if the device is taken out or put into a socket remaining V<sub>PP</sub> = 25 volts. Also, during OE = CE/PGM = V<sub>IH</sub>, V<sub>PP</sub> must not be switched from 5 volts to 25 volts or vise-versa.

#### **AC CHARACTERISTICS**

 $(T_A = 25^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	tAS	2	_	_	μS
Output Enable Setup Time	toes	2	_	_	μS
Data Setup Time	t <sub>DS</sub>	2			μS
Address Hold Time	t <sub>AH</sub>	2	. —		μS
Output Enable Hold Time	t <sub>OEH</sub>	2	_	_	μS
Data Hold Time	t <sub>DH</sub>	2	_	_	μS
Output Disable to Output Float Delay CE/PGM = V <sub>IL</sub> )	t <sub>DF</sub>	. 0	_	120	ns
Output Enable to Output Delay (CE/PGM = V <sub>IL</sub> )	t <sub>OE</sub>	_	-	120	ns
Program Pulse Width	t <sub>PW</sub>	45	50	55	ms
Program Rise Pulse Time	tPRT	5	_		ns
Program Pulse Fall Time	tPFT	5		_	ns

#### PROGRAMMING WAVEFORMS



# FUJITSU MICROELECTRONICS

# UV ERASABLE 32,768-BIT READ ONLY MEMORY

# MBM2732-35 MBM2732-45

NOT RECOMMENDED FOR NEW DESIGNS. SEE PART NUMBER MBM2732A.


#### DESCRIPTION

The Fujitsu MBM2732 is a high speed 32,768-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 24-pin dual-in-line package with a transparent lid is used to package the MBM2732. The transparent lid allows the user to expose the device to ultraviolet

light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.

The MBM2732 is fabricated using N-channel double polysilicon gate technology with single transistor stacked gate cells. It is organized as 4096 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.




CERDIP PACKAGE DIP-24C-C02

#### **FEATURES**

- 4096 words by 8-bits organization, fully decoded
- Simple programming requirements
- Single location programming
- Programs with one 50ms pulse
- Low power requirement: 825mW max (active) 165mW max (standby)
- No clocks required (fully static operation)
- TTL compatible inputs and outputs


- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Fast access time: MBM2732-35 350ns MBM2732-45 450ns
- Single +5V operation
- Standard 24-pin DIP package
- Pin compatible with Intel 2732





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 — MBM 2732 BLOCK DIAGRAM



#### **CAPACITANCE**

 $(T_A = 25 \,{}^{\circ}C; f = 1MHz)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (Except OE/V <sub>PP</sub> , V <sub>IN</sub> = 0V)	C <sub>IN1</sub>	_	4	6	pF
OE/V <sub>PP</sub> Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN2</sub>	_	14	20	pF
Output Capacitance (V <sub>OUT</sub> = 0V)	C <sub>OUT</sub>	_	8	12	pF

# NOT RECOMMENDED FOR NEW DESIGNS. SEE PART NUMBER MBM2732A.

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Temperature Under Bias	TA	-25 to +85	°C
Storage Temperature	T <sub>stg</sub>	-65 to +125	°C
Inputs/Outputs (Except OE/V <sub>PP</sub> ) with Respect to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.3 to +7	V
Output Enable/Program Input with Respect to V <sub>SS</sub>	ŌĒ/V <sub>PP</sub>	-0.3 to +26.5	V
V <sub>CC</sub> with Respect to V <sub>SS</sub>	V <sub>CC</sub>	-0.3 to +7	٧

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### FUNCTIONS AND PIN CONNECTIONS $V_{CC}(24) = +5$ , $V_{SS}(12) = GND$

Function (Pin No.)	Address Input (1 ~ 8, 19, 21 ~ 23)	Data I/O (9~11,13~17)	ČE (18)	ŌE/V <sub>PP</sub> (20)	I <sub>CC</sub> Supply (24)
Read	A <sub>IN</sub>	D <sub>OUT</sub>	V <sub>IL</sub>	V <sub>IL</sub>	I <sub>CC2</sub>
Stand By	Don't Care	High Z	V <sub>IH</sub>	Don't Care	I <sub>CC1</sub>
Program	AIN	D <sub>IN</sub>	VIL	V <sub>PP</sub>	I <sub>CC2</sub>
Program Verify	A <sub>IN</sub>	D <sub>OUT</sub>	V <sub>IL</sub>	V <sub>IL</sub>	I <sub>CC2</sub>
Program Inhibit	Don't Care	High Z	V <sub>IH</sub>	V <sub>PP</sub>	I <sub>CC1</sub>

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to  $V_{SS} = GND$ )

Parame	ter	Symbol	Min	Тур	Max	Unit	Operating Temperature
O	MBM2732-35	.,	4.5	5.0	5.5		
Supply Voltage <sup>(1)</sup>	MBM2732-45	Vcc	4.75	5.0	5.25	\ \ \ \ \	
Supply Voltage		V <sub>SS</sub>	_	GND	_	V	0°C to +70°C
Input High Voltage		V <sub>IH</sub>	2.0	_	V <sub>CC</sub> +1	V	*
Input Low Voltage		V <sub>IL</sub>	-0.1	_	0.8	٧	

Note: (1) V<sub>CC</sub> must be applied either before or coincident with V<sub>PP</sub> and removed either after or coincident with V<sub>PP</sub>.

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (VIN = 5.5V)	I <sub>LI</sub> ·		_	10	μΑ
Output Leakage Current (V <sub>OUT</sub> = 5.5V)	ILO	_	_	10	μΑ
V <sub>CC</sub> Supply Current (Standby)	I <sub>CC1</sub>	_		30	mA
V <sub>CC</sub> Supply Current (Active)	I <sub>CC2</sub>	_	_	150	mA
Output Low Voltage (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>		_	0.45	V
Output High Voltage (I <sub>OH</sub> = -400μA)	V <sub>OH</sub>	2.4			V

#### Fig. 2 — AC TEST CONDITIONS (Including Programming)

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Time:

≤ 20ns


Timing Measurement Reference Levels:

1.0V and 2.0V for inputs

0.8V and 2.0V for outputs

**Output Load:** 

1 TTL gate and C<sub>L</sub> = 100pF




#### **AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	N	/BM2732	-35	MBM2732-45			Unit
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	) Uiii
Address to Output Delay	†ACC	_	_	350	_		450	ns
Chip Enable to Output Delay	t <sub>CE</sub>	_	_	350	_	_	450	ns
Output Enable to Output Delay	toE	1 -	_	120	_	_	120	ns
Address to Output Hold	tон	0	_		0	_		ns
Output Enable High to Output Float	t <sub>DF</sub>	0	_	100	0	_	100	ns

#### READ OPERATION TIMING DIAGRAM



Note: (1)  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .

(2) t<sub>DF</sub> is specified from OE or CE, whichever occurs first.

# NOT RECOMMENDED FOR NEW DESIGNS. SEE PART NUMBER MBM2732A.

#### PROGRAMMING/ERASING INFORMATION

#### **Memory Cell Description**

The MBM2732 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 14). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 15). In the initial state the cell has a low threshold (VTH1) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V<sub>TH0</sub>), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (VTHS), as indicated by the dotted line in Fig. 15.





Fig. 15 — MEMORY CELL THRESHOLD SHIFT



#### **Programming**

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM2732 has all 32,768 bits in the "1", or high state. "0's" are loaded into the MBM2732 through the procedure of programming.

The programming mode is entered when +25V is applied to the OE/V<sub>PP</sub> pin. A 0.1μF capacitor between OE/Vpp and Vss is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, a 50 msec, TTL lowlevel pulse is applied to the CE input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied for each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the CE input is prohibited when programming.

#### Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the MBM 2732 to an ultraviolet light source. A dosage of 15 W-second/cm² is required to completely erase an MBM'2732. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of

2537 Angstroms (Å)) with intensity of  $12000\mu W/cm^2$  for 15 to 20 minutes. The MBM2732 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM2732 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM2732, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### PROGRAMMING/ERASING INFORMATION (continued)

#### DC Characteristics

 $(T_A = 25$ °C,  $V_{CC}^{(1)} = 5V \pm 5\%$ ,  $V_{PP}^{(1,2)} = 25V \pm 1V$ ,  $V_{SS} = GND$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V <sub>IN</sub> = 5.25V/0.45V)	ILI		_	10	μΑ
V <sub>PP</sub> Supply Current During Programming Pulse (CE = V <sub>IL</sub> , OE/V <sub>PP</sub> = V <sub>PP</sub> )	Ірр	_		30	mA
V <sub>CC</sub> Supply Current	I <sub>CC2</sub>	_	_	150	mA
Input Low Level	V <sub>IL</sub>	-0.1	_	0.8	٧
Input High Level	V <sub>IH</sub>	2.0		V <sub>CC</sub> +1	٧
Output Low Voltage During Verify (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>	_	_	0.45	V
Output High Voltage During Verify (I <sub>OH</sub> = -400μA)	V <sub>ОН</sub>	2.4	. <del></del>	_	٧

Note: (1) V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.


(2)  $V_{PP}$  must not be greater than 26 volts including overshoot. Permanent device damage may occur if the device is taken out or put into socket when  $V_{PP} = 25$  volts. Also, during  $\overline{CE} = V_{IL}$ ,  $V_{PP}$  must not be switched from  $V_{IL}$  to 25 volts or vise-versa.


#### **AC Characteristics**

 $(T_A = 25^{\circ}C)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t <sub>AS</sub>	2	_	_	μS
Output Enable Setup Time	toes	2	<del>-</del>	_	μS
Data Setup Time	t <sub>DS</sub>	2	_		μS
Address Hold Time	t <sub>AH</sub>	0	— ·		μS
Output Enable Hold Time	toeh	2	_	. —	μS
Data Hold Time	t <sub>DH</sub>	2	<del>-</del>	<del>-</del>	μS
Chip Enable to Output Float Delay (OE = V <sub>IL</sub> )	t <sub>DF</sub>	0	<del></del>	120	ns
Chip Enable to Data Valid Time (CE = V <sub>IL</sub> , OE/V <sub>PP</sub> = V <sub>IL</sub> )	t <sub>DV</sub>		_	1	μS
Program Pulse Width	t <sub>PW</sub>	45	50	55	ms
Program Pulse Rise Time	t <sub>PRT</sub>	50	_		ns
V <sub>PP</sub> Recovery Time	t <sub>VR</sub>	2	_	<b>—</b>	μS

#### PROGRAMMING WAVEFORMS





Note: In PROGRAMMING WAVEFORMS No. 2, Address Hold Time tAH must be more than 2 µs.

# **FUJITS**U **MICROELECTRONICS**

# **MBM2732A MBM2732A-X**

# **UV ERASABLE 32,768-BIT** READ ONLY MEMORY

#### DESCRIPTION

The Fujitsu MBM2732A is a high speed 32.768-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially well suited for applications where rapid turn-around and/or bit pattern experimentation are important

The MBM2732A is fabricated using N-channel double polysilicon gate technology with single transistor stacked gate cells. It is organized as 4096 words by 8-bits

#### **FEATURES**

- Organized as 4096 words by 8-bits, fully decoded
- Simple programming requirements
- Single location programming
- Programs with one 50ms pulse
- Programming Voltage: MBM2732A-20/-25/-30: 21 volts MBM2732A-35/-35X: 21 or 25 volts • Fast Access Time:
- Low power requirement: MBM2732A-20/-25/-30: Active: 788mW

Standby: 184mW MBM2732A-35/-35X:

Active: 825mW Standby: 165mW

- Single +5V operation
- MBM2732A-35X: Extended temperature range of -40°C to +85°C

for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

A 24-pin dual in-line package with a transparent lid is used to package the MBM2732A. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.


- TTL compatible inputs and out-
- No clocks required, fully static operation
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion

MBM2732A-20 200 ns max. MBM2732A-25 250 ns max. MBM2732A-30 300 ns max. MBM2732A-35 350 ns max. MBM2732A-35X 350 ns max.

- Standard 24-pin DIP package
- · Pin compatible with Intel 2732A


CERDIP PACKAGE DIP-24C-C02

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MBM2732A **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

R	ating	Symbol	Value	Unit	
Temperature Under Bias		TA	-25 to +85	°C	
storage Temperature MBM2732A-20/-25/-30/-35		т	-65 to +125	°C	
Storage remperature	MBM2732A-35X	T <sub>stg</sub>	-50 to +95		
Inputs/Outputs (Except Of	V <sub>PP</sub> ) with Respect to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.6 to +7	٧	
Output Enable/Program Input with Respect to V <sub>SS</sub>		ŌĒ/V <sub>PP</sub>	-0.6 to +26	V	
V <sub>CC</sub> with Respect to V <sub>SS</sub>		V <sub>CC</sub>	-0.6 to +7	V	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### FUNCTIONS AND PIN CONNECTIONS $V_{CC}(24) = +5$ , $V_{SS}(12) = GND$

Function (Pin No.) Mode	Address Input (1 ~ 8,19,21 ~ 23)	Data I/O (9~11,13~17)	CE (18)	ŌĒ/V <sub>PP</sub> (20)	I <sub>CC</sub> Supply (24)
Read	A <sub>IN</sub>	D <sub>OUT</sub>	VIL	V <sub>IL</sub>	I <sub>CC2</sub>
Output Disable	A <sub>IN</sub>	High Z	V <sub>IL</sub>	V <sub>IH</sub>	I <sub>CC2</sub>
Stand By	Don't Care	High Z	V <sub>IH</sub>	Don't Care	I <sub>CC1</sub>
Program	A <sub>IN</sub>	D <sub>IN</sub>	V <sub>IL</sub>	V <sub>PP</sub>	I <sub>CC2</sub>
Program Verify	A <sub>IN</sub>	D <sub>OUT</sub>	VIL	VIL	I <sub>CC2</sub>
Program Inhibit	Don't Care	High Z	V <sub>iH</sub>	V <sub>PP</sub>	l <sub>CC1</sub>

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Paramet	ter	Symbol	Min	Тур	Max	Unit	Operating	Temperature	
raiaille	.ei	Symbol	141111	, yp	Wax	Oint	MBM2732A	MBM2732A-35X	
C	-20/-25/-30	,,	4.75	5.0	5.25	V			
Supply Voltage(1)	-35/-35X	Vcc	4.5	5.0	5.5	1 <b>v</b>		Į.	
Supply Voltage		V <sub>SS</sub>	_	GND	_	٧	0°C to +70°C	-40°C to +85°C	
Input High Voltage		V <sub>IH</sub>	2.0		V <sub>CC</sub> + 1	٧			
Input Low Voltage		V <sub>IL</sub>	- 0.1	_	0.8	V			

Note: (1) V<sub>CC</sub> must be applied either before or coincident with V<sub>PP</sub> and removed either after or coincident with V<sub>PP</sub>.

#### CAPACITANCE

 $(T_A = 25 \,^{\circ}C; f = 1MHz)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (Except OE/V <sub>PP</sub> , V <sub>IN</sub> = 0V)	C <sub>IN1</sub>	_	4	6	pF
OE/V <sub>PP</sub> Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN2</sub>	_	_	20	pF
Output Capacitance (V <sub>OUT</sub> = 0V)	C <sub>OUT</sub>	_	8	12	pF

#### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V <sub>IN</sub> = 5.25V)	lLi	_	_	10	μΑ
Output Leakage Current (VOUT = 5.25V)	ILO		_	10	μΑ
V <sub>CC</sub> Supply Current (Standby) - 20/-25/-30	ICC1	_	_	35	mA
V <sub>CC</sub> Supply Current (Active)	ICC2	_	_	150	mA
V <sub>CC</sub> Supply Current (Standby) -35/-35X	I <sub>CC3</sub>	_	_	30	mA
Output Low Voltage (I <sub>OL</sub> = 2.1mA)	VOL	_	_	0.45	V
Output High Voltage ( $I_{OH} = -400\mu A$ )	Voн	2.4	_	_	٧

#### **MBM2732A**

#### AC TEST CONDITIONS (Including Programming)

Input Pulse Levels:

0.8V to 2.2V

Input Rise and Fall Time:


≤ 20ns

Timing Measurement Reference Levels:

1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

Output Load:

1 TTL gate and C<sub>L</sub> = 100pF




#### **AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	MBM2732A-20		MBM2732A-25		MBM2732A-30		MBM2732A-35 MBM2732A-35X		Unit
	oybo.	Min	Max	Min	Max	Min	Max	Min	Max	
Address Access Time	tACC	_	200	_	250	_	300	_	350	ns
Chip Enable to Output Delay	tCE		200	_	250		300	_	350	ns
Output Enable to Output Delay	tOE	10	70	10	100	10	150	_	120	ns
Address to Output Hold	tон	0		0	_	0	_	0	1-,	ns
Output Enable High to Output Float	t <sub>DF</sub>	0	60	0	90	0	130	0	100	ns

#### OPERATION TIMING DIAGRAM



Note: (1)  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}} \cdot t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{ACC}}$ .

(2)  $t_{\text{DF}}$  is specified from  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ , whichever occurs first.

#### PROGRAMMING/ERASING INFORMATION

#### **Memory Cell Description**

The MBM2732A is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state the cell has a low threshold (VTH1) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (V<sub>TH0</sub>), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (VTHS), as indicated by the dotted line in Fig. 2.

#### Programming

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM2732A has all 32,768 bits in the "1", of high, state. "0's" are loaded into the MBM2732A through the procedure of programming.

For MBM2732A-20/-25/-30, the programming mode is entered when +21V is applied to the OE/Vpp pin. For MBM2732A-35/-35X, the programming mode is entered when +25V or +21V is applied to the OE/V<sub>PP</sub> pin. A 0.1μF capacitor between OE/Vpp and VSS is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels. When both the address and data

Fig. 1 — MEMORY CELL





Fig. 2 — MEMORY CELL THRESHOLD SHIFT



are stable, a 50 msec, TTL Lowlevel pulse is applied to the CE input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the  $\overline{\text{CE}}$  input is prohibited when programming.

#### Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the MBM2732A to an ultraviolet light source. A dosage of 15 W-second/cm² is required to completely erase an MBM2732A. This

dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of  $12000\mu\text{W/cm}^2$  for 15 to 20 minutes. The MBM2732A should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM2732A and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MBM2732A, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

#### MBM2732A

#### PROGRAMMING / ERASING INFORMATION (continued)

#### DC Characteristics

 $(T_A = 25 \pm 3 \, ^{\circ}\text{C}, \ V_{CC}(1) = 5 \, ^{\vee} \pm 5 \, ^{\vee}, \ V_{PP} = 21 \, ^{\vee} \pm 0.5 \, ^{\vee}, \ V_{SS} = 0 \, ^{\vee})$  (For MBM2732A-35/-35X:  $V_{PP} = 21 \, ^{\vee} \text{ or } 25 \, ^{\vee}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIN = 5.25V/0.45V)	lu	_		10	μΑ
V <sub>PP</sub> Supply Current During Programming Pulse (CE = V <sub>IL</sub> , OE/V <sub>PP</sub> = V <sub>PP</sub> )	Ірр	_		30	mA
V <sub>CC</sub> Supply Current	I <sub>CC2</sub>	_	_	150	mA
Input Low Level	V <sub>IL</sub>	-0.1	_	0.8	V
Input High Level	V <sub>IH</sub>	2.0		V <sub>CC</sub> +1	٧
Output Low Voltage During Verify (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>	_	_	0.45	٧
Output High Voltage During Verify $(I_{OH} = -400\mu A)$	Voн	2.4	_	_	٧

Note: (1) V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.


(2) V<sub>PP</sub> must not be greater than 21.5 volts (26.5 Volts for MBM2732A-35/-35X) including overshoot. Permanent device damage may occur if the device is taken out or put into socket remaining V<sub>PP</sub> = (21 volts for MBM2732A-20/-25/-30, 21 volts or 25 volts for MBM2732A-35/-35X). Also, during CE, PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from V<sub>IL</sub> to V<sub>PP</sub> volts or vise-versa.


#### **AC Characteristics**

 $(T_A = 25 \pm 3 \,^{\circ}\text{C}, \ V_{CC}(1) = 5V \ \pm 5 \,^{\circ}, \ V_{PP} = 21V \ \pm 0.5V)$  (21V  $\pm 0.5V$  or 25V  $\pm 0.5V$  for MBM2732A-35/-35X)

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	t <sub>AS</sub>	2	_	_	μS
Output Enable Setup Time	toes	2	<u> </u>	_	μS
Data Setup Time	t <sub>DS</sub>	2	_	_	μS
Address Hold Time	t <sub>AH</sub>	0	_	_	μS
Output Enable Hold Time	toeh	2	-		μS
Data Hold Time	t <sub>DH</sub>	2	_	_	μS
Chip Enable to Output Float Delay (OE = V <sub>IL</sub> )	tDF	0	_	130	ns
Chip Enable to Data Valid Time (CE = V <sub>IL</sub> , OE/V <sub>PP</sub> = V <sub>IL</sub> )	t <sub>DV</sub>	_	_	1	μS
Program Pulse Width	tpW	45	50	55	ms
Program Pulse Rise Time	t <sub>PRT</sub>	50	_	_	ns
V <sub>PP</sub> Recovery Time	t <sub>VR</sub>	2	_	_	μS

#### PROGRAMMING WAVEFORMS





**Note:** In PROGRAMMING WAVEFORMS No. 2, Address Hold Time  $t_{AH}$  must be more than 2  $\mu$ s.

# FUJITSU MICROELECTRONICS

# CMOS 32,768-BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

# MBM27C32-25 MBM27C32-30

# ADVANCE INFORMATION

#### DESCRIPTION

The Fujitsu MBM27C32 is a high speed 32,768-bit static Complementary MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially suited for applications where the extremely low power consumption of CMOS is essential.

A 24-pin dual in-line package with a transparent lid is used to package the MBM27C32. The transparent lid allows the user to expose the device to ultraviolet light

#### FEATURES

- CMOS Power Consumption: 500μW max. (Standby) 40mW/MHz (Active)
- Organized as 4096 words by 8-bits, fully decoded
- Utilizes the same simple programming requirements as MBM2732 A
- Single location programming
- Programming pulse may be reduced to 25 ns to cut programming time in half
- No clock required, fully static operation

in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can be programmed into the memory.


The MBM27C32 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 4096 words by 8-bits for use in sirroprocessor applications. Single +5V operation greatly facilitates its use in systems.

- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Output Enable (OE) pin simplifies memory expansion
- Fast Access Time: MBM27C32-25 250 ns max. MBM27C32-30 300 ns max.
- Single +5V operation
- Jedec standard 24-pin DIP package
- Pin and function compatible with 2732A-type devices



CERDIP PACKAGE DIP-24C-C02

#### PIN ASSIGNMENT



THIS IS PRELIMINARY INFORMATION FOR A NEW PRODUCT TO BE INTRODUCED DURING 1982. THIS IS NOT A FINAL SPECIFICATION. PARAMETRIC LIMITS ARE SUBJECT TO CHANGE. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## **FUJITSU**

### **MICROELECTRONICS**

# NMOS 65,536-BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

MBM2764-20 MBM2764-25 MBM2764-30 MBM2764-30X

#### DESCRIPTION

The Fujitsu MBM2764 is a highspeed 65,536-bit static N-channel MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially suited for applications where rapid turn-around and/or bit pattern experimentation are important.

A 28-pin dual in-line package with a transparent lid is used to package the MBM2764. The transparent lid allows the user to expose the device to ultraviolet light

**FEATURES** 

- Organized as 8,192 words by 8-bits, fully decoded
- Fast Access Time:

   MBM2764-20
   200 ns
   MBM2764-25
   250 ns
   MBM2764-30
   300 ns

   MBM2764-30X
   300 ns
- Simple programming requirements
- Single location programming
- Programs with one 50 mS pulse
- Low power requirement: 788mW active 184mW standby

in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can then be written into the memory.


The MBM2764 is fabricated using N-channel double polysilicon gate technology with single transistor stacked gate cells. It is organized as 8,192 words by 8 bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.

- Extended temperature range: MBM2764-30X: -40°C to +85°C
- No clocks required, Fully static operation
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Output Enable (OE) pin for simplified memory expansion
- Single +5V Operation
- Standard 28-pin DIP package
- Pin compatible with Intel 2764




CERDIP PACKAGE DIP-28C-C01

#### PIN ASSIGNMENT



This device contains circuitry 'o protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MBM2764 BLOCK DIAGRAM



#### MBM2764

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parame	eter	Symbol	Value	Unit	
Tama anatona Haday Dias	MBM2764-20/-25/30	-	-25 to +85	100	
Temperature Under Bias	MBM2764-30X	TA	A -50 to +95	- °C	
Storage Temperature		T <sub>stg</sub>	-65 to +125	°C	
Inputs/Outputs with Respect to	V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.6 to +7	V	
V <sub>CC</sub> with Respect to V <sub>SS</sub>		V <sub>CC</sub>	-0.6 to +7	V	
V <sub>PP</sub> with Respect to V <sub>SS</sub>		V <sub>PP</sub>	-0.6 to +26.5	V	

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

#### FUNCTIONS AND PIN CONNECTIONS $V_{CC}$ (28) = +5, $V_{SS}$ (14) = GND

Function (Pin No.)		Data I/O (11 ~ 13,15 ~ 19)	CE (20)	ŌĒ (22)	PGM <sup>1</sup> (27)	I <sub>CC</sub> Supply (28)	V <sub>PP</sub> (1)
Read	A <sub>IN</sub>	D <sub>OUT</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	I <sub>CC2</sub>	V <sub>CC</sub>
Output Disable	٨	High Z	, , , , , , , , , , , , , , , , , , ,	V <sub>IH</sub>	Don't Care	I <sub>CC2</sub>	
Output Disable	AIN	nigii Z	VIL	Don't Care	V <sub>IL</sub>		Vcc
Stand By	Don't Care	High Z	V <sub>IH</sub>	Don't Care	Don't Care	I <sub>CC1</sub>	Vcc
Program	A <sub>IN</sub>	D <sub>IN</sub>	VIL	Don't Care	V <sub>IL</sub>	I <sub>CC2</sub>	V <sub>PP</sub>
Program Verify	A <sub>IN</sub>	D <sub>OUT</sub>	VIL	V <sub>IL</sub>	V <sub>IH</sub>	I <sub>CC2</sub>	V <sub>PP</sub>
Program Inhibit	Don't Care	High Z	V <sub>IH</sub>	Don't Care	Don't Care	I <sub>CC1</sub>	V <sub>PP</sub>

**Note:** 1.  $\overline{PGM}$  works as if  $\overline{OE}$  (output enable) during reading operation. ( $V_{PP} = V_{CC}$ ).

#### CAPACITANCE

 $(T_A = 25 \,{}^{\circ}\text{C}, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN</sub>	4	6	pF
Ouput Capacitance (V <sub>OUT</sub> = 0V)	C <sub>OUT</sub>	8	12	pF

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to  $V_{SS} = GND$ )

Parameter	Symbol	Min	Tren	Max	Unit	Operating Temperature		
Faranieter	Symbol	MIII	Тур	IVIAX	Unit	MBM2764-20/-25/-30	MBM2764-30X	
Supply Voltage(2)	V <sub>CC</sub>	4.75	5.0	5.25	V			
Supply Voltage	V <sub>PP</sub>	V <sub>CC</sub> - 0.6		V <sub>CC</sub> + 0.6	V	0°C to +70°C	4000 +0500	
Supply Voltage	V <sub>SS</sub>	_	GND	_	V		-40°C to +85°C	
Input High Voltage	VIH	2.0	_	V <sub>CC</sub> +1	V			
Input Low Voltage	V <sub>IL</sub>	- 0.1		0.8	V		1	

# DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions	Symbol	Min	Max	Unit
Input Load Current	V <sub>IN</sub> = 5.25V	ILI	_	10	μΑ
Output Leakage Current	V <sub>OUT</sub> = 5.25V	ILO	_	10	μΑ
V <sub>PP</sub> Supply Current	$V_{PP} = V_{CC} \pm 0.6V$	IPP	_	15	mA
V <sub>CC</sub> Standby Current	CE = V <sub>IH</sub>	I <sub>CC1</sub>	_	35	mA
V <sub>CC</sub> Supply Current (Active)	CE = V <sub>IL</sub>	I <sub>CC2</sub>	_	150	mA
Input Low Voltage	_	VIL	- 0.1	+0.8	V
Input High Voltage	_	V <sub>IH</sub>	2.0	V <sub>CC</sub> +1	V
Output Low Voltage	I <sub>OL</sub> = 2.1mA	V <sub>OL</sub>	_	0.45	V
Output High Voltage	$I_{OH} = -400\mu A$	V <sub>OH</sub>	2.4	_	V

# **AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	МВМ2	764-20	МВМ2	764-25	MBM27	764-30 ′64-30X	Unit	Test Conditions
i diamotoi	Oymbor	Min	Max	Min	Max	Min	Max	0	Tool Contains
Address to Output Delay	tACC	_	200	_	250	_	300	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to Output Delay	tCE	-	200	_	250	_	300	ns	CE = V <sub>IL</sub>
OE to Output Delay	toE	10	70	10	100	10	150	ns	CE = V <sub>IL</sub>
Output Enable High to Output Float	t <sub>DF</sub>	0	60	0	90	0	130	ns	CE = V <sub>IL</sub>
Address to Output Hold	tон	0	_	0	_	0	_	ns	CE = OE = V <sub>IL</sub>

# **AC TEST CONDITIONS**

Input Pulse levels:

Input Rise and Fall Time:


Timing Measurement Reference Levels:

0.8V to 2.2V ≤ 20nsec


1.0V and 2.0V for inputs 0.8V and 2.0V for outputs

1 TTL gate and C<sub>L</sub> = 100 pF

# Output Load:



# OPERATION TIMING DIAGRAM





**Notes:** 3.  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{ACC}$ .


4.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.


# **MBM2764**


# TYPICAL CHARACTERISTICS CURVES



















# TYPICAL CHARACTERISTICS CURVES (Continued)














#### **MBM2764**

# PROGRAMMING/ERASING INFORMATION MEMORY CELL DESCRIPTION

The MBM2764 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state, the cell has a low threshold (V<sub>TH1</sub>) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (VTHO), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V<sub>THS</sub>), as indicated by the dotted line in Fig. 2.

#### **PROGRAMMING**

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM2764 has all 65536 bits in the "1" or high state. "0's" are loaded into the MBM2764 through the procedure of programming.

The programming mode is entered when +21V is applied to the  $V_{PP}$  pin and  $\overline{CE}$  and  $\overline{PGM}$  are both at  $V_{IL}$ . During programming,  $\overline{CE}$  is kept at  $V_{IL}$ . A  $0.1\mu F$  capacitor between  $V_{PP}$  and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. Eight bit patterns are placed on the respective output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, 50 msec, TTL low level pulse is applied to the  $\overline{PGM}$  input to accomplish the programming.

The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is

Fig. 1 — MEMORY CELL





Fig. 2 — MEMORY CELL THRESHOLD SHIFT



necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

#### **ERASURE**

In order to clear all locations of their programmed contents, it is necessary to expose the MBM2764 to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase an MBM2764. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å) with intensity of 12,000 µW/cm² for 15 to 20 minutes.

The MBM2764 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM2764 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM2764 and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

# PROGRAMMING/ERASING INFORMATION (Continued)

# DC CHARACTERISTICS

 $(T_A = 25 \pm 3$  °C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{PP} = 21V \pm 0.5V)$ 


Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Leakage Current	ILI	_	10	μΑ	V <sub>IN</sub> = 0.45V-5.25V
Output Low Voltage	V <sub>OL</sub>	_	0.45	٧	I <sub>OL</sub> = 2.1 mA
Output High Voltage	V <sub>OH</sub>	2.4	_	٧	$I_{OH} = -400\mu A$
V <sub>CC</sub> Supply Current	I <sub>CC2</sub>	_	150	mA	_
Input Low Voltage	V <sub>IL</sub>	-0.1	0.8	٧	_
Input High Voltage	V <sub>IH</sub>	2.0	V <sub>CC</sub> +1	٧	_
V <sub>PP</sub> Supply Current	Ірр		30	mA	CE = PGM = V <sub>IL</sub>

# **AC CHARACTERISTICS**

 $(T_A = 25 \pm 3 \,^{\circ}\text{C}, V_{CC} = 5V \pm 5\%, V_{PP} = 21V \pm 0.5V)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	tas	2	_	_	μS
CE Setup Time	tces	2	_		μS
Data Setup Time	t <sub>DS</sub>	2	_		μS
Address Hold Time	t <sub>AH</sub>	0	-		μS
Data Hold Time	t <sub>DH</sub>	2	_	_	μS
Chip Enable to Output Float Delay	t <sub>DF</sub>	_		130	ns
V <sub>PP</sub> Setup Time	tvs	2	_	_	μS
PGM Pulse Width	tpW	45	50	55	ms
OE Setup Time	toes	2			μS
Data Valid from ŌĒ	toE	_	_	150	ns

# PROGRAMMING WAVEFORM



# FUJITSU MICROELECTRONICS

# CMOS 65,536-BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

# MBM27C64-25 MBM27C64-30

PRELIMINARY

Note: This is not a final specification. Some parametric limits are subject to change.

#### DESCRIPTION

The Fujitsu MBM27C64 is a high speed 65,536-bit static Complementary MOS erasable and electrically reprogrammable read only memory (EPROM). It is especially suited for applications where the extremely low power consumption of CMOS is essential. The device dissipates only 40 mW/MHz when active, typically  $5\mu$ W when in standby, yet it provides the same high performance as the NMOS MBM2764-type devices.

A 28-pin dual in-line package with a transparent lid is used to pack-

age the MBM27C64. The transparent lid allows the user to expose the device to ultraviolet light in order to erase the memory bit pattern previously programmed. At the completion of erasure, a new pattern can be programmed into the memory.

The MBM27C64 is fabricated using CMOS double polysilicon gate technology with single transistor stacked gate cells. It is organized as 8192 words by 8-bits for use in microprocessor applications. Single +5V operation greatly facilitates its use in systems.




CERDIP PACKAGE DIP-28C-C01 ALSO AVAILABLE IN 32-PAD CERAMIC LEADLESS CHIP CARRIER LCC-32C-A01


#### **FEATURES**

- CMOS Power Consumption: 500μW max. (Standby) 5μW typ. (Standby) 40mW/MHz (Active)
- Organized as 8192 words by 8-bits, fully decoded
   Utilizes the same simple.
- Utilizes the same simple programming requirements as MBM2764
- Single location programming
- Programming pulse may be reduced to 25 ns to cut programming time in half
- No clock required, fully static operation


- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- Output Enable (OE) pin simplifies memory expansion
- Fast Access Time: MBM27C64-25 250 ns max. MBM27C64-30 300 ns max.
- Single +5V operation
- Jedec standard 28-pin DIP package
- Pin and function compatible with 2764-type devices

# PIN ASSIGNMENTS





# MBM27C64 BLOCK DIAGRAM



# PRELIMINARY

Note: This is not a final specification.

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Parameter	Symbol	Value	Unit
Temperature Under Bias	TA	-25 to +85	°C
Storage Temperature	T <sub>sta</sub>	-65 to +125	°C
Inputs/Outputs with Respect to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.6 to +7	V
V <sub>CC</sub> with Respect to V <sub>SS</sub>	V <sub>CC</sub>	-0.6 to +7	V
V <sub>PP</sub> with Respect to V <sub>SS</sub>	V <sub>PP</sub>	-0.6 to +22	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# FUNCTIONS AND PIN CONNECTIONS ( $V_{CC}(28) = +5$ , $V_{SS}(14) = GND$ )

Function (Pin No.) Mode	Address Input (2 ~ 10,21,23 ~ 25)	Data I/O (11 ~ 13,15 ~ 19)	CE (20)	ŌE (22)	PGM (27)	I <sub>CC</sub> Supply (28)	V <sub>PP</sub> (1)
Read	AIN	D <sub>OUT</sub>	VIL	V <sub>IL</sub>	VIH	I <sub>CC1</sub>	Vcc
Output Disable	Δ	High Z	V	V <sub>IH</sub>	Don't Care	l	V
Output Disable	AIN	nigii Z	VIL	Don't Care	V <sub>IL</sub>	ICC1	Vcc
Stand By	Don't Care	High Z	V <sub>IH</sub>	Don't Care	Don't Care	I <sub>SB1</sub>	Vcc
Program	A <sub>IN</sub>	D <sub>IN</sub>	V <sub>IL</sub>	Don't Care	V <sub>IL</sub>	I <sub>CC1</sub>	V <sub>PP</sub>
Program Verify	A <sub>IN</sub>	D <sub>OUT</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	I <sub>CC1</sub>	V <sub>PP</sub>
Program Inhibit	Don't Care	High Z	VIH	Don't Care	Don't Care	I <sub>SB1</sub>	V <sub>PP</sub>

#### **CAPACITANCE**

 $(T_A = 25 \,^{\circ}C, f = 1 \, MHz)$ 

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (V <sub>IN</sub> = 0V)	C <sub>IN</sub>	4	6	pF
Output Capacitance (V <sub>OUT</sub> = 0V)	C <sub>OUT</sub>	8	12	pF

#### RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub> = GND)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage <sup>1</sup>	V <sub>CC</sub>	4.75	5.0	5.25	V	
Supply Voltage	V <sub>PP</sub>	V <sub>CC</sub> -0.6	_	V <sub>CC</sub> +0.6	٧	0°C to +70°C
Supply Voltage	V <sub>SS</sub>	_	GND	<del>-</del>	V	7 0010 +700
Input High Voltage	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> +0.3	V	
Input Low Voltage	V <sub>IL</sub>	-0.1	_	0.8	V	

Note: 1. V<sub>CC</sub> must be applied either before or coincident with V<sub>PP</sub> and removed either after or coincident with V<sub>PP</sub>.

#### MBM27C64-25/MBM27C64-30

# PRELIMINARY

Note: This is not a final specification. Some parametric limits are subject to change

# DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit
Input Load Current (V <sub>IN</sub> = 5.25V)	ILI	_	_	10	μΑ
Output Leakage Current (V <sub>OUT</sub> = 5.25V)	ILO	_	_	10	μΑ
V <sub>PP</sub> Supply Current	I <sub>PP1</sub>	_	1	100	μΑ
V <sub>CC</sub> Standby Current (CE = V <sub>IH</sub> )	I <sub>SB1</sub>	_	_	1	mA
V <sub>CC</sub> Standby Current (CE = V <sub>CC</sub> -0.3V to V <sub>CC</sub> + 0.3V, I <sub>OUT</sub> = 0mA)	I <sub>SB2</sub>	_	1	100	μΑ
V <sub>CC</sub> Active Current (CE = V <sub>IL</sub> )	I <sub>CC1</sub>	_	_	30	mA
V <sub>CC</sub> Operation Current (f = 4MHz, I <sub>OUT</sub> = 0mA)	I <sub>CC2</sub>	_	_	30	mA
Output Low Voltage (I <sub>OL</sub> = 2.1mA)	V <sub>OL</sub>	_	_	0.45	V
Output High Voltage ( $I_{OH} = -400\mu A$ )	V <sub>OH</sub>	2.4	_	_	V

# **AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter	Cumbal	МІ	BM27C64	-25	МЕ	3M27C64	-30	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	
Address Access Time (CE = OE = V <sub>IL</sub> , PGM = V <sub>IH</sub> )	tACC	_		250	_	_	300	ns
$\overline{CE}$ to Output Delay ( $\overline{OE} = V_{IL}$ , $\overline{PGM} = V_{IH}$ )	tCE	_	_	250	_	_	300	ns
OE to Output Delay (CE = V <sub>IL</sub> , PGM = V <sub>IH</sub> )	toE	10	_	100	10	_	150	ns
PGM to Output Delay (CE = OE = V <sub>IL</sub> )	tpGM	10	_	100	10		150	ns
Output Enable High to Output Float (See Note)	t <sub>DF</sub>	0	_	90	0	_	130	ns
Address to Output Hold	tон	0	_		0		_	ns

Note: t<sub>DE</sub> is specified from  $\overline{CE}$ ,  $\overline{OE}$ , or  $\overline{PGM}$ , whichever occurs first.

# **AC TEST CONDITIONS**

Input Pulse levels:

Input Rise and Fall Time:


Timing Measurement Reference Levels:

0.8V to 2.2V ≤ 20nsec


1.0V and 2.0V for inputs

0.8V and 2.0V for outputs 1 TTL gate and  $C_L = 100 \text{ pF}$ 

# Output Load:



# OPERATION TIMING DIAGRAM




Notes: 1.  $\overline{\text{OE}}$  may be delayed up to  $t_{ACC}-t_{OE}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{ACC}$ .


# PRELIMINARY


Note: This is not a final specification. Some presentic limits are subject to change


#### MBM27C64-25/MBM27C64-30


# TYPICAL CHARACTERISTICS CURVES
















#### MBM27C64-25/MBM27C64-30


#### PRELIMINARY


iote: This is not a final specification. Fome parametric limits are subject to chappe.


# TYPICAL CHARACTERISTICS CURVES (Continued)














# PRELIMINARY

Note: This is not a final specification.

Some rarametric limits are subject to change.

#### PROGRAMMING / ERASING INFORMATION

#### MEMORY CELL DESCRIPTION

The MBM27C64 is fabricated using a single-transistor stacked gate cell construction, implemented via double-layer polysilicon technology. The individual cells consist of a bottom floating gate and a top select gate (see Fig. 1). The top gate is connected to the row decoder, while the floating gate is used for charge storage. The cell is programmed by the injection of high energy electrons through the oxide and onto the floating gate. The presence of the charge on the floating gate causes a shift in the cell threshold (refer to Fig. 2). In the initial state, the cell has a low threshold (V<sub>TH1</sub>) which will enable the transistor to be turned on when the cell is selected (via the top select gate). Programming shifts the threshold to a higher level (VTHO), thus preventing the cell transistor from turning on when selected. The status of the cell (i.e., whether programmed or not) can be determined by examining its state at the sense threshold (V<sub>THS</sub>), as indicated by the dotted line in Fig. 2.

#### **PROGRAMMING**

Upon delivery from Fujitsu, or after each erasure (see Erasure section), the MBM27C64 has all 65,536 bits in the "1" or high state. "0's" are loaded into the MBM27C64 through the procedure of programming.

The programming mode is entered when +21V is applied to the VPP pin and CE and PGM are both at VIL. During programming, CE is kept at VIL. A 0.1μF capacitor between Vpp and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. Eight bit patterns are placed on the respective output pins. The voltage levels should be standard TTL levels. When both the address and data are stable, 50 msec, TTL low level pulse is applied to the PGM input to accomplish the programming.

Fig. 1 — MEMORY CELL





Fig. 2 — MEMORY CELL THRESHOLD SHIFT



The procedure can be done manually, address by address, randomly, or automatically via the proper circuitry. All that is required is that one 50 msec program pulse be applied at each address to be programmed. It is necessary that this program pulse width not exceed 55 msec. Therefore, applying a DC level to the PGM input is prohibited when programming.

#### **ERASURE**

In order to clear all locations of their programmed contents, it is necessary to expose the MBM27C64 to an ultraviolet light source. A dosage of 15W-seconds/cm² is required to completely erase an MBM27C64. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537

Angstroms (Å) with intensity of 12,000µW/cm²) for 15 to 20 minutes. The MBM27C64 should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MBM27C64 and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the MBM27C64 and such exposure should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### MBM27C64-25/MBM27C64-30

# PRELIMINARY

Note: This is not a final specification. Some parametric limits are subject to change.

# PROGRAMMING/ERASING INFORMATION (Continued)

#### DC CHARACTERISTICS

 $(T_A = 25 \pm 3 \,^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 21V \pm 0.5V)$ 

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Leakage Current	lu	_	10	μΑ	V <sub>IN</sub> = 0.45V-5.25V
Output Low Voltage During Verify	V <sub>OL</sub>		0.45	٧	I <sub>OL</sub> = 2.1 mA
Output High Voltage During Verify	Voн	2.4	_	٧	$I_{OH} = -400\mu A$
V <sub>CC</sub> Supply Current	I <sub>CC1</sub>	_	30	mA	_
Input Low Voltage	V <sub>IL</sub>	-0.1	0.8	٧	_
Input High Voltage	V <sub>IH</sub>	2.0	V <sub>CC</sub> +0.3	٧	_
V <sub>PP</sub> Supply Current During Progamming Pulse	IPP2	_	30	mA	CE = PGM = V <sub>IL</sub>

Note: 1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.


Vpp must not be greater than 21.5 volts including overshoot. Permanent device damage may occur if the device is taken out or
put into socket remaining Vpp = 21 volts. Also, during CE = PGM = V<sub>IL</sub>, Vpp must not be switched from 5 volts to 21 volts or
vise-versa.

#### **AC CHARACTERISTICS**


 $(T_A = 25 \pm 3 \,^{\circ}C, V_{CC} = 5V \pm 5\%, V_{PP} = 21V \pm 0.5V)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Address Setup Time	tas	2		_	μS
CE Setup Time	tCES	2		_	μS
Data Setup Time	t <sub>DS</sub>	2	_	_	μS
Address Hold Time	t <sub>AH</sub>	0	_	_	μS
Data Hold Time	tDH	2	_	_	μS
Chip Enable to Output Float Delay	t <sub>DF</sub>	0	_	130	ns
V <sub>PP</sub> Setup Time	t <sub>VS</sub>	2	_		μS
PGM Pulse Width	t <sub>PW</sub>	25	50	55	ms
OE Setup Time	toes	2	_	-	μS
Data Valid from OE	t <sub>OE</sub>	T -		150	ns

#### PROGRAMMING WAVEFORM



# **BIPOLAR RAMS**



# QUICK GUIDE TO PRODUCTS IN THIS SECTION

Device	Technology	Organization	Access Time (max)	Power Supply Volts	Power Dissipation	Package	Page
MB7072E MBM10415AH MBM10422A-7 MBM10470A-20 MBM10474A-15 MBM10474A-15 MBM100422 MBM100422 MBM100422A-7 MBM100470 MBM100474-15	ECL	256 x 4 1K x 1 256 x 4 256 x 4 4K x 1 1K x 4 16K x 1 64 x 9 256 x 4 256 x 4 4K x 1 1K x 4	12nS 20nS 10nS 7nS 20nS 25nS 15nS 20nS 45nS 10nS 7nS 20nS 15nS	-5.2 -5.2 -5.2 -5.2 -5.2 -5.2 -5.2 +5 -4.5 -4.5 -4.5	1040mW 780mW 1040mW 1040mW 1040mW 1040mW 700mW 1000mW 900mW 900mW 900mW 900mW	22-pin 16-pin 24-pin 24-pin 24-pin 24-pin 20-pin 28-pin 24-pin 24-pin 24-pin 24-pin 24-pin	5-2 5-7 5-12 5-17 5-18 5-23 5-28 5-29 5-30 5-34 5-39 5-40 5-45

# FUJITSU MICROELECTRONICS ECL 256 X 4-BIT BIPOLAR RANDOM ACCESS MEMORY

#### DESCRIPTION


The Fujitsu MB7072 is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The MB7072 offers extremely small cell and chip sizes, realized through the use of Fujitsu's patented DOPOS (Doped Polysili-

#### FEATURES

- Organized as 256 words by 4-bits
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry standard 10K-series ECL families


con), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production. Operation for the MB7072 is specified over a temperature range of 0 °C to 75 °C (ambient).

- Address Access Time: MB7072E 12ns Max.
- DOPOS and IOP Processing
- Two block select pins for flexibility in organization



CERAMIC PACKAGE DIP-22C-F01

# Fig. 1-MB7072E BLOCK DIAGRAM



#### TRUTH TABLE


	INPUT			
BS	WE	DI	OUTPUT	MODE
н	Х	Х	L	DISABLE
L	L	Н	L	WRITE "H"
L	L	L	L	WRITE "L"
L	Н	Х	DO	READ

H = HIGH VOLTAGE LEVEL

L = LOW VOLTAGE LEVEL

X = DON'T CARE

# PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

# **ABSOLUTE MAXIMUM RATINGS** (see Note)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin (V <sub>CC</sub> )	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-25 to +125	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in operational sections of this data sheet.

#### **GUARANTEED OPERATING RANGES**

Port Number	Supply Voltage (V <sub>EE</sub> )  Part Number  Am		Ambient Temperature	
Part Number	Min	Тур	Max	Ambient remperature
MB7072 E	-5.46V	-5.2V	-4.94V	0°C to 75°C

#### CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
*Input Pin Capacitance	C <sub>IN</sub>	_		8	pF
Output Pin Capacitance	C <sub>OUT</sub>	_	_	8	pF

<sup>\*</sup>BS Capacitance = 12pF (max)

# DC CHARACTERISTICS

 $(V_{CC} = V_{CCO} = 0V, V_{EE} = -5.2V, Output Load = 50\Omega to -2.0V, with transverse airflow <math>\geq 2.5$  m/s, unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	TA
		-1000		-840		0℃
Output High Voltage	V <sub>OH</sub>	-960	_	-810	mV	25°C
$(V_{IN} = V_{IHmax} \text{ or } V_{ILmin})$		-900	_	-720		75°C
		-1870		- 1665		0°C
Output Low Voltage	V <sub>OL</sub>	-1850	_	- 1650	mV	25 °C
$(V_{IN} = V_{INmax} \text{ or } V_{ILmin})$		-1830		-1625		75°C
		-1020	_			0°C
Output High Voltage	Vohc	-980	_	_	mV	25°C
$(V_{IN} = V_{IHmin} \text{ or } V_{ILmax})$	<u> </u>	-920	_		-	75°C
		. —	_	- 1645		0℃
Output Low Voltage	Volc		_	-1630	mV	25°C
(VIN = VIHmin or VILmax		-		-1605		75°C
		-1145	_	-840		0,€
Input High Voltage (Guaranteed Input	V <sub>IH</sub>	1105	<b>—</b>	-810	mV	25°C
Voltage High for All Inputs)		-1045		-720		75°C
		-1870	_	-1490		0°C
Input Low Voltage (Guaranteed Input	V <sub>IL</sub>	- 1850		-1475	mV	25°C
Voltage Low for All Inputs)		-1830	_	-1450		75°C
*Input High Current (VIN = VIHmax)	ίн	, –	_	220	μΑ	0° to 75°C
**Input Low Current (VIN = VILmin)	Ι <sub>Ι</sub> L	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Output Open)	I <sub>EE</sub>	-200		_	mA	0° to 75°C

<sup>\*</sup>BS Input High Current = 300µA (max)


<sup>\*\*</sup>BS Input Low Current = 240µA (max)

# MB7072E

# **AC CHARACTERISTICS**

 $(V_{CC} = V_{CCO} = 0V, V_{EE} = -5.2V \pm 5\%, T_A = 0$ ° to +75°C with transverse airflow  $\geq 2.5$  m/s, Output Load =  $50\Omega$  to -2V and 15 pF to GND, unless otherwise noted.)


Fig. 2 — AC TEST CONDITIONS



# READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	_	_	12	ns
Block Select Access Time	t <sub>AB</sub>	_	3.0	5.0	ns
Block Select Recovery Time	t <sub>RB</sub>	_	3.0	5.0	ns


# READ CYCLE



# WRITE CYCLE

_					
Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	9.0	5.5	_	ns
Write Recovery Time	twR	_	6.0	9.0	ns
Write Disable Time	tws	_	3.0	5.0	ns
Address Set Up Time	tsA	3.0	_	_	ns
Block Select Set Up Time	tsB	2.0	_	_	ns
Data Set Up Time	t <sub>SD</sub>	2.0	_		ns
Address Hold Time	tHA	2.0	_	_	ns
Block Select Hold Time	tнв	2.0		_	ns
Data Hold Time	tHD	2.0	_	_	ns

# WRITE CYCLE



# RISE TIME AND FALL TIME

Parameter	Symbol	Min	Тур	Max	Unit	
Ouput Rise Time	t <sub>r</sub>	_	3.0	_	ns	
Output Fall Time	t <sub>f</sub>	_	3.0	-	ns	

# **MB7072E**

# APPLICATION INFORMATION

The Fujitsu MB7072E is a fully decoded 256 word by 4-bits ECL memory. High speed makes them ideally suited to mainframe applications, including cache and microprogram control. Figure 3 il-

lustrates one application; a 4K word x 8-bit memory. As with all ECL memory systems, extreme care must be taken in PC board layout and bussing to minimize reflections and crosstalk.

-COLUMN 3 DI<sub>0</sub> DI6 DO<sub>6</sub> DI<sub>7</sub> DO<sub>7</sub> DO<sub>0</sub> DI<sub>1</sub> DO<sub>1</sub> **50**Ω -2V ROW 0 50Ω COLUMN 0 COLUMN 1 COLUMN 2 COLUMN 3 TO ADDRESS ROW 1 50 $\Omega$ -2V INPUTS OF MB7072 IN SAME COLUMN 50Ω ROW 2  $\Omega$ 02 -w-o ROW 3 **50**Ω } } 50Ω  $\Omega$ 02 -2V ROW 4  $\Omega$ 00 COLUMN 0 COLUMN 1 **COLUMN 2** ROW 5 **COLUMN 3**  $\Omega$ 03 **50**Ω \$ TO WE INPUT OF MB7072 IN SAME COLUMN ROW 6 50Ω ROW 7 **50**Ω 👯  $\Re \delta \Omega$ }}50Ω

Fig. 3 — 4K WORD X 8-BIT MEMORY SYSTEM

# FUJITSU MICROELECTRONICS

# ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY


#### DESCRIPTION

The Fujitsu MBM10415AH is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. It is organized as 1024 words by one bit, and features on-chip voltage compensation for improved noise margin.

The MBM10415AH offers extremely small cell and chip sizes, realized through the use of Fuiltsu's patented DOPOS

(Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM10415AH is specified over a temperature range of from 0 °C 75 °C (ambient). It also features frit-sealed 16-pin dual in-line packaging, and is fully compatible with industry-standard 10K-series ECL families.




CERAMIC PACKAGE DIP-16C-F01

#### **FEATURES**

- 1024 words x 1-bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 10K-series ECL families
- Address access time:
   MBM10415AH: 20 ns Max.
- Chip select access time:
   MBM10415AH: 8 ns Max.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.5mW/bit
- DOPOS and IOP processing
- Pin compatible with F10415 and MCM10146

# MBM10415 AH A7 A<sub>9</sub> A<sub>5</sub> A<sub>6</sub> **BLOCK DIAGRAM** Y-ADDRESS DECODER An o 32 x 32 ADDRESS DECODER MEMORY CELL ARRAY A<sub>2</sub> ↔ A<sub>3</sub> 0-CS o CONTROL SENSE AMP OUTPUT BUFFER LOGIC D<sub>IN</sub> O DOUT

#### PIN ASSIGNMENT



\*VCC grounded

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

#### TRUTH TABLE

	INPUT			
ĊŠ	WE	DIN	OUTPUT	MODE
н	X	Х	L	DISABLED
L	L	L	L ,	WRITE"L"
L	L	Н	L	WRITE"H"
L	Н	X	D <sub>OUT</sub>	READ

H = HIGH VOLTAGE LEVEL

L = LOW VOLTAGE LEVEL X = DON'T CARE

# MBM10415AH

# **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin (V <sub>CC</sub> )	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### GUARANTEED OPERATING CONDITIONS

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V <sub>EE</sub>	- 5.46	- 5.2	- 4.94	٧	0°C to +75°C

# **CAPACITANCE**

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	CIN	_	4	5	pF
Output Pin Capacitance	C <sub>OUT</sub>		7	8	pF

#### DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -5.2V, Output load = 50\Omega to -2.0V and Airflow \ge 2.5 m/s unless otherwise noted.)$ 


Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>OH</sub>	- 1000 - 960 - 900		- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>OL</sub>	- 1870 - 1850 - 1830	_	- 1665 - 1650 - 1625	mV	0°C 25°C 75°C
Output High Voltage $(V_{IN} = V_{IH \ min.} \ or \ V_{IL \ max.})$	V <sub>OHC</sub>	- 1020 - 980 - 920	_		mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.)</sub>	V <sub>OLC</sub>	_	_	- 1645 - 1630 - 1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	- 1145 - 1105 - 1045	-	- 840 - 810 - 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	- 1870 - 1850 - 1830	_	- 1490 - 1475 - 1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH max.)</sub>	I <sub>IH</sub>	_	_	220	μА	0° to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL min.)</sub>	I <sub>IL</sub>	- 50	_	_	μА	0° to 75°C
CS Input Low Current (VIN = VIL min.)	I <sub>IL</sub>	0.5		170	μА	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I <sub>EE</sub>	-125 -150		_	mA	75°C 0°C


#### MBM10415AH

# **AC CHARACTERISTICS**

(Full Guaranteed Operating Ranges, Output Load =  $50\Omega$  to -2.0V and 30pf to GND and Airflow  $\geq 2.5$  m/s unless otherwise noted.)

# **AC TEST CONDITIONS**







NOTE: All timing measurements referenced to 50% input levels.

# READ CYCLE

		MBM10		
Parameter	Symbol	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	13	20	ns
Chip Select Access Time	tAC	5	8	ns
Chip Select Recovery Time	t <sub>RB</sub>	5	8	ns

#### READ CYCLE






# MBM10415AH

# WRITE CYCLE


Parameter	Sumb at	MBM10415AH			
	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	14	9	_	ns
Write Disable Time	tws		5	10	ns
Write Recovery Time	twR	_	5	10	ns
Address Set Up Time	tsa	5	3	_	ns
Chip Select Set Up Time	tsc	4	0		ns
Data Set Up Time	t <sub>SD</sub>	4	0		ns
Address Hold Time	t <sub>HA</sub>	3	0		ns
Chip Select Hold Time	tHC	4	0		ns
Data Hold Time	tHD	4	0		ns

# WRITE CYCLE



# RISE TIME AND FALL TIME

		N	MBM10415AH			
Parameter	Symbol	Min	Тур	Max	Unit	
Output Rise Time	t <sub>r</sub>	_	5	_	ns	
Output Fall Time	tf		5	_	ns	



# FUJITSU MICROELECTRONICS

# ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fujitsu MBM10422 is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4-bits and features on-chip voltage compensation for improved noise margin.

The MBM10422 offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysili-

con), as well as IOP (Isolation by Oxide and Polysilicon), processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for MBM10422 is specified over a temperature range of 0° to 75°C (ambient). It features metal sealed 24-pin dual in-line packaging, and is fully compatible with industry standard 10K-series FCI families.

CERAMIC PACKAGE DIP-24C-A02

# **FEATURES**

- 256 words x 4-bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 10K-series ECL families
- Address access time: 10ns max.
- Block select access time:
   5ns max.
- Open emitter output for easy memory expansion
- Power dissipation of 0.7 mW/bit
- DOPOS and IOP processing
- Pin compatible with F10422


#### PIN ASSIGNMENT



#### \*V<sub>CC</sub> Grounded

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid appliction of any voltage higher than maximum rated voltages to this device.

# MBM10422 BLOCK DIAGRAM



# TRUTH TABLE

-	INPUT				
	CS	WE	DI	OUTPUT	MODE
	Н	Х	Х	L	DISABLED
	L	L	Н	L	WRITE"H"
	L	L	L	L	WRITE"L"
	٦	Н	Х	DO	READ

H = HIGH VOLTAGE LEVEL L = LOW VOLTAGE LEVEL

X = DON'T CARE

# **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin (V <sub>CC</sub> )	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

# **GUARANTEED OPERATING CONDITIONS**

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V <sub>EE</sub>	- 5.46	- 5.2	<b>– 4.94</b>	<b>v</b>	0°C to +75°C

# CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	-	4	_	pF
Output Pin Capacitance	C <sub>OUT</sub>	_	6		pF

# DC CHARACTERISTICS

 $(V_{CC}=0V,V_{EE}=-5.2V,Output\ load=50\Omega\ to\ -2.0V\ and\ Airflow\geq 2.5\ m/s\ unless\ otherwise\ noted.)$ 


Parameter	Symbol	Min	Тур	Max	Unit	T <sub>A</sub>
Output High Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>OH</sub>	- 1000 - 960 - 900	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>OL</sub>	- 1870 - 1850 - 1830	_	- 1665 - 1650 - 1625	mV	0 °C 25 °C 75 °C
Output High Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.)</sub>	V <sub>OHC</sub>	- 1020 - 980 - 920	_	_	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.)</sub>	V <sub>OLC</sub>	_	_	- 1645 - 1630 - 1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	- 1145 - 1105 - 1045	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>,IL</sub>	- 1870 - 1850 - 1830	_	- 1490 - 1475 - 1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH max.)</sub>	I <sub>IH</sub>	_	-	220	μΑ	0° to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL min.)</sub>	I <sub>IL</sub>	- 50	_	_	μΑ	0° to 75°C
CS Input Low Current (VIN = VIL min.)	I <sub>IL</sub>	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I <sub>EE</sub>	-200	_	_	mA	0° to 75°C


# MBM10422

# **AC CHARACTERISTICS**

(Full Guaranteed Operating Ranges, Output Load =  $50\Omega$  to -2.0V and 30pF to GND and Airflow  $\geq 2.5m/s$  unless otherwise noted.)

# AC TEST CONDITIONS






NOTE: All timing measurements referenced to 50% input levels.

# READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	<del></del>	<del></del>	10	ns
Block Select Access Time	t <sub>AB</sub>	_	_	5	ns
Block Select Recovery Time	t <sub>RB</sub>		-	5	ns


#### READ CYCLE



# WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	t <sub>ww</sub>	7	_	_	ns
Write Disable Time	t <sub>ws</sub>	_	-	5	ns
Write Recovery Time	t <sub>WR</sub>	_	_	10	ns
Address Set Up Time	t <sub>SA</sub>	1	-	_	ns
Block Select Set Up Time	t <sub>SB</sub>	1	_	_	ns
Data Set Up Time	t <sub>SD</sub>	1	_	_	ns
Address Hold Time	t HA	2	_	<del>-</del>	ns
Block Select Set Up Time	t <sub>HB</sub>	2	_	_	ns
Data Hold Time	t <sub>HD</sub>	2	_	_	ns

# WRITE CYCLE





# RISE TIME AND FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t <sub>r</sub>	_	2		ns
Output Fall Time	t <sub>f</sub>	_	2		ns


# MBM10422


# TYPICAL CHARACTERISTICS CURVES

















# FUJITSU MICROELECTRONICS

# ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

# ADVANCE

#### DESCRIPTION

The Fujitsu MBM10422A-7 is a fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, microprocessor and buffer storage applications.

The MBM10422A-7 offers extremely small cell and chip sizes,

realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

# THE PROPERTY OF THE PARTY OF TH

# **FEATURES**

- Organized as 256 x 4
- Address Access Time: 7ns Max.
- Fully compatible with industry standard 10K series ECL families
- Open emitter for easy memory expansion
- DOPOS and IOP processing
- Pin compatible with F10422
- Low power dissipation: 1040mW

CERAMIC PACKAGE DIP-24C-A01

THIS IS PRELIMINARY INFORMATION FOR A NEW PRODUCT TO BE INTRODUCED DURING 1982. THIS IS NOT A FINAL SPECIFICATION. PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

#### PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than the maximum rated voltages to this device.

# FUJITSU MICROFILECTRONICS

# ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fujitsu MBM10470A is a fully decoded 1024-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. This device is organized as 4096 words by one-bit and features on-chip voltage compensation for improved noise margin.

The MBM10470A offers extremely small cell and chip size, realized through the use of Fujitsu's patented DOPOS (Doped Polysili-

con), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

Operation for the MBM10470A is specified over a temperature range of from 0°C to 75°C (ambient). It features frit-sealed 18-pin dual in-line packaging, and is fully compatible with industry-standard 10K-series ECL families.

CERAMIC PACKAGE DIP-18C-F02



CERAMIC PACKAGE FPT-18C-C01

#### **FEATURES**


- 4096 words x 1-bit organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- · Address access time:

MBM10470A-20 20ns Max. 13ns Typ.

- Chip select access time: 15ns Max.
   5ns Typ.
- Open emitter output for ease of memory expansion
- Low Power dissipation:
- MBM10470A-20 0.19 mW/bit


   DOPOS and IOP processing
- Pin compatible with the F10470

#### PIN ASSIGNMENT



Note: DIP and Flatpack Styles both conform to this pin assignment.

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.



# **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin (V <sub>CC</sub> )	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	٧
Output Current (DC, Output High)	OUT	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### **GUARANTEED OPERATING CONDITIONS**

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V <sub>EE</sub>	- 5.46	- 5.2	<b>– 4.94</b>	٧	0°C to +75°C

# CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	_	4		pF
Output Pin Capacitance	C <sub>OUT</sub>	_	7	_	pF

#### DC CHARACTERISTICS

 $(V_{CC} = 0V, V_{EE} = -5.2V, Output load = 50\Omega to -2.0V and Airflow <math>\geq 2.5 \text{ m/s}$  unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	TA
Output High Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>OH</sub>	- 1000 - 960 - 900		- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>OL</sub>	- 1870 - 1850 - 1830	_	- 1665 - 1650 - 1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.)</sub>	V <sub>OHC</sub>	- 1020 - 980 - 920	_	_	m∨	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.)</sub>	V <sub>OLC</sub>	_		- 1645 - 1630 - 1605	mV	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	- 1145 - 1105 - 1045	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	- 1870 - 1850 - 1830	_	- 1490 - 1475 - 1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH max.)</sub>	I <sub>IH</sub>	_	_	220	μΑ	0° to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL min.)</sub>	l <sub>IL</sub>	- 50		_	μΑ	0° to 75°C
CS Input Low Current (VIN = VIL min.)	l <sub>IL</sub>	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I <sub>EE</sub>	-200 -180		<del>-</del>	mA	0°C 75°C


# MBMI.0470A-20

#### **AC CHARACTERISTICS**

(Full Guaranteed Operating Ranges, Output Load =  $50\Omega$  to -2.0V and 30pF to GND and Airflow  $\geq 2.5m/s$  unless otherwise noted.)

# **AC TEST CONDITIONS**






NOTE: All timing measurements referenced to 50% input levels.

# READ CYCLE

		MBM10		
Parameter	Symbol	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	13	20	ns
Chip Select Access Time	tAC	_	15	ns
Chip Select Recovery Time	t <sub>RC</sub>	_	15	ns


# READ CYCLE



# WRITE CYCLE

		N	MBM10470A-20			
Parameter	Symbol	Min	Тур	Max	Unit	
Write Pulse Width	tww	15	6	_	ns	
Write Disable Time	tws		_	15	ns	
Write Recovery Time	twR		_	15	ns	
Address Set Up Time	t <sub>SA</sub>	3	0	_	ns	
Chip Select Set Up Time	tsc	2	0	_	ns	
Data Set Up Time	t <sub>SD</sub>	2	0	_	ns	
Address Hold Time	t <sub>HA</sub>	2	0	_	ns	
Chip Select Hold Time	tHC	2	0	_	ns	
Data Hold Time	t <sub>HD</sub>	2	0	_	ns	

# WRITE CYCLE





# RISE TIME AND FALL TIME


		MBM104		
Parameter	Symbol	Тур	Max	Unit
Output Rise Time	t <sub>r</sub>	3	_	ns
Output Fall Time	t <sub>f</sub>	3	_	ns


# MBM10470A-20


# TYPICAL CHARACTERISTICS CURVES























# FUJITSU MICROELECTRONICS

# ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

#### DESCRIPTION

The Fujitsu MBM10474 is a fully decoded 4096-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications.

The MBM10474 offers extremely small cell and chip sizes, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) process-

ing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM10474 is specified over a temperature range of 0 °C to 75 °C ambient. It features metal-sealed 24-pin dual in-line packaging and is fully compatible with industry-standard 10K-series ECL families.

CERAMIC PACKAGE DIP-24C-A02


#### **FEATURES**

- 1024 words x 4-bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industry-standard 10K-series ECL families
- Address access time:
   25ns Max
   18ns Typ
- Chip select time: 10ns Max 7ns Typ.
- Open emitter output for easy memory expansion
- Low power dissipation: 0.2mW/bit
- DOPOS and IOP processing
- Pin compatible with F10474

#### \_\_\_\_\_



#### PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

# MBM10474

# **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin (V <sub>CC</sub> )	V <sub>EE</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	-55 to +125	°C
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### **GUARANTEED OPERATING CONDITIONS**

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V <sub>EE</sub>	- 5.46	- 5.2	<b>- 4.94</b>	٧	0°C to +75°C

#### CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	_	4	<del>-</del>	pF
Output Pin Capacitance	C <sub>OUT</sub>		7		pF

# DC CHARACTERISTICS


 $(V_{CC} = 0V, V_{EE} = -5.2V \pm 5\%, Output load = 50\Omega to -2.0V and Airflow <math>\geq 2.5$ m/s unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit	T <sub>A</sub>
Output High Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>он</sub>	- 1000 - 970 - 900	_	- 840 - 810 - 720	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.)</sub>	V <sub>OL</sub>	- 1870 - 1850 - 1830	_	- 1665 - 1650 - 1625	mV	0°C 25°C 75°C
Output High Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.)</sub>	V <sub>OHC</sub>	- 1020 - 980 - 920	_	_	mV	0°C 25°C 75°C
Output Low Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.)</sub>	V <sub>OLC</sub>	_	_	- 1645 - 1630 - 1605	m∨	0°C 25°C 75°C
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	1145 1105 1045		- 840 - 810 - 720	m∨	0°C 25°C 75°C
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	- 1870 - 1850 - 1830	_	- 1490 - 1475 - 1450	mV	0°C 25°C 75°C
Input High Current (V <sub>IN</sub> = V <sub>IH max.)</sub>	Iн		_	220	μΑ	0° to 75°C
Input Low Current (V <sub>IN</sub> = V <sub>IL min.)</sub>	I <sub>IL</sub>	- 50	_	_	μΑ	0° to 75°C
CS Input Low Current (VIN = VIL min.)	I <sub>IL</sub>	0.5	_	170	μΑ	0° to 75°C
Power Supply Current (All Inputs and Outputs Open)	I <sub>EE</sub>	- 200	_	_	mA	0° to 75°C

# **AC CHARACTERISTICS**

(Full Guaranteed Operating Ranges, Output Load =  $50\Omega$  to -2.0V and 30pF to GND and Airflow  $\geq 2.5m/s$  unless otherwise noted.)

# AC TEST CONDITIONS






NOTE: All timing measurements referenced to 50% input levels.

# READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	tAA	_	18	25	ns
Chip Select Access Time	tAC	_	7	10	ns
Chip Select Recovery Time	t <sub>RC</sub>		7	10	ns


# **READ CYCLE**



# WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	15	_	_	ns
Write Disable Time	tws		<del>-</del>	8	ns
Write Recovery Time	twR		-	15	ns
Address Set Up Time	t <sub>SA</sub>	8	<del>-</del>		ns
Chip Select Set Up Time	tsc	5	_		ns
Data Set Up Time	t <sub>SD</sub>	5	_		ns
Address Hold Time	tHA	5		_	ns
Chip Select Hold Time	tHC	5	_		ns
Data Hold Time	tHD	5	_		ns


# WRITE CYCLE





# RISE TIME AND FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t <sub>r</sub>	<del>-</del>	5	<del>-</del>	ns
Output Fall Time	t <sub>f</sub>	<del>-</del>	5	_	ns


# TYPICAL CHARACTERISTICS CURVES

















# MBM10474A-15

# ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

# ADVANCE

### DESCRIPTION

The Fujitsu MBM10474A-15 is a fully decoded 4096-bit ECL read/ write random access memory designed for high speed scratch pad, microprocessor and buffer storage applications.

The MBM10474A-15 offers extremely small cell and chip sizes,

realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

# THE PROPERTY OF THE PARTY OF TH


# CERAMIC PACKAGE DIP-24C-A02

# **FEATURES**

- Organized as 1024 x 4
- Address Access Time:
   15ns Max.
- Fully compatible with industry standard 10K series ECL families
- Open emitter for easy memory expansion
- DOPOS and IOP processing
- Pin compatible with F10474
- Low power dissipation: 1040mW

THIS IS PRELIMINARY INFORMATION FOR A NEW PRODUCT TO BE INTRODUCED DURING 1982. THIS IS NOT A FINAL SPECIFICATION. PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

## PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than the maximum rated voltages to this device.

# ECL 16,384-BIT BIPOLAR RANDOM ACCESS MEMORY

# ADVANCE

# DESCRIPTION

The Fujitsu MBM10480 is a fully decoded 16,384-bit ECL read/write random access memory designed for high speed scratch pad, microprocessor and buffer storage applications.

The MBM10480 offers extremely small cell and chip sizes, realized


### **FEATURES**

- Organized as 16,384 x 1
- Address Access Time:
   20ns Max.
- Fully compatible with industry standard 10K series ECL families
- Open emitter for easy memory expansion

through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

- DOPOS and IOP processing
- Pin compatible with F10480
- Low power dissipation: 700mW
- −5.2 V power supply
- Will be available in 100K series ECL

# PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than the maximum rated voltages to this device.

THIS IS PRELIMINARY INFORMATION FOR A NEW PRODUCT TO BE INTRODUCED DURING 1982. THIS IS NOT A FINAL SPECIFICATION. PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

# TTL 576-BIT BIPOLAR RANDOM ACCESS MEMORY

# DESCRIPTION

The Fujitsu MBM93419 is a high speed TTL read/write random-access memory, organized as 64 words by 9 bits, with open-collector outputs.


MBM93419 is packaged in a 28-pin dual-in-line package, and is plug-in replaceable with F93419. It

## **FEATURES**

- Organization:
   64 words x 9-bits
- +5V Single Power Supply
- TTL Inputs and Outputs
- Open Collector Outputs
- Address Access Time:
   45ns Max.


is ideally suited for scratchpad, small buffer and other applications where the number of required words is small and the number of required bits per word is relatively large. The ninth bit can provide parity for 8-bit word systems.

- Chip Select Access Time:
   40ns Max.
- Power Dissipation:
   1.3mW/bit Tvp.
- Compatible with F93419



CERAMIC PACKAGE DIP-28C-A01

# MBM93419 BLOCK DIAGRAM



### TRUTH TABLE

	INPUT		OUTDUT	морг
cs	WE	Dì	OUTPUT	MODE
Н	Х	X	Н	DISABLED
L	L	Н	Н	WRITE "H"
L	L	L	Н	WRITE "L"
L	Н	Х	D <sub>OUT</sub>	READ


H = HIGH VOLTAGE LEVEL

L = LOW VOLTAGE LEVEL

X = DON'T CARE

\*DATA OUTPUT IS THE COMPLEMENT OF DATA INPUT

# PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than the maximum rated voltages to this device.

# **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	V
Input Voltage (DC)	V <sub>IN</sub>	-0.5 to +5.5	V
Input Current (DC)	IIN	-12.0 to +5.0	mA
Output Voltage (VOUT = "H")	Vout	-0.5 to +5.5	V
Output Current (DC, VOUT = "L")	Гоит	+20.0	mA
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

# **GUARANTEED OPERATING RANGES**

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Power Supply Voltage	Vcc	4.75	5.0	5.25	V,	81
Input High Voltage	VIH	2.1			V	0°C to +75°C
Input Low Voltage	ViL	_		0.8	٧	

# CAPACITANCE

 $(T_A = 25 \,^{\circ}C, V_{CC} = 5.0V, V_{IN} = 2.0V, f = 1 \,\text{MHz})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Pin Capacitance	Cin	_		5.0	pF
Output Pin Capacitance	Cour		<del></del>	8.0	pF


# DC CHARACTERISTICS


(V<sub>CC</sub> = 5V  $\pm$ 5%, T<sub>A</sub> = 0°C to 75°C, Air Flow  $\geq$  2.5m/sec, After Warm-up  $\geq$  2 min.)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Low Voltage	Vol	V <sub>CC</sub> = Min, I <sub>OL</sub> = 12mA		0.4	0.5	٧
Input High Voltage	ViH		_	1.6	_	٧
Input Low Voltage	VIL			1.5	_	V
Input Low Current	lιL	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4V		-250	-400	μΑ
Input High Current	liH1	VCC = Max, VIN = 4.5V	_	1.0	40	μΑ
Input High Current	liH2	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.25V	_		1.0	mA
Output Leakage Current	ICEX	VCC = Max, VOUT = 4.5V		1.0	100	μΑ
Input Clamp Diode Voltage	VcD	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 4.5V	_	-1.0	-1.5	V
Power Supply Current	lcc	V <sub>CC</sub> = Max, T <sub>A</sub> = 25°C	_	160	200	mA
		All Input GND				

# **AC CHARACTERISTICS**

 $(V_{CC} = 5V \pm 5\%, T_A = 0$  °C to 75 °C, Air Flow  $\geq 2.5$  m/sec, After Warm-up  $\geq 2$  min.)





Input Pulse Voltage: 3.5VP-P

Input Pulse Rise and Fall Time: 10ns

Output Load:  $\textbf{R}_{\text{L}1} = \textbf{450}\Omega$ 

 $R_{L2} = 750\Omega$ 


C<sub>L</sub> = 30pF (Including Jig)
Timing Measurement Levels: Input = 1.5V


Output = 1.5V

# READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	taa	_	26	45	ns
Chip Select Access Time	tAC		18	40	ns
Chip Select Recovery Time	trc		18	40	ns

# READ CYCLE






# WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	35	7	_	ns
Write Recovery Time	twn	_	20	45	ns
Write Delayed Time	tws	-	20	40	ns
Address Setup Time	tsa	5	0		ns
Chip Select Setup Time	tsc	5	0	_	ns
Data Setup Time	tsp	5	0	_	ns
Address Hold Time	tha	5	0	_	ns
Chip Select Hold Time	thc	5	0	_	ns
Data Hold Time	thD	5	0		ns

# WRITE CYCLE



# ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

# DESCRIPTION

The Fujitsu MBM100422 is a fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, control and buffer storage applications. This device is organized as 256 words by 4-bits, and it features on-chip voltage compensation for improved noise margin.

The MBM100422 offers extremely small cell and chip sizes, realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon),

as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.


Operation for the MBM100422 is specified over a temperature range of 0 °C to 85 °C (ambient). It also features metal-sealed 24-pin dual in-line packaging, and is fully compatible with industry-standard 100K-series ECL families.

CERAMIC PACKAGE DIP-24C-A02


ALSO AVAILABLE IN FLAT PACKAGE FPT-24C-F02

### **FEATURES**

- 256 words x 4-bits organization
- On-chip voltage compensation for improved noise margin
- Fully compatible with industrystandard 100K-series ECL families
- Address Access Time: 10ns max.
- Block Select Access Time: 5ns max.
- Open emitter output for easy memory expansion
- Low power dissipation of 0.7mW/bit
- DOPOS and IOP processing
- Pin compatible with the F100422



# PIN ASSIGNMENT



NOTE: DIP and Flat package styles conform to the same pin assignment

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

# **FUNCTIONAL DESCRIPTION**

The Fujitsu MBM100422 is fully decoded 1024-bit read/write random access memory organized as 256 words by 4 bits. Memory cell selection is achieved by means of a 8-bit address designated  $A_0 \sim A_7$ . The active low Block Select (BS) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable (WE) input. With WE and BS held low, the data at  $D_{IN}$  is written into the addressed location. To read, WE is held high, while BS is held low. Data at the addressed location is then transferred to  $D_{OUT}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

# **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
V <sub>EE</sub> Pin Potential to Ground Pin (V <sub>CC</sub> )	V <sub>EE</sub>	+0.5 to -7.0	٧
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	٧
Output Current (DC, Output High)	lout	-30	mA
Temperature Under Bias	TA	55 to +125	ç
Storage Temperature	T <sub>stg</sub>	-65 to +150	ပ္

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

# **GUARANTEED OPERATING CONDITIONS**

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	٧	0°C to +85°C

# CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	<del>-</del>	4	_	pF
Output Pin Capacitance	C <sub>OUT</sub>		6		pF

# DC CHARACTERISTICS

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = −4.5V, Output Load = 50Ω to −2.0V, T<sub>A</sub> = 0 °C to 85 °C and Airflow ≥ 2.5 m/s, unless otherwise noted.)


Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>IL min.</sub> )	V <sub>OH</sub>	- 1025	_	-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IH max.</sub> or V <sub>ILmin.</sub> )	V <sub>OL</sub>	- 1810	_	-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IH min.</sub> or V <sub>IL max.</sub> )	V <sub>OHC</sub>	- 1035	_	_	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IHmin.</sub> or V <sub>ILmax.</sub> )	V <sub>OLC</sub>	_	<del>-</del>	-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (V <sub>IN</sub> = V <sub>IH max.</sub> )	lін	_		220	μΑ
Input Low Current (VIN = VILmin.)	IIL	-50			μΑ
BS Input Low Current (VIN = VILmin.)	ΙιĹ	0.5		170	μΑ
Power Supply Current (All Inputs and Outputs Open)	IEE	-180		_	mA

# **AC CHARACTERISTICS**

 $(V_{CC} = 0V, V_{EE} = -4.5V \pm 5\%, T_A = 0$ °C tp 85°C, Output Load = 50 $\Omega$  to -2.0V and 30pF to GND, and Airflow  $\geq$  2.5 m/s, unless otherwise noted.)

# 

# **AC TEST CONDITIONS**




NOTE: All timing measurements referenced to 50% input levels.

# READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>		_	10	ns
Block Select Access Time	t <sub>AB</sub>	_	_	5	ns
Block Select Recovery Time	t <sub>RB</sub>	_	_	5	ns


# READ CYCLE



# WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	7			ns
Write Disable Time	tws	_	_	5	ns
Write Recovery Time	twR	_		10	ns
Address Set Up Time	tsa	1		_	ns
Block Select Set Up Time	t <sub>SB</sub>	1		_	ns
Data Set Up Time	t <sub>SD</sub>	1			ns
Address Hold Time	t <sub>HA</sub>	2	_	_	ns
Block Select Hold Time	tнв	2	_		ns
Data Hold Time	t <sub>HD</sub>	2	_		ns


# WRITE CYCLE





# RISE TIME AND FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t <sub>r</sub>	_	2	<del>-</del>	ns
Output Fall Time	t <sub>f</sub>		2	_	ns


# TYPICAL CHARACTERISTICS CURVES

















# ECL 1024-BIT BIPOLAR RANDOM ACCESS MEMORY

# ADVANCE

# DESCRIPTION


The Fujitsu MBM100422A-7 is a fully decoded 1024-bit ECL read/write random access memory designed for high speed scratch pad, microprocessor and buffer storage applications.

The MBM100422A-7 offers extremely small cell and chip sizes,


realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

## **FEATURES**

- Organized as 256 x 4
- Address Access Time: 7ns Max.
- Fully compatible with industry standard 100K series ECL families
- Open emitter for easy memory expansion
- DOPOS and IOP processing
- Pin compatible with F100422
- Low power dissipation: 900mW
- −4.5V power supply




# CERAMIC PACKAGE DIP-24C-A01



CERAMIC PACKAGE FPT-24C-C02

THIS IS PRELIMINARY INFORMATION FOR A NEW PRODUCT TO BE INTRODUCED DURING 1982. THIS IS NOT A FINAL SPECIFICATION. PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.

# PIN ASSIGNMENT



\*V<sub>CC</sub> Grounded

Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric field. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than the maximum rated voltages to this device.

# ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

## DESCRIPTION

The Fujitsu MBM100470 is fully decoded 4096-bit ECL read/write random access memory designed for high-speed scratch pad, control and buffer storage applications. The device is organized ad 4096 words by one bit, and it features on-chip voltage/temperature compensation for improved noise margin.

The MBM100470 offers extremely small cell and chip size, realized


### **FEATURES**

- 4096 words x 1-bit organization
- On-chip voltage/temperature compensation for improved noise margin
- Address access time:
   20ns Max.
   14ns Typ.

through the use of Fujitsu's patented DOPOS (Doped Polysilicon) as well as IOP (Isolation by Oxide and Polysilicon), processing.

Operation for the MBM100470 is specified over a temperature range of from 0° to 85°C (TA for DIP, TC for Flat Package). It also features 18-pin Ceramic DIP and Flat Package, and is fully compatible with industry-standard 100K-series ECL families.

- Chip select access time: 15ns Max.
   5ns Typ.
- Open emitter output for ease of memory expansion
- Low power dissipation of 0.16mW/bit
- DOPOS and IOP processing
- Pin compatible with the F100470




CERAMIC PACKAGE DIP-18C-F02




CERAMIC PACKAGE FPT-18C-C01

## MBM100470 BLOCK DIAGRAM



### PIN ASSIGNMENT



# NOTE: DIP and Flatpack Styles conform to the same pin assignment

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# FUNCTIONAL DESCRIPTION

The Fujitsu 100470 is fully decoded 4096-bit read/write random access memory organized as 4096 words by one bit. Memory cell selection is achieved by means of 12-bit address designated  $A_0 \sim A_{11}$ . The active low Chip Select ( $\overline{\text{CS}}$ ) input is provided for memory expansion. The read and write operations are controlled by the state of the active low Write

Enable ( $\overline{\text{WE}}$ ) input. With  $\overline{\text{WE}}$  and  $\overline{\text{CS}}$  held low, the data at  $D_{\text{IN}}$  is written into the addressed location. To read,  $\overline{\text{WE}}$  is held high, while  $\overline{\text{CS}}$  is held low. Data at the addressed location is then transferred to  $D_{\text{OUT}}$  and read out non-inverted. Open emitter outputs are provided to allow for maximum flexibility in output wired-OR connection.

## **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit	
V <sub>EE</sub> Pin Potential to Ground	V <sub>EE</sub>	+0.5 to -7.0	V	
Input Voltage	V <sub>IN</sub>	+0.5 to V <sub>EE</sub>	V	
Output Current (DC, Output High)	Гоит	-30	mA	
Tanana and an Illa dan Dina	T <sub>A</sub> for DIP	-55 to +125	°C	
Temperature Under Bias	T <sub>C</sub> for Flat Package	-55 to +125		
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C	

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in operational sections of this data sheet.

## GUARANTEED OPERATING CONDITIONS

(Referenced to V<sub>CC</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Ambient Temperature for DIP, Case Temperature for Flat Package
Supply Voltage	V <sub>EE</sub>	-5.7	-4.5	-4.2	٧	0°C to 85°C

# CAPACITANCE

Parameter	Symbol	Min	Тур	Max	Unit
Input Pin Capacitance	C <sub>IN</sub>	_	4	_	pF
Output Pin Capacitance	C <sub>OUT</sub>	_	7		pF

### DC CHARACTERISTICS


 $(V_{CC}=0V, V_{EE}=-4.5V, Output Load=50\Omega \text{ and } 30pF \text{ to } -2.0V, T_A=0\,^{\circ}\text{C} \text{ to } 85\,^{\circ}\text{C} \text{ for DIP, } T_C=0\,^{\circ}\text{C} \text{ to } 85\,^{\circ}\text{C} \text{ for Flat Package, Airflow} \ge 2.5 \text{ m/s, unless otherwise noted.})$ 


Parameter	Symbol	Min	Тур	Max	Unit
Output High Voltage (V <sub>IN</sub> = V <sub>IHmax.</sub> or V <sub>ILmin.</sub> )	V <sub>OH</sub>	- 1025	_	-880	mV
Output Low Voltage (V <sub>IN</sub> = V <sub>IHmax.</sub> or V <sub>ILmin.</sub> )	V <sub>OL</sub>	-1810	_	-1620	mV
Output High Voltage (V <sub>IN</sub> = V <sub>IHmin.</sub> or V <sub>ILmax.</sub> )	V <sub>OHC</sub>	-1035		_	mV
Output Low Voltage (VIN = V <sub>IHmin.</sub> or V <sub>ILmax.</sub> )	V <sub>OLC</sub>	_	_	-1610	mV
Input High Voltage (Guaranteed Input Voltage High for All Inputs)	V <sub>IH</sub>	-1165		-880	mV
Input Low Voltage (Guaranteed Input Voltage Low for All Inputs)	V <sub>IL</sub>	-1810		-1475	mV
Input High Current (VIN = VIH max.)	lін	_	_	220	μΑ
Input Low Current (VIN = VILmin.)	lıL	-50			μΑ
CS Input Low Current (VIN = VILmin.)	liL	0.5	_	170	μΑ
Power Supply Current (All Inputs and Output Open)	lEE	- 195	_		mA

# **AC CHARACTERISTICS**

(V<sub>CC</sub> = 0V, V<sub>EE</sub> = -4.5V  $\pm 5$ %, Output Load =  $50\Omega$  to -2.0V and 30pF to GND, T<sub>A</sub> = 0 °C to 85 °C for DIP, T<sub>C</sub> = 0 °C to 85 °C for Flat Package, Airflow  $\geq 2.5$  m/s, unless otherwise noted.)

# **AC TEST CONDITIONS**






Output Load: RL =  $50\Omega$   $C_L = 30pF$ (including jig and stray capacitance)

NOTE: All timing measurements referenced to 50% input levels.

# READ CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>		14	20	ns
Chip Select Access Time	t <sub>AC</sub>		5	15	ns
Chip Select Recovery Time	t <sub>RC</sub>	_	5	15	ns


# READ CYCLE



# WRITE CYCLE

Parameter	Symbol	Min	Тур	Max	Unit
Write Pulse Width	tww	15	6		ns
Write Disable Time	t <sub>WS</sub>	_	_	15	ns
Write Recovery Time	twR	_		15	ns
Address Set Up Time	t <sub>SA</sub>	3	0		ns
Chip Select Set Up Time	tsc	2	0		ns
Data Set Up Time	t <sub>SD</sub>	2	0		ns
Address Hold Time	t <sub>HA</sub>	2	0		ns
Chip Select Set Up Time	tHC	2	0		ns
Data Hold Time	t <sub>HD</sub>	2	0	_	ns


# WRITE CYCLE





# RISE TIME AND FALL TIME


Parameter	Symbol	Min	Тур	Max	Unit
Output Rise Time	t <sub>r</sub>		3	<del>-</del>	ns
Output Fall Time	t <sub>f</sub>		3	_	ns


# TYPICAL CHARACTERISTICS CURVES























# ECL 4096-BIT BIPOLAR RANDOM ACCESS MEMORY

# ADVANCE INFORMATION

### DESCRIPTION


The Fujitsu MBM100474-15 is a fully decoded 4096-bit ECL read/write random access memory designed for high speed scratch pad, microprocessor and buffer storage applications.

The MBM100474-15 offers extremely small cell and chip sizes,

realized through the use of Fujitsu's patented DOPOS (Doped Polysilicon), as well as IOP (Isolation by Oxide and Polysilicon) processing. As a result, very fast access time with high yields and outstanding device reliability are achieved in volume production.

# **FEATURES**


- Organized as 1024 x 4
- Address Access Time:
   15ns Max.
- Fully compatible with industry standard 100K series ECL families
- Open emitter for easy memory expansion
- DOPOS and IOP processing
- Pin compatible with F100474
- Low power dissipation: 900mW
- -4.5V power supply




CERAMIC PACKAGE DIP-24C-A02

ALSO AVAILABLE IN FLATPACK STYLE

# PIN ASSIGNMENTS






THIS IS PRELIMINARY INFORMATION FOR A NEW PRODUCT TO BE INTRODUCED DURING 1982. THIS IS NOT A FINAL SPECIFICATION. PARAMETRIC LIMITS ARE SUBJECT TO CHANGE.



# BIPOLAR PROMS



QUICK	GUIDE '	то	PRODUCTS	IN THIS	SECTION

Device	Organization	Access Time (max)	Power Supply Volts	Power Dissipation	Package	Page
MB7121E	1K x 4	45nS	+5	787mW	18-pin	6-8
MB7121H	1K x 4	35nS	+5	787mW	18-pin	6-8
MB7122E	1K x 4	45nS	+5	787mW	18-pin	6-8
MB7122H	1K x 4	35nS	+5	787mW	18-pin	6-8
MB7123E	512 x 8	45nS	+5	850mW	20-pin	6-15
MB7123H	512 x 8	35nS	+5	850mW	20-pin	6-15
MB7124E	512 x 8	45nS	+5	850mW	20-pin	6-15
MB7124H	512 x 8	35nS	+5	850'mW	20-pin	6-15
MB7127E	2K x 4	55nS	+5	820mW	18-pin	6-18
MB7127H	2K x 4	45nS	+5	820mW	18-pin	6-18
MB7128E	2K x 4	55nS	+5	820mW	18-pin	6-18
MB7128H	2K x 4	45nS	+5	820mW	18-pin	6-18
MB7131E	1K x 8	55nS	+5	920mW	24-pin	6-30
MB7131H	1K x 8	45nS	+5	920mW	24-pin	6-30
MB7132E	1K x 8	55nS	+5	920mW	24-pin	6-30
MB7132H	1K x 8	45nS	+5	920mW	24-pin	6-30
MB7134E	4K x 4	55nS	+5	895mW	20-pin	6-37
MB7134H	4K x 4	45nS	+5	895mW	20-pin	6-37
MB7137E	2K x 8	55nS	+5	950mW	24-pin	6-42
MB7137H	2K x 8	45nS	+5	950mW	24-pin	6-42
MB7138E	2K x 8	55nS	+5	950mW	24-pin	6-42
MB7138H	2K x 8	45nS	+5	950mW	24-pin	6-42
MB7141E	4K x 8	65nS	+5	1018mW	24-pin	6-49
MB7141H	4K x 8	55nS	+5	1018mW	24-pin	6-49
MB7142E	4K x 8	65nS	+5	1018mW	24-pin	6-49
MB7142H	4K x 8	55nS	+5	1018mW	24-pin	6-49

# FUJITSU PROM TECHNOLOGY


The Fujitsu MB 71XX series Schottky PROMs are fabricated using Schottky TTL, passive isolation technology known as Isolation by Oxide and Poly-silicon (IOP). The isolation is achieved by a thin-epitaxial and Shallow V-Grooving (SVG), Diffused Eutectic Aluminum Process (DEAPTM) technology with fine emitter. It uses a pulse programming method which achieves high-speed operation, high-speed programming, high programmability and high reliability.


The memory cell is originally structured with an open-base NPN transistor and then programmed by shorting the base-emitter junction, i.e. shorted junction type cell which is achieved by eutectically melting aluminum and silicon adjacent to the P-N junction of the cell diode with relatively low temperatures.

Fast programming time of typically 150µs/bit is achieved with a fine emitter cell which requires less programming energy. The result is negligible thermal stress. This high reliability feature eliminates aluminum migration in the programmed cell. Further, Fujitsu's advanced technology allows very high programmability.

### SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.





### **PROGRAMMING**

The device is manufactured with outputs low (positive logic "zero") in all storage cells, To make an output high at a particular cell, a junction must be changed from a blocking state to a conducting state. This procedure is called programming.

A logic "one" can be permanently programmed into a selected bit location. The desired bit for programming is selected using the address inputs to turn on transistors Q1 and Q2. By applying the PV<sub>CE</sub> pulse voltage, the chip is disabled and transistor Q3 is held off. Then, a train of programming pulses applied to the appropriate output flows through the junction into transistor Q1. This programming current changes the junction to the conducting state. The pulse train is stopped as soon as the output voltage indicates that the selected bit is in the logic one state.

To assure that the element is programmed properly, two additional programming pulses are applied immediately after an output voltage indicates conduction in the programmed bit.

One output must be programmed at a time, since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

The outputs where no programming current pulse is being applied during programming, can be floated, grounded or tied to any voltage less than V<sub>CC</sub> or PV<sub>CC</sub>.

### VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input active. To guarantee full supply voltage and full temperature range operation, a programmed device should source 2.4mA at  $V_{OH} = 2.4V$  and  $V_{CC} = 7V$  at 25 °C ambient temperature.

### LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

# DC SPECIFICATIONS $(T_A = 25 \, ^{\circ}C)$

Parameter	Sym	bol	Min	Тур	Max	Unit
Input Low Voltage	VIL		0		0.8	V
Input High Voltage	ViH		2.0		5.25	V
Power Supply Voltage	PVcc	P:	6.7	7.0	7.5	,,
Fower Supply Voltage	1		4.75	5.0	5.25	. •
Programming Pulse Current	IPRG		120	125	130	mA
PV <sub>CE</sub> Pulse Voltage	PVCE		20	20	22	٧
Programming Pulse Clamp Voltage	VPRG		20	20	22	٧
PVCE Pulse Clamp Current	PICE		230	_	260	mA
Reference Voltage for a Prog. "1"	VREF		1.0	1.5	2.0	V

# AC SPECIFICATIONS (TA = 25°C)

Parameter	Symbol	Min	Тур	Max	Unit
Programming Pulse Cycle Time	tcyc	40	50	60	μS
Programming Pulse Width	t <sub>PW</sub> (1)	10	11	12	μS
Programming Pulse Rise Time	t <sub>r</sub> (2)	_	_	2	μS
PV <sub>CE</sub> Pulse Rise Time	t <sub>r</sub> (2)	_	_	2	μS
PV <sub>CC</sub> Pulse Rise Time	t <sub>r</sub> (3)	_	_	2	μS
Programming Pulse Fall Time	t <sub>f</sub> (4)	T -	_	2	μS
PV <sub>CC</sub> Set-up Time	tsv	2	_	_	μS
PV <sub>CE</sub> Pulse Fall Time	t <sub>f</sub> (4)	_	_	2	μS
PV <sub>CC</sub> Hold Time	thv	2	_		μS
PV <sub>CC</sub> Pulse Fall Time	t <sub>f</sub> (5)	_	_	2	μS
Address Input Set-up Time	tsa	2	T -	_	μS
Chip Enable Input Set-up Time	tsc	2		_	μS
PV <sub>CE</sub> Set-up Time	t <sub>SP(6)</sub>	4	_	_	μS
Address Input Hold Time	tHA	2	_		μS
Chip Enable Input Hold Time	tHC	2	_	_	μS
PV <sub>CE</sub> Hold Time	t <sub>HP</sub> (7)	2	_	<del>-</del> ,- ,	μS
PV <sub>CE</sub> Pulse Trailing Edge to Read Strobe Time	t <sub>PR</sub> (8)	10		_	μS
Programming Pulse Number	_	_	_	100	Times
Programming Time/Bit	_	120	150	6120	μs/bit
Additional Programming Pulse Number	_	2	2	2	Times

Notes: (1) Stipulated 200Ω load and 15V

(2) From 1V to 19V (200Ω load).

(3) From 5.2V to 6.8V (30Ω load).


(4) From 19V to 1V (200Ω load).

(5) From 6.8V to 5.2V (30Ω load).


(6) From PV<sub>CE</sub> pulse 19V to programming pulse 1V. (7) From programming pulse 1V to PV<sub>CE</sub> pulse 19V.

(8) From PV<sub>CE</sub> pulse 1V to read strobe.

# TYPICAL WAVEFORMS




# ONE DETAILED PROGRAMMING CYCLE



# PROGRAMMING PROCEDURE

- 1. Apply power;  $V_{CC} = PV_{CC}$ , GND = 0V.
- 2. Select the desired bit.
- Read the output to confirm the voltage V<sub>O</sub> = low. (In the case of V<sub>O</sub> = high, select the next desired bit.)
- 4. Apply a 20V pulse voltage to the PV<sub>CE</sub> input.
- Apply a programming pulse with amplitude of 120 mA and duration of tpw (10μs) after a delay of tsp (4μs).
- 6. Read the output V<sub>O</sub> after a delay of tp<sub>R</sub> (10μs).
  a) In the case of V<sub>O</sub> = low, repeat steps "4", "5" and "6" with cycle time of t<sub>CYC</sub> (50μs).
  b) In the case of V<sub>O</sub> = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
- 7. Select the next desired bit after a delay of  $t_{HA}(2\mu s)$ .
- NOTE 1) Programming must be done bit by bit.
  - Ambient temperature during programming must be room temperature. (25°C ± 2°C).

# PROGRAMMING FLOW CHART



### PROGRAMMING SUPPORT

The Fujitsu MB71XX series is being supported by several commercial PROM Programmer manufacturers. Fujitsu, in order to guarantee not only programmability but long term reliability has an active program to qualify all PROM programmer manufacturer's products before they are approved. Data I/O, Toyo Telesonics and Stag have passed this qualification

and information on their products which support the MB71XX family follows.

In order to support customers, Fujitsu Microelectronics will pre-program parts for qualification. Contact your local Fujitsu representative (see listing on page 7-11 for the location nearest you) for details.

# DATA I/O REFERENCE CHART

Part Number	Агтау Size	Programming Module *909/919-xxxx	Socket Adapter
MB7122	1024 x 4	1488	1305-5
MB7128	2048 x 4	1488	1619
MB7132	1024 x 8	1488	1618-1
MB7138	2048 x 8	1488	1618-2
MB7142	4096 x 8	1488	715-0077-1

<sup>\*</sup>Please note: Whether you use the 909 or 919 module is determined by which Data I/O model programmer you are using. (Contact Data I/O).

# TOYO REFERENCE CHART

Part Number	Array Size	Programmer	Personality Module
MB7122	1024 x 4	PKW-7000	AD-7211
MB7128	2048 x 4	PKW-7000	AD-7211
MB7132	1024 x 8	PKW-7000	AD-7211
MB7138	2048 x 8	PKW-7000	AD-7211
MB7142	4096 x 8	PKW-7000	AD-7211

### STAG REFERENCE CHART

Part Number	Array Size	Code	Adapter
MB7122	1024 x 4	75	AM 140-2
MB7128	2048 x 4	75	AM 140-3
MB7132	1024 x 8	75	AM 100-4
MB7138	2048 x 8	75	AM 100-5
MB7142	4096 x 8	75	_

# **FUJITSU MICROELECTRONICS** PROM CROSS REFERENCE GUIDE

SIZE: 4096 BITS ORGANIZATION: 1024 X 4

PINS: 18 OUTPUT: OPEN COLLECTOR

	00111010
MANUFACTURER	PART NUMBER
FUJITSU	MB7121
AMD	AM27S32
Fairchild	F93452
Harris	HM7642
Hitachi	HN25044
MMI	6352
Motorola	MCM7642
National	DM74S572
NEC	μPB406

SIZE: 4096 BITS ORGANIZATION: 1024 X 4

PINS: 18 **OUTPUT: 3-STATE** 

MANUFACTURER	PART NUMBER
FUJITSU	MB7122
AMD Fairchild Harris Hitachi Intel Intersil MMI Motorola National NEC Raytheon Signetics	AM27S33C 93453C HM7643A HN25045 3625A IM5626 6353-1 MCM7643C 74S573 µPB426 29641 N82S137

SIZE: 4096 BITS ORGANIZATION: 512 X 8

PINS: 20 OUTPUT: OPEN COLLECTOR

MANUFACTURER	PART NUMBER
FUJITSU	MB7123
Harris National	HM7648 DM74S473

SIZE: 4096 BITS ORGANIZATION: 512 X 8

PINS: 20 OUTPUT: 3-STATE

MANUFACTURER	PART NUMBER
FUJITSU	MB7124
AMD Harris National Signetics TI	AM27S29 HM7649 DM74S472 82S147 TBP28S42

SIZE: 8192 BITS ORGANIZATION: 2048 X 4 PINS: 18 OUTPUT: OPEN COLLECTOR

MANUFACTURER	PART NUMBER
FUJITSU	MB7127
Harris MMI National Raytheon Signetics	HM7684 63100 DM87S184 29650 82S184

SIZE: 8192 BITS ORGANIZATION: 2048 X 4

PINS: 18 OUTPUT: 3-STATE

MANUFACTURER	PART NUMBER
FUJITSU	MB7128
AMD Harris MMI Motorola National Raytheon Signetics TI	AM27S185C HM7685 63101 MCM7685C 87S185 29651/29653 N82S185 TBP24S81

SIZE: 8192 BITS ORGANIZATION: 1024 X 8

PINS: 24 OUTPUT: OPEN COLLECTOR

MANUFACTURER	PART NUMBER
FUJITSU	MB7131
AMD Fairchild Harris Hitachi Intel MMI Signetics Supertex	AM27S180 F93450 HM7680 HN25088 3608 6380 82S180 SM82S180

SIZE: 8192 BITS

PINS: 24

ORGANIZATION: 1024 X 8	OUTPUT: 3-STATE		
MANUFACTURER	PART NUMBER		
FUJITSU	MB7132		
AMD Fairchild Harris Hitachi Intel MMI Motorola National Raytheon Signetics Supertex TI	AM27S181C 93451C HM7681A HN25089 3628 6381-1 MCM7681C 87S181 29631 N82S181 SM82S181 TBP28S86		

SIZE: 16384 BITS ORGANIZATION: 4096 X 4

PINS: 20 OUTPUT: 3-STATE

MANUFACTURER	PART NUMBER
FUJITSU	MB7137
Fairchild	98510
Harris Intel	HM76160 3616
National	DM87S190

SIZE: 16384 BITS ORGANIZATION: 2048 X 8

PINS: 24 OUTPUT: 3-STATE

MANUFACTURER	PART NUMBER
FUJITSU	MB7138
AMD Fairchild Harris Hitachi Intel MMI National NEC Raytheon Signetics Supertex TI	AM27S191C 93511C HM76161 HN25169 3636 6351681 87S191 µPB429 29681 N82S191 SM82S191 SB2S191 TBP28S166

SIZE: 32768 BITS ORGANIZATION: 4096 X 8

PINS: 24 OUTPUT: 3-STATE

MANUFACTURER	PART NUMBER
FUJITSU	MB7142
Harris	HM76321
Intel	3632
Signetics	N82S321

# HIGH SPEED SCHOTTKY TTL 4096-BIT PROMS

# DESCRIPTION

The Fuiltsu MB7121 and MB7122 are high speed Schottky TTL electrically field programmable read only memories. With open collector outputs on the MB7121 and three-state outputs on the MB7122, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP™ (Diffused Eutectic Aluminum Process) during a simple programming procedure.

The sophisticated Schottky TTL process enables small chip size and fast access times.

The extra test cells and unique testing methods provide extremely high programmability.

# **FEATURES**

- Organization as 1024 words by 4-bits, fully decoded
- TTL compatible input/output
- · Fast access time:

MB7121E/MB7122E:

45ns Max. 25ns Typ.


MB7121H/MB7122H: 35ns Max.

- 25ns Tvp. Low power dissipation: 150mA max.
- Single +5V supply voltage
- Proven high programmability and reliability of DEAP™ (Diffused Eutectic Aluminum Process)
- Low current PNP inputs

- Simplified and lower power programming
- MB7121: Open collector outputs
- MB7122: Three-state outputs
- Two chip enable leads for easy memory expansion
- Jedec standard 18-pin
- DIP package


   MB7121 pin compatible with industry standard products: 27S32, 7642, 6350, 93452, 74S477, 74S572, µPB406
- MB7122 pin compatible with industry standard products: 82S137, 7643, 6353-1, 93453, 36453, 3625, DM74S573, 29641,

**CERAMIC PACKAGE** DIP-18C-F02




PLASTIC PACKAGE DIP-18P-M01

# PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

## MB7121/MB7122 BLOCK DIAGRAM



# ABSOLUTE MAXIMUM RATINGS

(See Note)

Rating		Symbol	Value	Unit
Power Supply Voltage		V <sub>CC</sub>	-0.5 to +7.0	v
Power Supply Voltage (during	g programming)	V <sub>CC</sub>	-0.5 to +7.5	V
Input Voltage		V <sub>IN</sub>	-1.5 to +5.5	V
Input Voltage (during program	mming)	V <sub>IPRG</sub>	22.5	V
Output Voltage (during programming)		V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current		IN	-20	mA
Input Current (during program	mming)	I <sub>IPRG</sub>	+270	mA
Output Current		lout	+100	mA
Output Current (during progr	amming)	IOPRG	+150	mA
Storage Temperature	Ceramic Plastic	T <sub>stg</sub>	-65 to +150 -40 to +125	°C
Output Voltage		V <sub>OUT</sub>	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

# RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	V
Input Low Voltage	VIL		_	0.8	V
Input High Voltage	ViH	2.0	_	V <sub>CC</sub>	V
Ambient Temperature	TA	0	_	75	°C

### DC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V <sub>IH</sub> = 4.5V)		I <sub>R1</sub>	_	_	40	μΑ
Input Leakage Current (VIH = 5.5V)		I <sub>R2</sub>	_		1.0	mA
Input Load Current (VIL = 0.45V)		lF	_	_	-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 16 mA)		V <sub>OL</sub>	_	_	0.50	٧
Output Leakage Current	MB7121	lolk	_		40	μΑ
$(V_O = 2.4V, chip disable from a low)$	MB7122	Гоін	<del>-</del>		40	μΑ
Output Leakage Current (V <sub>O</sub> = 0.5V, chip disabled from a high)	MB7122	loil	_	_	-40	μΑ
Input Clamp Voltage (I <sub>IN</sub> = −18mA)		V <sub>IC</sub>	_		-1.2	٧
Power Supply Current (VIN = OPEN or GN	ID)	Icc	_	105	150	mA
Output High Voltage ( $I_0 = -2.4$ mA)	MB7122	V <sub>OH</sub> *	2.4	_	_	٧
Output Short Circuit Current (VO = GND)	MB7122	los*	-15		-60	mA


<sup>\*</sup>Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (V<sub>CE</sub> = 0.4V) and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

# **AC CHARACTERISTICS**

Full guaranteed operating ranges unless otherwise noted.

		MB7121E/MB7122E		MB7121H		
Parameter	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	25	45	25	35	ns
Output Disable Time	t <sub>DIS</sub>	_	30	<u> </u>	30	ns
Output Enable Time	t <sub>EN</sub>	-	30	_	30	ns

# AC TEST CONDITIONS



INPUT CONDITIONS

Amplitude 0V Rise and Fall Time 5 I

Frequency

0V to 3V 5 ns from 1V to 2V 1 MHz

MB7121/MB7122						
R <sub>1</sub>	R <sub>2</sub>	C				
300Ω	600Ω	30pF				

•Vo∟

# 

OPERATION TIMING DIAGRAM

Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken high. Output enable time is the time taken for the output to become active when both chip enables are taken low. The high impedance state is defined as a point on the output waveform equal to a  $\Delta V$  of 0.5V from the active output level.

VOL+0.5V


# CAPACITANCE


OUTPUT


 $(f = 1MHz, V_{CC} = +5V, V_{IN} = +2V, T_A = 25 °C)$ 


Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı		-	10	pF
Output Capacitance	Co	-	<del>-</del>	12	pF


# TYPICAL CHARACTERISTICS CURVES


























# TYPICAL CHARACTERISTICS CURVES (Continued)








# INPUT/OUTPUT CIRCUIT INFORMATION


### INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.

### **OPEN-COLLECTOR OUTPUT**

The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB7122 (3-state) compared to 0mA for the MB7121 (open-collector).






## THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of LOW, HIGH and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level.) Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized system.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor is provided in the output circuit to decrease the load on the Chip Select circuit.



# MB7121/MB7122 BIT MAP

		A <sub>8</sub> A <sub>7</sub> A <sub>6</sub> A <sub>9</sub>				
		0	0	0	0	
	O <sub>1</sub>		₹			
		1	1	1	0	
		0	0	0	0	
	O <sub>2</sub>	≀				
		1	1	1	0	
		0	0	0	0	
	O <sub>3</sub>		(			
		1	1	1	0	
		0	0	0	0	
	O <sub>4</sub>		{			
		1	1	1	0	
A <sub>5</sub> A <sub>4</sub> A <sub>1</sub> A <sub>0</sub> A <sub>3</sub>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
A <sub>1</sub> A <sub>0</sub>	~					
A3	ľŏ					

# Multiplexer

A <sub>8</sub> 0 0	Α7	A <sub>6</sub>	A9
0	0	0	0
0	0	0	1
0	0	1	1
0	0	1	0
0 0 0	1	1	0
0	1	1	1
0	1	0	1
0	1	0	0
1	0	1	0
1	0	1	1
1	0	0	1
1	0	0	0
1	1	0	0
1	1	0	1
1	1	1	1
1	1	1	0

# Decoder/Driver

A <sub>5</sub>	10011001	10011001	10011001	10011001	10011001	10011001	10011001	10011001
	00111100		1					
A <sub>4</sub>	00001111	00001111	00001111	00001111	00001111	00001111	00001111	00001111
A <sub>1</sub>	00000000	11111111	00000000	11111111	00000000	11111111	00000000	11111111
Ao	00000000	00000000	11111111	11111111	00000000	00000000	11111111	11111111
A <sub>3</sub>	00000000	00000000	00000000	00000000	11111111	11111111	11111111	11111111

## HIGH SPEED SCHOTTKY TTL 4096-BIT PROM

#### DESCRIPTION

The Fujitsu MB7123 and MB7124 are high speed Schottky TTL electrically field programmable read only memories. Uncommitted collector outputs and three-state outputs are provided for easy memory expansion.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAPTM (Diffused Eutetic Aluminum Process) during simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon), and SVG (Shallow V-Groove) with thin epitaxial layer and Schottky TTL process enable small chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC, and programming tests prior to shipment. This results in extremely high programmability.

#### **FEATURES**

- Organization: 512 words by 8-bits
- TTL compatible input/output
- · Fast access times:

MB7123E/MB7124E: 45 ns max. MB7123H/MB7124H: 35 ns max.

- Low Power Dissipation: 170 mA Max.
- Open collector outputs on **MB7123**
- Three-state outputs on MB7124


- and reliability of DEAP™ (Diffused Eutectic Aluminum Process)
- Simplified and lower power programming
- One chip enable lead for easy memory expansion

# Proven high programmability

#### Low current PNP inputs

- Standard 20-pin DIP package
- MB7124 is pin compatible with AM27S28 and N82S147


#### MB7123/MB7124 BLOCK DIAGRAM





**CERDIP PACKAGE** DIP-20C-C01

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB7123/MB7124

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V <sub>CC</sub>	-0.5 to +7.5	V
Input Voltage	VIN	-1.5 to +5.5	V
Input Voltage (during programming)	V <sub>IPRG</sub>	22.5	V
Output Voltage (during programming)	V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current	IIN	-20	mA
Input Current (during programming)	IPRG	+270	mA
Output Current	lout	+100	mA
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	•c
Output Voltage	Vout	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	V
Input Low Voltage	VIL	0.0	_	0.8	V
Input High Voltage	ViH	2.0	_	V <sub>CC</sub>	V
Ambient Temperature	TA	0	_	75	°C

#### DC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V <sub>IH</sub> = 4.5V)		I <sub>R1</sub>	_	_	40	μА
Input Leakage Current (VIH = 5.5V)		I <sub>R2</sub>	-	. —	1.0	mA
Input Load Current (VIL = 0.45V)		lF	-	-	-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 16mA)		V <sub>OL</sub>	_		0.50	V
Output Leakage Current (V <sub>O</sub> = 2.4V, chip disabled from a low)	MB7124	Іоін			40	μΑ
Output Leakage Current (V <sub>O</sub> = 0.45V, chip disabled from a high)	MB7124	loil	_	_	-40	μА
Output Leakage Current (V <sub>0</sub> = 2.4V, chip disabled) (Open Collector)	MB7123	lolk	_	_	40	μΑ
Input Clamp Voltage (I <sub>IN</sub> = -18mA)		V <sub>IC</sub>	_		-1.2	V
Power Supply Current (VIN = OPEN or GND)		lcc	_	120	170	mA
Output High Voltage ( $I_O = -2.4$ mA)	MB7124	V <sub>OH</sub> ∗	2.4		_	٧
Output Short Circuit Current (VO = GND)	MB7124	los*	-15		-60	mA


<sup>\*</sup>Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled (VCE = 0.4V) and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

#### **AC CHARACTERISTICS**

Full guaranteed operating ranges unless othewise noted.

		MB7123E/MB7124E		MB7123H/MB7124H		
Parameter	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	tAA	25	45	25	35	ns
Output Disable Time	t <sub>DIS</sub>	15	30	15	30	ns
Output Enable Time	t <sub>EN</sub>	15	30	15	30	ns

#### **AC TEST CONDITIONS**



INPUT CONDITIONS

**Amplitude** 


Rise and Fall Time

Frequency

0V to 3V 5 ns from 1V to 2V 1 MHz

MB7123/MB7124					
R <sub>1</sub>	R <sub>2</sub>	CL			
300Ω	600Ω	30pF			

#### OPERATION TIMING DIAGRAM



Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken high. Output enable time is the time taken for the output to become active when both chip enables are taken low. The high impedance state is defined as a point on the output waveform equal to a  $\Delta V$  of 0.5V from the active output level.

#### CAPACITANCE

 $(f = 1MHz, V_{CC} = +5V, V_{IN} = +2V)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı		_	10	pF
Output Capacitance	Co	_	_	12	pF

### HIGH SPEED SCHOTTKY TTL 8192-BIT PROM

#### DESCRIPTION

The Fujitsu MB7127/MB7128 are high speed Schottky TTL electrically field programmable read only memories. With open collector outputs on the MB7127 and three-state outputs on the MB7128, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be pro-

grammed by the highly reliable DEAP<sup>TM</sup> (Diffused Eutetic Aluminum Process) during a simple programming procedure.

The sophisticated Schottky TTL process enables small chip size and fast access time.

The extra test cells and unique testing methods provide extremely high programmability.

CERDIP PACKAGE DIP-18C-C01

#### **FEATURES**

- Organization:
- 2048 words by 4-bits

   TTL compatible input/output
- Fast access time:


MB7127E/MB7128E: 55 ns Max.

30 ns Typ. MB7127H/MB7128H: 45 ns Max.

- 30 ns Max.
- Low Power Dissipation:
   155 mA Max.
- Single +5V supply voltage
- Proven high programmability and reliability of DEAP<sup>TM</sup> (Diffused Eutectic Aluminum Process)


- Simplified and lower power programming
- Low current PNP inputs
- MB7127: Open collector outputs
- MB7128: Three-state outputs
- Chip select leads for easy memory expansion
- Standard 18-pin DIP package
- MB7128 pin is compatible with industry standard products: 82S185, HM7685, 63S841, 27S185
- MB7127 pin compatible with 82S184, HM7684, 63S840, 27S184

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB7127/MB7128 BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V <sub>CC</sub>	-0.5 to +7.5	V
Input Voltage	V <sub>IN</sub>	-1.5 to 5.5	V
Input Voltage (during programming)	$V_{IPRG}$	22.5	V
Output Voltage (during programming)	V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current	liN	-20	mA
Input Current (during programming)	I <sub>IPRG</sub>	+270	mA
Output Current	lout	+100	mA
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Output Voltage	Vout	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	V
Input Low Voltage	VIL	0.0		0.8	V
Input High Voltage	ViH	2.0	_	Vcc	V
Ambient Temperature	TA	0	_	75	°C

#### DC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIH = 4.5V)	I <sub>R1</sub>	_	_	40	μΑ
Input Leakage Current (VIH = 5.5V)	I <sub>R2</sub>	_	_	1.0	mA
Input Load Current (VIL = 0.45V)	lF	_		-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 16 mA)	Vol		_	0.50	V
Output Leakage Current (VOL = 2.4V, chip					
disabled from a low)	Гоін	-	_	40	μΑ
Output Leakage Current (VO = 0.45V, chip					
disabled from a high)	loil	_		-40	μΑ
Input Clamp Voltage (I <sub>IN</sub> = −18mA)	V <sub>IC</sub>			-1.2	V
Power Supply Current	laa		110	155	mA
(VIN = OPEN or GND)	Icc		110	133	""
Output High Voltage (I <sub>O</sub> = −2.4mA)	Von*	2.4	-	_	٧
Output Short Circuit Current (Vo = GND)	los*	-1.5		-60	mA


<sup>\*</sup>Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip enabled (VCE = 0.4V) and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

#### **AC CHARACTERISTICS**

Full guaranteed operating ranges unless otherwise noted.

		MB7127E/MB7128E		MB7127H/MB7128H		
Parameter	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	30	55	30	45	ns
Output Disable Time	t <sub>DIS</sub>		40		30	ns
Output Enable Time	t <sub>EN</sub>	_	40	_	30	ns

#### AC TEST CONDITIONS



INPUT CONDITIONS


Amplitude 0V to 3V

Rise and Fall Time 5 ns from 1V to 2V

Frequency 1 MHz

MB7127/MB7128				
R <sub>1</sub> R <sub>2</sub> C <sub>L</sub>				
300Ω	000Ω	30pF		

#### OPERATION TIMING DIAGRAM





Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken to the inactive state. Output enable time is the time taken for the output to become active when both chip enables are taken to the active state. The high impedance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.


### **CAPACITANCE** (f = 1MHz, $V_{CC}$ = +5V, $V_{IN}$ = +2V, $T_A$ = 25°C)


Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı	_		10	pF
Output Capacitance	Co	_		15	pF


#### TYPICAL CHARACTERISTICS CURVES



















#### TYPICAL CHARACTERISTICS CURVES (Continued)














## INPUT/OUTPUT CIRCUIT INFORMATION

#### INPUT

In the input circuit, Shottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.

#### **OPEN-COLLECTOR OUTPUT**


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL-totem pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB7128 (3-state) compared to 0mA for the MB7127 (open collector).


#### THREE-STATE OUTPUT


A "three-state" output is a logic element which has three distinct output states of LOW, HIGH, and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a defineable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line drive capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor is provided in the output circuit to decrease load on the Chip Enable circuit.







#### MB7127/MB7128 BIT MAP

		A <sub>8</sub> A <sub>9</sub> A <sub>2</sub> A <sub>10</sub>
	O <sub>1</sub>	0 0 0 0
	O <sub>2</sub>	0 0 0 0
	O <sub>3</sub>	0 0 0 0
	O <sub>4</sub>	1 1 1 0
A <sub>7</sub> A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>1</sub> A <sub>0</sub> A <sub>3</sub>	0 0 0 0 1 1 0 0 1 0 1 1 0	

Multiplexer

Ag	Αç	A	0 0	0
0	0	0	0	
0	0	0	1	
0	0	1	.1	
0 0 0	0		0	
0	1	1	0	
0	1	1	1	
0	1	0	1	
0 0 0 1 1 1 1	1	0	0	
1	0	1.	0	
1	0	1	1	
1	0	0	1	
1	0	0	0	
1	1	0	0	
1	1	0	1	
1	1	1	.1	
1	1	1	0	_

#### Decoder/Driver

Α7	01100110	01100110	01100110	01100110	01100110	01100110	01100110	01100110
A <sub>6</sub>	00111100	11000011	11000011	00111100	11000011	00111100	00111100	11000011
A <sub>5</sub>	00001111	00001111	00001111	00001111	00001111	00001111	00001111	00001111
Α4	11111111	00000000	11111111	00000000	11111111	00000000	11111111	00000000
A <sub>1</sub>	00000000	00000000	11111111	11111111	00000000	00000000	111111111	111111111
A <sub>0</sub>	00000000	00000000	00000000	00000000	11111111	11111111	11111111	11111111
A <sub>3</sub>	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
A <sub>7</sub>	01100110	01100110	01100110	01100110	01100110	01100110	01100110	01100110
A <sub>7</sub>				01100110		01100110		01100110 00111100
	11000011	00111100	00111100	11000011		11000011	11000011	
A <sub>6</sub>	11000011	00111100	00111100 00001111	11000011	00111100	11000011	11000011	00111100
A <sub>6</sub>	11000011 00001111 11111111	00111100 00001111 00000000	00111100 00001111 11111111	11000011 00001111 00000000	00111100	11000011 00001111 00000000	11000011 00001111 11111111	00111100
A <sub>6</sub> A <sub>5</sub> A <sub>4</sub>	11000011 00001111 11111111 00000000	00111100 00001111 00000000 00000000	00111100 00001111 11111111 11111111	11000011 00001111 00000000 11111111	00111100 00001111 11111111	11000011 00001111 00000000 00000000	11000011 00001111 11111111 11111111	00111100 00001111 00000000 11111111

## HIGH SPEED SCHOTTKY TTL 8192-BIT PROM


#### DESCRIPTION

The Fujitsu MB7130 is a high speed Schottky TTL electrically field programmable read only memory organized as 1024 words by 8-bits. With three-state outputs on the MB7130, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAPTM (Diffused Eutectic Aluminum Process) according to simple programming procedures.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon), with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming tests prior to shipment. This results in extremely high programmability.




CERAMIC PACKAGE DIP-22C-F01


#### **FEATURES**

- Organization: 1024 words by 8-bits, fully decoded
- TTL compatible inputs/output
- Fast Access Time: MB7130E: 55 ns Max. 30 ns Tvp. MB7130H: 45 ns Max. 30 ns Typ.
- Proven high programmability and reliabilty of DEAP™ (Diffused Eutectic Aluminum Process)

- Single +5V supply voltage
- Low current PNP inputs
- AC characteristics quaranteed over full operating voltage and temperature range via unique testina techniques
- Simplified and lower power programming
- Three-state outputs
- Two chip enable leads for simplified memory expansion
- Standard 22-pin DIP package



#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB7130E/MB7130H

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V <sub>CC</sub>	-0.5 to +7.5	V
Input Voltage	V <sub>IN</sub>	-1.5 to +V <sub>CC</sub>	V
Input Voltage (during programming)	V <sub>IPRG</sub>	22.5	V
Output Voltage (during programming)	V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current	IIN	-20	mA
Input Current (during programming)	IPRG	+270	mA
Output Current	lout	+100	mA
Output Current (during programming)	loprg	+150	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Output Voltage	V <sub>OUT</sub>	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

	The second secon				
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	V
Input Low Voltage	ViL	0.0		0.8	V
Input High Voltage	ViH	2.0		V <sub>CC</sub>	V
Ambient Temperature	TA	0		75	°C

#### DC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (V <sub>IH</sub> = 4.5V)	I <sub>R1</sub>	<u> </u>		40	μΑ
Input Leakage Current (V <sub>IH</sub> = 5.5V)	I <sub>R2</sub>		<del></del>	1.0	mA
Input Load Current (VIL = 0.45V)	lF	<u> </u>	_	-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 16 mA)	VoL	-	_	0.50	V
Output Leakage Current (VoL = 2.4V, chip					
disabled from a low)	Юін		<u> </u>	40	μΑ
Output Leakage Current (VO = 0.45V, chip					
disabled from a high)	IOIL		_	-40	μА
Input Clamp Voltage (I <sub>IN</sub> = -18mA)	VIC	_		-1.2	V
Power Supply Current	lcc	_	125	175	mA
(V <sub>IN</sub> = OPEN or GND)		0.4			
Output High Voltage (I <sub>O</sub> = -2.4mA)	V <sub>OH</sub> *	2.4			V
Output Short Circuit Current (Vo = GND)	los*	15	_	-60	mA


<sup>\*</sup>Note: Denotes guaranteed characteristics of the output high-level (ON) state when the chip enabled (VCE = 0.4V) and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

#### **AC CHARACTERISTICS**

Full guaranteed operating ranges unless otherwise noted.

		MB7130E		MB71		
Parameter	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	30	55	30	45	ns
Output Disable Time	t <sub>DIS</sub>	_	40		30	ns
Output Enable Time	t <sub>EN</sub>	_	40	_	30	ns

#### MB7130E/MB7130H



#### **AC TEST CONDITIONS**

INPUT CONDITIONS

Amplitude 0V to 3V


Rise and Fall Time 5 ns from 1V to 2V

Frequency

1 MHz

MB7130							
R <sub>1</sub>	<b>R</b> 2	C					
3000	600()	30pF					

#### OPERATION TIMING DIAGRAM




Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken to the inactive state. Output enable time is the time taken for the output to become active when both chip enables are taken to the active state. The high impedance state is defined as a point on the output waveform equal to a  $\Delta V$  of 0.5V from the active output level.


### **CAPACITANCE** (f = 1MHz, $V_{CC} = +5V$ , $V_{IN} = +2V$ , $T_A = 25$ °C)


Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cı	_	_	10	pF
Output Capacitance	Co	_		15	pF


#### MB7130E/MB7130H


#### TYPICAL CHARACTERISTICS CURVES




















#### INPUT/OUTPUT CIRCUIT INFORMATION

#### INPUT


In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


#### THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of LOW, HIGH and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level.) Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor is provided in the output circuit to decrease the load on the Chip Enable circuit.





## HIGH SPEED SCHOTTKY TTL 8192-BIT PROMS

#### DESCRIPTION

The Fujitsu MB7131 and MB7132 are high speed Schottky TTL electrically field programmable read only memories. With open collector outputs on the MB7131 and three-state outputs on the MB7132, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be pro-

#### **FEATURES**

- Organization: 1024 words by 8-bits
- TTL compatible input/output
- Fast access time:

MB7131E/MB7132E: 55 ns Max. 30 ns Typ.

MB7131H/MB7132H: 45 ns Max.


- 45 ns Max. 30 ns Max.
- Low Power Dissipation:
   175 mA Max.
- Single +5V supply voltage
- Proven high programmability and reliability of DEAP<sup>TM</sup> (Diffused Eutectic Aluminum Process)

grammed by the highly reliable DEAP<sup>TM</sup> (Diffused Eutetic Aluminum Process) during simple programming procedure.

The sophisticated Schottky TTL process enables small chip size and fast access time.


The extra test cells and unique testing methods provide extremely high programmability.

- Simplified and lower power programming
- Low current PNP inputs
- MB7131: Open collector outputs
- MB7132: Three-state outputs
   Chip select leads for easy memory expansion
- Standard 24-pin DIP package
  MB7131 pin compatible with
- 82S180, 6380, HM7680, 93450, 3608, 27S180
- MB7132 pin is compatible with industry standard products: 82S181, HM7681, 6381-1, 28S86, 93451, 3628




CERAMIC PACKAGE DIP-24C-A01

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB7131/MB7132 BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V <sub>CC</sub>	-0.5 to +7.5	V
Input Voltage	VIN	-1.5 to +5.5	V
Input Voltage (during programming)	V <sub>IPRG</sub>	22.5	V
Output Voltage (during programming)	V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current	IN	-20	mA
Input Current (during programming)	I <sub>IPRG</sub>	+270	mA
Output Current	lout	+100	mA
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Output Voltage	Vout	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
Input Low Voltage	V <sub>IL</sub>	0.0	_	0.8	V
Input High Voltage	V <sub>IH</sub>	2.0	. <del>-</del> a :	V <sub>CC</sub>	V
Ambient Temperature	TA	0	_	75	°C

#### DC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIH = 4.5V)		I <sub>R1</sub>			40	μΑ
Input Leakage Current (VIH = 5.5V)		I <sub>R2</sub>	_	_	1.0	μΑ
Input Load Current (V <sub>IL</sub> = 0.45V)		l <sub>F</sub>	_	_	-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 16mA)		V <sub>OL</sub>	_	_	0.50	V
Output Leakage Current (VO = 2.4V, chip	MB7131	lolk	_	-	40	μΑ
disabled from a low)	MB7132	loiн	_	_	40	μА
Output Leakage Current ( $V_O = 0.5V$ , chip	MB7122	lou			-40	μΑ
disabled from a low	WIDT 132	IOIL	_	_	-40	μ^
Input Clamp Voltage (I <sub>IN</sub> = -18mA)		V <sub>IC</sub>	_		-1.2	V
Power Supply Current (V <sub>IN</sub> = OPEN or GND)		Icc	_	125	175	mA
Output High Voltage(I <sub>O</sub> = −2.4mA	MB7132	V <sub>OH*</sub>	2.4	_	_	V
Output Short Circuit Current (VO = GND)	MB7132	los*	-15		-60	mA


<sup>\*</sup>Note: Denotes guaranteed characteristics of output high-level (ON) state when the chip enabled and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

#### AC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.

		MB7131E/MB7132E		MB7131H		
Parameter	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	30	55	30	45	ns
Output Disable Time	t <sub>DIS</sub>	_	40	_	30	ns
Output Enable Time	t <sub>EN</sub>	_	40	_	30	ns

#### **AC TEST CONDITIONS**



#### INPUT CONDITIONS


Amplitude 0V to 3V

Rise and Fall Time 5 ns from 1V to 2V

Frequency 1 MHz

MB7131/MB7132						
R <sub>1</sub>	CL					
300Ω	600Ω	30pF				

#### OPERATION TIMING DIAGRAM





Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken to the inactive state. Output enable time is the time taken for the output to become active when both chip enables are taken to the active state. The high impedance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.


 $\textbf{CAPACITANCE} \quad \text{(f = 1MHz, $V_{CC} = +5$V$, $V_{IN} = +2$V$, $T_{A} = 25\,^{\circ}$C)}$ 


Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cl	_	<del>-</del>	10	pF
Output Capacitance	CO		_	15	pF


#### TYPICAL CHARACTERISTICS CURVES






















#### TYPICAL CHARACTERISTICS CURVES (Continued)














#### INPUT/OUTPUT CIRCUIT INFORMATION

#### INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.

#### **OPEN-COLLECTOR OUTPUT**


The open-collector is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to impedance low-level is typically 30mA for the MB7132 (3-state) compared to 0mA for the MB7131 (open collector).


#### THREE-STATE OUTPUT


A "three-state" output is a logic element which has three distinct output states of LOW, HIGH, and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a defineable logic level). Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line drive capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor is provided in the output circuit to decrease load on the Chip Select circuit.







### MB7131/MB7132 BIT MAP

		Α8	A <sub>9</sub>	A <sub>0</sub>
		1	1	0
	O <sub>8</sub>		7	l
		0	1	ا ،
		1	1	0
	O <sub>7</sub>		7	
		1	1	0
		1	1	0
	O <sub>6</sub>		1	
		1	1	0
		'		١
	O <sub>5</sub>		7	
		0	1	0
		1	1	0
	04		1	
		0	1_	0
		1	1	0
	O <sub>3</sub>		1	
		0	1	0
		1	1	0
	O <sub>2</sub>		1	1
		0	-	0
		1	1	0
	O <sub>1</sub>		7	ŀ
		0	1	0
Α,	1 1	U		
A <sub>7</sub> A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>1</sub> A <sub>2</sub> A <sub>3</sub>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
A 5	0   1			
A 1	0 1			
A <sub>2</sub>	1 1 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 1 1			
~3	1			

Multiplexer

i	A٤	Αç	A <sub>C</sub>
	1	1	0
	1	1	1
	1	0	1
	1	0	0
	0	0	0
	0	0	1
	0	1	1
	0	1	0

#### Decoder/Driver

A <sub>7</sub>	10011001	10011001	10011001	10011001	10011001	10011001	10011001	10011001
A <sub>6</sub>	11000011	00111100	00111100	11000011	00111100	11000011	11000011	00111100
A <sub>5</sub>	00001111	00001111	00001111	00001111	00001111	00001111	00001111	00001111
Α4	11111111	00000000	11111111	00000000	11111111	00000000	11111111	00000000
A <sub>1</sub>	00000000	00000000	11111111	11111111	00000000	00000000	11111111	11111111
A <sub>2</sub>	00000000	00000000	00000000	00000000	11111111	11111111	11111111	11111111
A <sub>3</sub>	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
				<del> </del>				
A7	10011001	10011001	10011001	10011001	10011001	10011001	10011001	10011001
A <sub>6</sub>	00111100	11000011	11000011	00111100	11000011	00111100	00111100	11000011
A <sub>5</sub>	00001111	00001111	00001111	00001111	00001111	00001111	00001111	00001111
Α4	11111111	00000000	11111111	00000000	11111111	00000000	11111111	00000000
A <sub>1</sub>	00000000	00000000	11111111	11111111	00000000	00000000	11111111	11111111
A <sub>2</sub>	00000000	00000000	00000000	00000000	11111111	11111111	11111111	11111111
l Aa	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111

## HIGH SPEED SCHOTTKY **TTL 16.384-BIT PROM**

#### DESCRIPTION

The Fujitsu MB7134 is a high speed Schottky TTL electrically field programmable read only memory organized as 4096 words by 4-bits. With three-state outputs on the MB7134, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP™ (Diffused Eutectic Aluminum Process) according to simple programming procedures.

#### **FEATURES**

- Organization: 4096 words by 4-bits, fully decoded
- TTL compatible inputs/output
- Fast Access Time:

MB7134E: 55 ns max. 35 ns typ.


MB7134H: 45 ns max. 35 ns tvp.

- Proven high programmability and reliability of DEAPTM (Diffused Eutectic Aluminum Process)
- Single +5V supply voltage

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming tests prior to shipment. This results in extremely high programmability.

- Low Current PNP inputs
- over full operating voltage and temperature range via unique testing techniques
- programming
- Two chip enable leads for simplified memory
- Standard 20-pin DIP package




Simplified and lower

- Three-state outputs
- expansion


**CERAMIC PACKAGE** DIP-20C-F01

#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due ti high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB7134 BLOCK DIAGRAM



#### MB7134E/MB7134H

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Power Supply Voltage (during programming)	Vcc	-0.5 to +7.5	V
Input Voltage	V <sub>IN</sub>	-1.5 to +5.5	V
Input Voltage (during programming)	V <sub>IPRG</sub>	22.5	V
Output Voltage (during programming)	V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current	In	-20	mA
Input Current (during programming)	I <sub>IPRG</sub>	+270	mA
Output Current	lout	+100	mA
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Output Voltage	Vout	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
Input Low Voltage	V <sub>IL</sub>	0.0	-	0.8	V
Input High Voltage	V <sub>IH</sub>	2.0	<u> </u>	Vcc	V
Ambient Temperature	T <sub>A</sub>	0	<del>-</del>	75	°C

#### DC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIH = 4.5V)	I <sub>R1</sub>	_	_	40	μА
Input Leakage Current (VIH = 5.5V)	I <sub>R2</sub>	·		1.0	mA
Input Load Current (VIL = 0.45V)	I <sub>F</sub>	_		-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 16mA)	V <sub>OL</sub>		<del>-</del>	0.50	٧
Output Leakage Current (V <sub>O</sub> = 2.4V, chip disabled from a low)	Іоін		_ ::::	40	μА
Output Leakage Current ( $V_O = 0.5V$ , chip disabled from a low)	loil	<u></u>	_	-40	μА
Input Clamp Voltage (I <sub>IN</sub> = −18mA)	V <sub>IC</sub>	_	_	- 1.2	V
Power Supply Current (V <sub>IN</sub> = OPEN or GND)	lcc	_	120	170	mA
Output High Voltage (I <sub>O</sub> = −2.4mA)	V <sub>OH</sub> *	2.4		_	V
Output Short Circuit Current (V <sub>O</sub> = GND)	los*	-15		-60	mA


<sup>\*</sup>Note: Denotes guaranteed characteristics of output high-level (ON) state when the chip enabled and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

#### **AC CHARACTERISTICS**

Full guaranteed operating ranges unless otherwise noted.


Parameter	Cumbal	MB7134E		MB7	11-14	
	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	taa	35	55	35	45	ns
Output Disable Time	t <sub>DIS</sub>	<del>-</del>	40	_	40	ns
Output Enable Time	t <sub>EN</sub>	_	40	_	40	ns

#### **AC TEST CONDITIONS**



MB 7134						
R <sub>1</sub>	CL					
470Ω	1ΚΩ	30pF				

#### **OPERATION TIMING DIAGRAM**




Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken to the inactive state. Output enable time is the time taken for the output to become active when both chip enables are taken to the active state. The high impedance state is defined as a point on the output waveform equal to a  $\Delta V$  of 0.5V from the active output level.


### **CAPACITANCE** (f = 1MHz, $V_{CC} = +5V$ , $V_{IN} = +2V$ , $T_A = 25$ °C)


Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	CI	_	_	10	pF
Output Capacitance	Co	<del>-</del>	_	15	pF


#### MB7134E/MB7134H


#### TYPICAL CHARACTERISTICS CURVES




















#### MB7134E/MB7134H

#### INPUT/OUTPUT CIRCUIT INFORMATION

#### INPUT


In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.


#### THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of LOW, HIGH and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level.) Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor is provided in the output circuit to decrease the load on the Chip Enable circuit.





### FUJITSU MICROELECTRONICS

### MB7137E/H MB7138E/H

## HIGH SPEED SCHOTTKY TTL 16,384-BIT PROM

#### DESCRIPTION

The Fujitsu MB7137/MB7138 are high speed Schottky TTL electrically field programmable read only memories. With open collector outputs on the MB7137 and three-state outputs on the MB7138, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP<sup>TM</sup> (Diffused Eutectic Aluminum Process) during a simple programming procedure.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and Schottky TTL process enables small chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming tests prior to shipment. This results in extremely high programmability.



CERAMIC PACKAGE DIP-24C-A01

#### **FEATURES**

- Organization: 2048 words x bits
- Fast Access Time: MB7137E/MB7138E: 55ns Max. 35ns Typ.

MB7137H/MB7138H:


45ns Max. 35ns Typ.

- TTL compatible input/output
- AC characteristics are guaranteed over full operating voltage and temperature ranges via unique testing techniques
- Low power dissipation: 180mA max.
- Proven high programmability and reliability of DEAP<sup>TM</sup> (Diffused Eutectic Aluminum Process)
- Simplified and lower power programming
- Low current PNP inputs
- MB7137: Open collector outputs
- MB7138: Three-state outputs


 Three Chip Select leads for easy memory expansion

- Standard 24-pin DIP package
- MB7138 pin compatible with industry standard products: HM76161, 3636, 28S166, 82S191, 93511
- MB7137 pin compatible with: 82S190, 27S190, 98510, HM76160

#### MB7137/MB7138 BLOCK DIAGRAM



#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit.

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V <sub>CC</sub>	-0.5 to +7.5	V
Input Voltage	V <sub>IN</sub>	-1.5 to +5.5	V
Input Voltage (during programming)	V <sub>IPRG</sub>	22.5	V
Output Voltage (during programming)	V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current	IN	-20	mA
Input Current (during programming)	I <sub>IPRG</sub>	+270	mA
Output Current	lout	+100	mA
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Output Voltage	V <sub>OUT</sub>	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	٧
Input Low Voltage	V <sub>IL</sub>	0.0	<del></del>	0.8	V
Input High Voltage	V <sub>IH</sub>	2.0	<del>_</del>	V <sub>CC</sub>	V
Ambient Temperature	T <sub>A</sub>	0		75	°C

#### DC CHARACTERISTICS

Full guaranteed operating ranges unless otherwise noted.


Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (V <sub>IH</sub> = 4.5V)		I <sub>R1</sub>		_	40	μΑ
Input Leakage Current (VIH = 5.5V)		I <sub>R2</sub>	_		1.0	mA
Input Load Current (V <sub>IL</sub> = 0.45V)		lF	_	_	-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 10mA)			_		0.50	٧
Output Leakage Current (V <sub>O</sub> = 2.4V, chip	MB7137	lolk		_	40	μΑ
disable from a low)	MB7138	Іоін	_	_	40	μΑ
Output Leakage Current ( $V_0 = 0.5V$ , chip disabled from a low)		loil	_		-40	μΑ
Input Clamp Voltage (I <sub>IN</sub> = -18mA)		V <sub>IC</sub>			-1.2	٧
Power Supply Current (V <sub>IN</sub> = OPEN or GND		lcc	_	130	180	mA
Output High Voltage (I <sub>O</sub> = -2.4mA) MB7138		V <sub>OH</sub> *	2.4	_		V
Output Short Circuit Current (VO = GND	MB7138	los*	- 15	_	-60	mA

<sup>\*</sup> Note: Denotes guaranteed characteristics of output high-level (ON) state when the chip enabled and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

#### **AC CHARACTERISTICS**

Full guaranteed operating ranges unless otherwise noted.

_		MB7137E/MB7138E		MB7137H		
Parameter	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	35	55	35	45	ns
Output Disable Time	t <sub>DIS</sub>	_	40	_	40	ns
Output Enable Time	t <sub>EN</sub>	_	40		40	ns



#### **AC TEST CONDITIONS**

0V to 3V


INPUT CONDITIONS

Amplitude

Rise and Fall Time 5 ns from 1V to 2V 1 MHz Frequency

MB7137/MB7138					
R <sub>1</sub>	R <sub>2</sub>	CL			
470Ω	1000Ω	30pF			

#### OPERATION TIMING DIAGRAM





Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken to the inactive state. Output enable time is the time taken for the output to become active when both chip enables are taken to the active state. The high impedance state is defined as a point on the output waveform equal to a  $\Delta V$  of 0.5V from the active output level.


### **CAPACITANCE** (f = 1MHz, $V_{CC} = +5V$ , $V_{IN} = +2V$ , $T_A = 25$ °C)


Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	CI		<del>-</del>	10	pF
Output Capacitance	Co	<del>-</del>	<del></del>	15	pF


#### TYPICAL CHARACTERISTICS CURVES






















#### TYPICAL CHARACTERISTICS CURVES (Continued)














#### INPUT/OUTPUT CIRCUIT INFORMATION

#### INPUT

In the input circuit, Schottky TTL circuit techology is used to achieve high-speed operation. A PNP transistor in the first stage of the input circuit improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.

#### **OPEN-COLLECTOR OUTPUT**


The open-collector is often utilized in high speed applications where power dissipation must be minimized. When the device is switched, there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance highlevel to low impedance low-level) is typically 30mA for the MB7138 (3-state) compared to 0mA for the MB7137 (open-collector).


#### THREE-STATE OUTPUT


A "three-state" output is a logic element which has three distinct output states of LOW, HIGH and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level.) Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor is provided in the output circuit to decrease the load on the Chip Enable circuit.







#### MB7137/MB7138 BIT MAP

		A <sub>8</sub> A <sub>9</sub> A <sub>2</sub> A <sub>10</sub>
	01	1 1 1 0
	O <sub>2</sub>	0 0 0 0
	O <sub>3</sub>	0 0 0 0
	O <sub>4</sub>	0 0 0 0
A <sub>7</sub> A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>1</sub> A <sub>0</sub> A <sub>3</sub>	0 0 0 0 1 1 0 0 1 0 1 0	

Multiplexer

1	Α8	Ag	A <sub>2</sub>	A <sub>10</sub>
١	0	0	0	0
l	0	0	0	1
ı	0	0	1	1
	0	0	1	0
	0	1	1	0
	0	1	1	A <sub>10</sub> 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0
	0	1.,	0	1
ı	0	1	0	0
	1	0	1	0
	1	0	1	1
	1	0	0	1
	1	0	0	0
	1	1.	0	0
	1	1	0	1
	1	1	1	1
	1	1	1	0

#### Decoder/Driver

A <sub>7</sub>	01100110	01100110	01100110	01100110	01100110	01100110	01100110	01100110
A <sub>6</sub>	00111100	11000011	11000011	00111100	11000011	00111100	00111100	11000011
A <sub>5</sub>	00001111	00001111	00001111	00001111	00001111	00001111	00001111	00001111
A <sub>4</sub>	11111111	00000000	11111111	00000000	11111111	00000000	11111111	00000000
A <sub>1</sub>	00000000	00000000	11111111	11111111	00000000	00000000	11111111	11111111
A <sub>0</sub>	00000000	00000000	00000000	00000000	11111111	11111111	11111111	11111111
A <sub>3</sub>	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
A <sub>7</sub>	01100110	01100110	01100110	01100110	01100110	01100110	01100110	01100110
A <sub>6</sub>	11000011		00111100	11000011	00111100	1 4 4 4 4 4 4 4 4 1	4400014	امميييمما
	111000011	00111100	00111100	11000011	00111100	1 1 0 0 0 0 1 1	11000011	00111100
A <sub>5</sub>		000111100				00001111		00111100
١ ,		00001111	00001111	00001111		00001111	00001111	00001111
1 "	00001111	00001111	00001111	00001111	00001111	00001111	00001111	00001111
A <sub>4</sub>	00001111 11111111 00000000	00001111	00001111 11111111 11111111	00001111 00000000 11111111	00001111 11111111 00000000	00001111	00001111 11111111 11111111	00001111 00000000 11111111

## HIGH SPEED SCHOTTKY TTL 32,768-BIT PROM

#### DESCRIPTION

The Fujitsu MB7141 and MB7142 are high speed electrically field programmable read only memories. With open collector outputs on the MB7141 and three-state outputs on the MB7142, memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP™ (Diffused Eutectic Aluminum Process) during a simple programming procedure.

#### **FEATURES**

- Organization: 4096 words x 8 bits, fully decoded
- TTL compatible input/output
- Fast Access Time:

MB7141F/MB7142F:

65 ns Max. 45 ns Typ.

MB7141H/MB7142H:

55 ns Max. 45 ns Typ.

The sophisticated passive isolation termed IOP (Isolation by Oxide and Polysilicon) with thin epitaxial layer and schottky TTL process permits minimal chip size and fast access time.

The extra test cell and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.


- Low power dissipation:
- Single +5V supply voltage
- programming
- Proven high programmability and reliability of DEAP™ (Diffused Eutectic Aluminum Process)
- Low current PNP inputs

- 185mA max
- Simplified and lower power


#### CERAMIC PACKAGE **DIP-24C-A01**

- MB7141: Open collector outputs
- MB7142: Three-state outputs
- Two chip select leads for easy memory expansion
- Standard 24-pin DIP package
- MB7142 pin compatible with N82S321, HM76321 and 3632

#### MB7141/MB7142 BLOCK DIAGRAM



#### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB7141/MB7142

#### **ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	V
Power Supply Voltage (during programming)	Vcc	-0.5 to +7.5	V
Input Voltage	VIN	-1.5 to +5.5	V
Input Voltage (during programming)	V <sub>IPRG</sub>	22.5	V
Output Voltage (during programming)	V <sub>OPRG</sub>	-0.5 to +22.5	V
Input Current	IIN	-20	mA
Input Current (during programming)	IPRG	+270	mA
Output Current	IOUT	+100	mA
Output Current (during programming)	IOPRG	+150	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Output Voltage	Vout	-0.5 to +V <sub>CC</sub>	V

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	V
Input Low Voltage	V <sub>IL</sub>	0.0		0.8	V
Input High Voltage	ViH	2.0		V <sub>CC</sub>	V
Ambient Temperature	TA	0		75	°C

#### DC CHARACTERISTICS

Full guaranteed ranges unless otherwise noted.

Parameter		Symbol	Min	Тур	Max	Unit
Input Leakage Current (VIH = 4.5V)		I <sub>R1</sub>	_		40	μΑ
Input Leakage Current (VIH = 5.5V)		I <sub>R2</sub>	_	_	1.0	mA
Input Load Current (V <sub>II</sub> = 0.45V)		l <sub>F</sub>	-	_	-250	μΑ
Output Low Voltage (I <sub>OL</sub> = 16 mA)		V <sub>OL</sub>	_	_	0.50	V
Output Leakage Current	MB7141	lolk	_		40	μΑ
$(V_O = 2.4V, chip disable from a low)$	MB7142	ЮІН	_		40	μΑ
Output Leakage Current (V <sub>O</sub> = 0.5V, chip disabled from a high)	MB7142	loil	_		-40	μΑ
Input Clamp Voltage (I <sub>IN</sub> = −18mA)		V <sub>IC</sub>	_	_	-1.2	V
Power Supply Current (VIN = OPEN or G	ND)	Icc	_	140	185	mA
Output High Voltage ( $I_O = -2.4mA$ )		VoH∗	2.4	_	_	V
Output Short Circuit Current (VO = GND)	)	los*	-15		-60	mA


<sup>\*</sup>Note: Denotes guaranteed characteristics of output high-level (ON) state when the chip is enabled and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factory testing.

#### **AC CHARACTERISTICS**

Full guaranteed operating ranges unless otherwise noted.

		MB7141E/MB7142E		MB7141H/MB7142H		
Parameter	Symbol	Тур	Max	Тур	Max	Unit
Address Access Time	t <sub>AA</sub>	45	65	45	55	ns
Output Disable Time	tDIS	_	40		40	ns
Output Enable Time	tEN	_	40		40	ns

### AC TEST CONDITIONS




### INPUT CONDITIONS

Amplitude 0V to 3V
Rise and Fall Time 5 ns from 1V to 2V
Frequency 1 MHZ

MB7141/MB7142				
R <sub>1</sub>	R <sub>2</sub>	CL		
300Ω	600Ω	30pF		

### OPERATION TIMING DIAGRAM




Notes: Output disable time is the time taken for the output to reach a high impedance state when either chip enable is taken to the inactive state. Output enable time is the time taken for the output to become active when both chip enables are taken to the active state. The high impedance state is defined as a point on the output waveform equal to a  $\Delta V$  of 0.5V from the active output level.


 $\textbf{CAPACITANCE} \; (f=1 \; \text{MHz}, \, \text{V}_{\text{CC}} \; = \; +5 \text{V}, \, \text{V}_{\text{IN}} \; = \; +2 \text{V}, \, \text{T}_{\text{A}} \; = \; 25 \, ^{\circ}\text{C})$ 


Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	Cl			10	pF
Output Capacitance	CO	-	_	15	pF


### MB7141/MB7142


### TYPICAL CHARACTERISTICS CURVES






















### TYPICAL CHARACTERISTICS CURVES (Continued)














### MB7141/MB7142

### INPUT/OUTPUT CIRCUIT INFORMATION

### INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.

### OPEN COLLECTOR OUTPUT


The open-collector output is often utilized in high speed applications where power dissipation must be minimized. When the device is switched. there is no current sourced from the supply rail. Consequently, the current spike normally associated with TTL totem-pole outputs is eliminated. In high frequency applications, this minimizes noise problems (false triggering) as well as power drain. For example, the transient current (low impedance high-level to low impedance low-level) is typically 30mA for the MB7142 (3-state) compared to 0mA for the MB7141 (open-collector).


### THREE-STATE OUTPUT


A "three-state" output is a logic element which has three distinct output states of LOW, HIGH and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level.) Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor is provided in the output circuit to decrease the load on the Chip Select circuit.







## MB7141/MB7142 BIT MAP


	A8.	A9A10/
O <sub>8</sub>		+
07		
06		
O <sub>5</sub>		
O <sub>4</sub>		
O <sub>3</sub>		
O <sub>2</sub>		
O <sub>1</sub>		
~	0 0 0 1 1 1 1	
	O <sub>8</sub> O <sub>7</sub> O <sub>6</sub> O <sub>5</sub> O <sub>4</sub> O <sub>3</sub> O <sub>2</sub> O <sub>1</sub>	O <sub>8</sub> O <sub>7</sub> O <sub>6</sub> O <sub>5</sub> O <sub>4</sub> O <sub>3</sub> O <sub>2</sub> O <sub>1</sub>

Multiplexer


			Α1	۱
0	0	0	0	1
0	0	0	1	I
0	0	1	1	١
0	0	1	0	ı
0	1	1	0	Į
0	1	1	1	ł
0	1	0	1	I
0	1	0	0	ı
1	0	1	0	Ì
1	0	1	1	١
1	0	0	1	Į
1	0	0	0	I
1,	1	0	0	Į
1	1	0	1	I
1	1	1	1	l
1	1	1	0	١

υ	ec	OC	ıer	ΊU	rıv	er

A <sub>0</sub>	01100110	01100110	01100110	01100110	01100110	01100110	01100110	01100110
A <sub>1</sub>	11000011	00111100	00111100	11000011	00111100	11000011	11000011	00111100
A <sub>6</sub>	11110000	11110000	11110000	11110000	11110000	11110000	11110000	11110000
A <sub>5</sub>	00000000	11111111	00000000	11111111	00000000	11111111	00000000	11111111
A7	00000000	00000000	11111111	11111111	00000000	00000000	11111111	11111111
A <sub>4</sub>	00000000	00000000	00000000	00000000	11111111	11111111	11111111	11111111
A <sub>3</sub>	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
A <sub>2</sub>	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
_	<u> </u>	<u> </u>	<u> </u>		<u></u>			<u> </u>
A <sub>0</sub>	01100110	01100110	01100110	01100110	01100110	01100110	01100110	01100110
A <sub>1</sub>	00111100	11000011	11000011	00111100	11000011	00111100	00111100	11000011
A <sub>6</sub>	11110000	11110000	11110000	11110000	11110000	11110000	11110000	11110000
A <sub>5</sub>	00000000	11111111	00000000	11111111	00000000	11111111	00000000	11111111
A <sub>7</sub>	00000000	00000000	11111111	11111111	00000000	00000000	11111111	11111111
A4	00000000	00000000	00000000	00000000	11111111	11111111	11111111	11111111
A <sub>3</sub>	11111111	11111111	11111111	11111111	11111111	11111111	11111111	[11111111]
A <sub>2</sub>	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	,,							
An	01100110	01100110	01100110	01100110	01100110	01100110	01100110	01100110
A <sub>0</sub>	01100110	01100110	01100110	01100110	01100110	01100110	01100110	
A <sub>1</sub>	00111100	11000011	11000011	00111100	11000011	00111100	00111100	11000011
A <sub>1</sub> A <sub>6</sub>	00111100	11000011	11000011 11110000	00111100	11000011	00111100	00111100 11110000	11000011
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub>	00111100 11110000 00000000	11000011 11110000 11111111	11000011 11110000 00000000	00111100 11110000 11111111	11000011 11110000 00000000	00111100 11110000 11111111	00111100 11110000 00000000	11000011 11110000 111111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub>	00111100 11110000 00000000 00000000	11000011 11110000 11111111 00000000	11000011 11110000 00000000 11111111	00111100 11110000 11111111 11111111	11000011 11110000 00000000 00000000	00111100 11110000 11111111 00000000	00111100 11110000 00000000 11111111	11000011 11110000 11111111 11111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub>	00111100 11110000 00000000 00000000	11000011 11110000 11111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 00000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub> A <sub>3</sub>	00111100 11110000 00000000 00000000 000000	11000011 11110000 11111111 00000000 000000	11000011 11110000 00000000 1111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 00000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub>	00111100 11110000 00000000 00000000	11000011 11110000 11111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 00000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub> A <sub>3</sub>	00111100 11110000 00000000 00000000 000000	11000011 11110000 11111111 00000000 000000	11000011 11110000 00000000 1111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 00000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub>	00111100 11110000 00000000 00000000 000000	11000011 11110000 11111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 0000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub>	00111100 11110000 00000000 00000000 000000	11000011 11110000 111111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 0000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>0</sub> A <sub>1</sub>	00111100 11110000 00000000 00000000 000000	11000011 11110000 111111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 0000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A1 A6 A5 A7 A4 A3 A2 A0 A1 A6	00111100 11110000 00000000 00000000 000000	11000011 11110000 111111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 00000000 111111	00111100 11110000 11111111 0000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A <sub>1</sub> A <sub>6</sub> A <sub>5</sub> A <sub>7</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>6</sub> A <sub>5</sub>	00111100 11110000 00000000 00000000 000000	11000011 11110000 111111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 0000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A1 A6 A5 A7 A4 A3 A2 A0 A1 A6 A5 A7	00111100 11110000 00000000 00000000 000000	11000011 11110000 111111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 111111111 111111111 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 00000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111
A1 A6 A5 A7 A4 A3 A2 A0 A1 A6 A5 A7 A4	00111100 11110000 00000000 00000000 000000	11000011 11110000 111111111 00000000 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 11111111 000000	11000011 11110000 00000000 11111111 000000	00111100 11110000 11111111 00000000 111111	00111100 11110000 00000000 11111111 111111	11000011 11110000 11111111 11111111 111111



QUALITY AND RELIABILITY DATA ORDERING INFORMATION PACKAGE INFORMATION REP AND DISTRIBUTOR LISTINGS



### LOT ASSURANCE TESTS

Test <sup>1</sup>	Test	MIL-STD-883B	Q'ty/Acceptance No. (LTPD)		
Group		Method No.	Level A	Level B	Level C
A1	Static Tests at 25°C		45/0 (5)	45/0 (5)	45/0 (5)
A2	Dynamic Tests at 25°C		45/0 (5)	45/0 (5)	45/0 (5)
A3	Functional Tests at 25°C		45/0 (5)	45/ (5)	45/0 (5)
A4	Static Tests at Max. Rated Operating Temp.	Product Dependent	32/0 (7)	32/0 (7)	22/0 (10)
A5	Dynamic Tests at Max. Rated Operating Temp.		32/0 (7)	32/0 (7)	22/0 (10)
A6	Function Tests at Max. Rated Operating Temp.		22/0 (10)	22/0 (10)	15/0 (15)
B1	External Visual	2009.1	2/0	2/0	2/0
	Physical Dimensions	2016	2/0	2/0	2/0
B2	Thermal Shock	1011.2 <sup>3</sup> (Test Conditions A ~ F)	10/0		_
	Temperature Cycling	1010.2 <sup>3</sup> (Test Conditions A ~ G)	10/0	_	=
	Soldering Heat	2031.1 <sup>4</sup>	10/0	_	_
В3	Mechanical Shock	2002.2 <sup>3</sup> (Test Conditions A ~ G)	10/0		_
	Vibration, Variable Frequency	2007.1 <sup>3</sup> (Test Conditions A ~ C)	10/0	<del>-</del>	_
	Constant Acceleration	2001.2 <sup>3</sup> (Test Conditions A ~ J)	10/0	_	
B4	Solderability	2003.2	10/0	10/0 10/0	
B5	Lead Integrity	2004.2 <sup>3</sup>	2/0		
В6	Resistance to Solvents	2015.1	3/0	3/0	3/0
В7	Internal Visual and Mechanical	2014	2/0	1/0	1/0
B8	Bond Strength (10 Wires/Device) <sup>5</sup>	2011.2 <sup>3</sup> (Test Conditions A ~ H)	2/0	1.5/0	1.5/0
В9	Die Shear	2019.1	3/0	_	-
B10	High Temperature Storage	1008.1 <sup>3,7</sup> (Test Conditions A ~ H)	18/1	-	-
B11	Steady State Life	1005.2 <sup>3,7</sup> (Test Conditions A ~ F)	25/1	_	-
B12	Steady State Humidity (Plastic Package Only)	103B <sup>6</sup>	18/1	_	_

### Notes

- Test Groups denote individual tests employing individual samples; when several tests are grouped together within the same test, the sample is used to perform all tests within that test group.
- 2. Values given denote the minimum size of sample to be tested to assure, with 90% confidence, that a lot having a percent defective equal to the specified LTPD will not be accepted. Should the number of devices failing the specified tests exceed the acceptance number shown, the sample size may be increased one time only; for these cases, the LTPD value will be at least equivalent to (and in some cases may be more stringent than) that specified in this table.
- 3. Specific Test Condition employed will depend on the type and expected application of device being tested.
- 4. Tested in accordance with MIL-STD-750B.
- 5. The figures shown (e.g., 2/0, etc.) represent groups of 10 wires pulled per device.
- 6. Tested in accordance with MIL-STD-202E but with the Fujitsu specific conditions.
- 7. If no failures occur during the first 128 hours of testing, the test may be stopped and the lot accepted.

### PERIODIC QUALITY CONFORMANCE TESTS 7

Test <sup>1</sup>	Test	MIL-STD-883B	Q'ty/Acceptance No. (LTPD)		
Group		Method No.	Level A	Level B	Level C
A1	Static Tests at 25 °C		45/0 (5)	45/0 (5)	45/0 (5)
A2	Dynamic Tests at 25°C	Product Dependent	45/0 (5)	45/0 (5)	45/0 (5)
A3	Functional Tests at 25°C	7	45/0 (5)	45/0 (5)	45/0 (5)
C1	External Visual	2009.1	2/0	2/0	2/0
	Physical Dimensions	2016	2/0	2/0	2/0
C2	Thermal Shock	1011.2 <sup>3</sup>	_	10/0	10/0
	Temperature Cycling	(Test Conditions A ~ F)		10/0	10/0
1	remperature Cycling	(Test Conditions A ~ G)	-	10/0	10/0
	Soldering Heat	2031.14		10/0	10/0
C3	Mechanical Shock	2002.23	<del>                                     </del>	10/0	10/0
	Woonamour Onock	(Test Conditions A ~ G)		10/0	10,0
ſ	Vibration,	2007.1 <sup>3</sup>		10/0	10/0
L	Variable Frequency	(Test Conditions A ~ C)		10/0	10/0
- 1	Constant Acceleration	2001.2 <sup>3</sup>	-	10/0	10/0
		(Test Conditions A ~ J)			
C4	Internal Visual and Mechanical	2014	3/0	2/0	2/0
C5	Bond Strength <sup>5</sup>	2011,23	3/0	2/0	2/0
	(10 Wires/Device)	(Test Conditions A ~ H)			
C6	Die Shear	2019.1	_	3/0	3/0
C7	High Temperature	1008.1 <sup>3</sup>	_	32/0 (7)	32/0 (7)
	Storage	(Test Conditions A ~ H)		1	
C8	Steady State Life	1005.2 <sup>3</sup>		32/0 (7)	32/0 (7)
		(Test Conditions A ~ F)			
D1	External Visual	2009.1	15/0 (15)	15/0 (15)	15/0 (15)
	Physical Dimensions	2016	15/0 (15)	15/0 (15)	15/0 (15)
D2	Thermal Shock	1011.2 <sup>3</sup> (Test Conditions A ~ F)	15/0 (15)	15/0 (15)	15/0 (15)
	Temperature Cycling	1010.2 <sup>3</sup> (Test Conditions A ~ G)	15/0 (15)	15/0 (15)	15/0 (15)
	Soldering Heat	2031.1 <sup>4</sup>	15/0 (15)	15/0 (15)	15/0 (15)
D3	Mechanical Shock	2002.23	15/0 (15)	15/0 (15)	15/0 (15)
- F	Vibration,	2007.1 <sup>3</sup>	15/0 (15)	15/0 (15)	15/0 (15)
	Variable Frequency	(Test Conditions A ~ C)	10,0 (10)	10/0 (10)	1 10/0 (10)
Ī	Constant Acceleration	2001.2 <sup>3</sup> (Test Conditions A ~ J)	15/0 (15)	15/0 (15)	15/0 (15)
D4	Solderability	2003.2	15/0 (15)	15/0 (15)	15/0 (15)
D5	Lead Integrity	2004.23	1	15/0 (15)	15/0 (15)
D6	Resistance to Solvents	2015.1	15/0 (15)	15/0 (15)	15/0 (15)
D7	High Temperature	1008.131		32/0 (7)	32/0 (7)
	Storage	(Test Conditions A ~ H)	1		('/
D8	Steady State Life	1005.23	_	32/0 (7)	32/0 (7)
D9	Steady State Humidity	103B <sup>6</sup>	_	22/0 (10)	22/0 (10)
D10	(Plastic Package Only) Salt Atmosphere	1009.23	15/0 (15)	15/0 (15)	15/0 (15)
210	Gait Attitosphere	(Test Conditions A ~ D)	10/0 (10)	10/0 (10)	1 10,0 (10,

Notes 1. Test Groups denote individual tests employing individual samples; when several tests are grouped together within the same test group, the sample is used to perform all tests within that test group.

2. Values given denote the minimum size of sample to be tested to assure, with a 90% confidence, that a lot having a percent defective equal to the specified tests exceed the acceptance number shown, the sample size may be increased one time only; for these cases, the LTPD value will be at least equivalent to (and in some cases may be more stringent than) that specified in this table.

3. Specific Test Condition employed will depend on the type and expected application of device being tested.

4. Tested in accordance with MIL-STD-7508.

5. The figures shown (e.g., 2(0, etc.) represent groups of 10 wires pulled per device.

6. Tested in accordance with MIL-STD-202E but with the Fujitsu specific conditions.

7. Test Group C is for die-related testing performed every three months. Test Group D is for package-related testing and is performed every six months. Test Group A is performed each time either Test Group C or Test Group D is performed.

# IC MANUFACTURING FLOW CHART


Process Step	$\nabla$	QA Inspection
Material Incoming Inspection	Ь	100% inspection (or sample test, as required) of wafers, masks, packages, piece parts, chemicals, etc.
Wafer Processing Diffusion	<b>→</b>	100% surface inspection; sample test of oxide thickness; monitor tests of junction depth,
Photo-resist	8-\$	surface resistance and electrical parameters  100% surface and pattern inspection
Chemical Vapor Deposition	$\Diamond \rightarrow \Diamond$	100% surface inspection; monitor tests of film thickness and impurity concentration
Metallization	$\Diamond \rightarrow \Diamond$	100% surface inspection; monitor test of film thickness
Probe Test		100% test of electrical characteristics; monitor stress test
Wafer Inspection	The state of the s	Sample surface inspection
Dicing Scribe and Break	9	
Chip Select		100% visual inspection; 100% surface inspection
Chip Inspection	<b>†</b>	Sample surface inspection
Assembly Die Bond Wire Bond	$\Rightarrow$	100% bond wetting and chip surface inspection; monitor test of pilot run for machine calibration  100% bond position and chip surface inspection; sample lead pull test; monitor test of pilot run
Cleaning	φ ~	for machine calibration
Pre-cap Visual Inspection	中	100% inspection for particle contamination
Encapsulation Stabilization Bake	0	
Cap or Mold	(continued)	100% visual inspection; monitor test of pilot run for machine calibration

## IC MANUFACTURING FLOW CHART


Process Step	(continued)	OA Inspection
Stabilization (post cap)	ф	
Leak Test (ceramic and metal can only)		100% fine leak test; sample gross leak test
Lead Plating	$\Diamond \rightarrow \Diamond$	100% visual inspection; sample solderability test
External Visual Inspection		100% external appearance inspection; sample test of physical dimensions
Lead Trim and Cut	$\Diamond \rightarrow \Diamond$	100% external appearance inspection
Marking Inking	<b>♦</b> →	> 100% external appearance inspection
Bake	$\Diamond \rightarrow \Diamond$	Sample tests for hermeticity (ceramic only) and marking permanency
Burn-In (performed if required) Read/Record	<b>Ġ</b>	100% test of DC parameters
Burn-in	Q	
Final Test		100% test of DC and AC characteristics
Outgoing Inspection	$\Box$	Sample visual inspection; sample test of electrical characteristics
Lot Assurance Test		Sample environmental and life tests; sample test of electrical characteristics
Packaging	<b>Q</b>	
Warehouse and Shipping	O	
	THE TABLE	Legend Test/Inspection Process Production Process In-process QA Operation

### ORDERING INFORMATION

### PRODUCT MARKING



### **FUJITSU MICROELECTRONICS SALES OFFICES**



### HEADQUARTERS

Fujitsu Microelectronics 2985 Kifer Road • Santa Clara, CA 95051 • (408) 727-1700 • Telex I/II: 910-338-0190

### NORTHERN CALIFORNIA

Fujitsu Microelectronics 595 Millich Drive Suite 210 Campbell, CA 95008 (408) 866-5600 TWX: 910-590-8003

### SOUTHERN CALIFORNIA

Fujitsu Microelectronics 525 N. Cabrillo Park Drive Suite 314 Santa Ana, CA 97201 (714) 547-9525 TWX: 910-595-1587

### CHICAGO

Fujitsu Microelectronics 1833 Hicks Road Suites B & C Rolling Meadows, IL 60008 (312) 934-6400 TWX: 910-687-7378

### DALLAS

Fujitsu Microelectronics 1131 Rockingham Dr. @ Arapaho Suite 204 Richardson, TX 75080 (214) 669-1616 TWX: 910-867-9434

### BOSTON

Fujitsu Microelectronics 400 Hunnewell Street Suite 6 Needham Heights, MA 02194 (617) 449-1603 TWX: 710-325-0605


### NEW YORK

Fujitsu Microelectronics 350 Vanderbilt Motor Parkway Suite 303 Hauppauge, NY 11787 (516) 273-6660 TWX: 510-227-1049

# DIP-16C-A02 16-LEAD CERAMIC METAL SEAL DUAL IN-LINE PACKAGE 170(13.0) 1008(0.20) 170(1.78) 170(1.50) 170(1.78)


DIP-16C-C03


16-LEAD CERDIP DUAL IN-LINE PACKAGE





DIP-16C-C04

16-LEAD CERDIP DUAL IN-LINE PACKAGE









### 1 DENT | ## 1

DIP-20C-A01

20-LEAD CERAMIC
METAL SEAL
DUAL IN-LINE PACKAGE


R.050(1.27)REF
INDEX AREA

278(7.06)
290(7.37)
370(2.4.64)
3990(25.15)
300(2.29)
177(4.50)MAX
120(3.05)
150(3.81)
080(1.27)
080(1.27)
080(1.27)
080(1.27)
080(1.27)
080(1.27)
080(1.27)

# DIP-20C-C03 20-LEAD CERDIP DUAL IN-LINE PACKAGE 20-15 302(7.67) 313(7.59) 325(8.28) 300(7.52)TYP 325(7.21) 302(7.67) 313(7.59) 325(8.28) 300(7.52)TYP 326(7.21) 326


DIP-22C-F01

22-LEAD CERAMIC FRIT SEAL DUAL IN-LINE PACKAGE



DIP-24C-A01


24-LEAD CERAMIC METAL SEAL DUAL IN-LINE PACKAGE



# DIP-24C-A02

**METAL SEAL** 


**DUAL IN-LINE PACKAGE** 



.090(2.29) .110(2.79) .032(0.81) .05(1.42) .04(1.02) .09(1.52) .032(0.81) .03


### DIP-24C-C02

24-LEAD CERDIP WITH TRANSPARENT LID DUAL IN-LINE PACKAGE




### DIP-24C-C03


24-LEAD CERDIP
DUAL IN-LINE PACKAGE



FPT-24C-F01


24-LEAD CERAMIC FRIT SEAL FLAT PACKAGE






FPT-24-C02

24-LEAD CERDIP FLAT PACKAGE




DIP-24P-M01

24-LEAD PLASTIC DUAL IN-LINE PACKAGE




### DIP-28C-A01

28-LEAD CERAMIC METAL SEAL DUAL IN-LINE PACKAGE




### **DIP-28C-C01**

28-LEAD CERDIP
WITH TRANSPARENT LID
DUAL IN-LINE PACKAGE



### LCC-32C-A01

32-PAD CERAMIC METAL SEAL LEADLESS CHIP CARRIER



### REPRESENTATIVES

Arizona Thom Luke Sales, Inc. 2940 N. 67th Place Suite H Scottsdale, AZ 85251 (602) 941-1901

California Reed Electronic Marketing P.O. Box 206 Los Alamitos, CA 90720 (714) 821-9600 TWX: 910-341-7295 Reed Electronic Marketing P.O. Box 964 Del Mar, CA 92014 (714) 452-1456 TWX: 910-322-1131

Straube Associates 2551 Casey Avenue Mt. View, CA 94043 (415) 969-6060 TWX: 910-379-6556

Straube Associates 152C Maple Street Auburn, CA 95603 (916) 885-0632

Colorado

Straube Associates 3699 W. 73rd Avenue Westminster, CO 80030 (303) 426-0890 TWX: 910-938-0390

Connecticut Comp Rep Associates 605 Washington Avenue North Haven, CT 06473 (203) 239-9762

Florida Dyne-A-Mark Corporation 1001 NW 62nd Street Suite 107 Ft. Lauderdale, FL 33309 (305) 771-6501 TWX: 510-956-9872 Dyne-A-Mark Corporation P.O. Box 6117

Clearwater, FL 33518 (813) 441-4702 TWX: 810-866-0438

Florida (cont'd)
Dyne-A-Mark Corporation
P.O. Box 33 P.O. Box 33 Maitland, FL 32751 (305) 831-2097 TWX: 810-853-5039 Dyne-A-Mark Corporation P.O. Box 339 Palm Bay, FL 32905 (305) 727-0192 TWX: 510-959-6000

Georgia
Dixie Technical Marketing Dixie Technical Marketing 925 Main Street Suite 203 Stone Mountain, GA 30086 (404) 962-2530 TLX: 804-468

Idaho Straube Associates 2419 W. State Street, #10 Boise, ID 83702 (208) 343-9850

Illinois Illinois Sieger Associates 1805 Hicks Road Rolling Meadows, IL 60008 (312) 991-6161 TLX: 25-4022

Indiana Sieger Associates 6505 E. 82nd St. Suite 107 Indianapolis, IN 46750 (317) 842-0373 TLX: 27-6258

Kansas Sieger Associates 6328 Robin Hood Lane Shawnee Mission, KS 66203 (913) 831-0133

Maryland Maryland Component Sales, Inc. 3701 Old Court Rd. #14 Baltimore, MD 21208 (301) 484-3647 TWX: 710-862-0852

Massachusetts Comp Rep Associates 100 Everett Street Westwood, MA 02090 (617) 329-3454 TWX: 710-348-1469

Michigan Michigan AP<sub>I</sub> Associates 9880 E. Grand River Brighton, MI 48116 (313) 229-6550 TWX: 810-242-1510

Minnesota Minnesota Electromec Sales, Inc. 101 W. Burnsville Parkway Burnsville, MN 55337 (612) 894-8200 TWX: 910-576-0232

New Mexico Straube Associates 11701 Menaul Blvd. NE Suite E Albuquerque, NM 87112 (505) 292-0428 TWX: 910-989-0629

New York Tech-Mark/Upstate Assoc. P.O. Box 173 Mendon, NY 14506 (716) 624-3840

Ohio Del Steffen & Associates 69 Alpha Park Drive Cleveland, OH 44143 (216) 461-8333 Del Steffen & Associates 1201 E. David Road Dayton, OH 45429 (513) 293-3145 Del Steffen & Associates 173 Otterbein Drive Lexington, OH 44904 (419) 884-2313

Oklahoma Oklanoma Ion Associates 9726 E. 42nd Street Suite #125 Tulsa, OK 74145 (918) 664-0186

**Pennsylvania** Omni Sales 1014 Bethlehem Pike Erdenheim, PA 19118 (215) 233-4600 TWX: 510-661-9170

Ion Associates 1504 109th Street Grand Prairie, TX 75050 (214) 647-8225 TWX: 910-866-4645

Ion Associates 8705 Shoal Creek Blvd. Suite 213 Austin, TX 78758 (512) 458-2108 TWX: 910-874-1355 Ion Associates

10333 Northwest Freeway Suite 412 Houston, TX 77092 (713) 681-6266 TWX: 910-881-3776

Utah Utah Straube Associates 3509 S. Main Street Salt Lake City, UT 84115 (801) 263-2640 TWX: 910-925-4096

Washington Olson, Ferree & Associates 12727 NE 20th Suite 4 Bellevue, WA 98005 (206) 883-7792 TWX: 910-443-3003

Canada Pipe-Thompson Ltd. 5468 Dundas Street West Suite 206 Islington, Ontario M9B 6E3 (416) 236-2355 TWX: 610-492-4367

Puerto Rico Puerto Hico Comp Rep Associates KQH8 Miradero P.O. Box 724 Mayaguez, PR 00708 (809) 832-9529 TLX: 345-2062

### DISTRIBUTORS

### Alabama

Marshall Industries 3313 South Memorial Huntsville, AL 35801 (205) 881-9235

Arizona

3617 N. 35th Avenue Phoenix, AZ 85017 (602) 272-7951

Marshall Industries 835 West 22nd Street Tempe, AZ 85281 (602) 968-6181 TWX: 910-950-1946

Sterling Electronics 2001 East University Drive Phoenix, AZ 85034 (602) 258-4531 TWX: 910-951-1555 TLX: 667-317

Time Electronics Arizona 1203 W. Geneva Drive Tempe, AZ 85252 (602) 967-2000

California

Cattrornia Cetec Electronics 721 Charcot Avenue San Jose, CA 95131 (408) 263-7373 TWX: 910-338-0288 Cetec Electronics 5610 E. Imperial Hwy Southgate, CA 90280 (213) 773-6521 TWX: 910-583-1947

Cetec Electronics 3940 Ruffin Street Unit F San Diego, CA 92123 (714) 278-5020

Marshall Industries Maisfail Industries 8015 Deering Avenue Canoga Park, CA 91304 (213) 999-5001 TWX: 910-494-4821

Marshall Industries Marshall Industries 9674 Telstar Avenue El Monte, CA 91731 (213) 686-0141 TWX: 910-587-1565 TWX: 910-587-3448 California (cont'd)

Marshall Industries 10105 Carroll Canyon Road San Diego, CA 92131 (714) 578-9600 TWX: 910-322-1353

Marshall Industries 788 Palomar Avenue Sunnyvale, CA 94086 (408) 732-1100

Marshall Industries Marshaii moustries 17321 Murphy Avenue Irvine, CA 92714 (714) 556-6400 (213) 443-3724 TWX: 910-595-1969

Time Electronics Norcal 1339 Moffett Park Drive Sunnyvale, CA 94086 (408) 734-9888 TLX: 172-233

Time Electronics West 19210 S. Van Ness Torrance, CA 90501 (213) 320-0880 TWX: 910-349-6650

Colorado Marshall Industries 7000 N. Broadway Denver, CO 80221 (303) 427-1818 TWX: 910-938-2902

Connecticut Marshall Industries Village Lane Barnes Industrial Park Wallingford, CT 06492 (203) 265-3822 TWX: 710-476-0300 Milgray Connecticut 378 Boston Post Road Orange, CT 06477 (203) 795-0711

Fiorida Marshall Industries 4205 34th Street SW Orlando, FL 32805 (305) 841-1878 Milgray Florida 1850 Lee Road, Suite 104 Winter Park, FL 32789 (305) 647-5747

### **DISTRIBUTORS** (Continued)

Florida (cont'd)

Time Electronics Florida 6610 NW 21st Avenue Ft. Lauderdale, FL 33309 (305) 974-4800 TWX: 510-956-9408

Georgia

Marshall Industries 4364B Shackelford Road Norcross, GA 30093 (404) 923-5750 TWX: 810-766-3969

Milgray, Atlanta 17 Dunwoody Park Suite 102 Atlanta, GA 30338 (404) 393-9666

Classic Component Supply 3328 Commercial Avenue Northbrook, IL 60062 (312) 272-9650 TWX: 910-686-4783 Intercomp Inc. 2200 N. Stonington Hoffman Estates, IL 60195

(312) 843-2040 Marshall Industries

649 Thomas Drive Bensenville, IL 60106 (312) 595-6622 TWX: 910-256-4185

Kansas Milgray Kansas 6901 W. 63rd. Street Overland Park, KS 66202 (913) 236-8800

Maryland

Marshall Industries 16760 Oakmont Avenue Gaithersburg, MD 20760 (301) 840-9450 TWX: 710-828-9748

Milgray Washington 11820 Parklawn Drive Room 102 Rockville, MD 20852 (301) 468-6400 TWX: 710-826-1126

Massachusetts

Cavalier Components, Inc. 220 Reservoir Street Needham Heights, MA 02194 (617) 449-3112

Future Electronics Corp. 133 Flanders Road Westboro, MA 01581 (617) 366-2400 TWX: 710-390-0374

Marshall Industries One Wilshire Road Burlington, MA 01803 (617) 272-8200 TWX: 710-332-6359

Milgray New England 79 Terrace Hall Burlington, MA 01803 (617) 272-6800 TWX: 710-332-6508

Massachusetts (cont'd)

Sterling Electronics 11 Waverly Oaks Road Waltham, MA 01254 (617) 894-6200 TLX: 923-438

Time Electronics New England 400 New Boston Park Woodburn, MA 01801 (617) 935-8080 TWX: 710-393-0171

Michigan Camelot Electronics 37045 Schoolcraft Hwy. Livonia, MI 48150 (313) 591-0055 Reptron Electronics 34403 Glendale Livonia; MI 48150 (313) 525-2700 TWX: 810-242-1453

Minnesota Marshall Industries 13810 24th Avenue North Suite 460 Plymouth, MN 55441 (612) 559-2211

Time Electronics Midwest 330 Sovereign Court St. Louis, MO 63011 (314) 391-6444 TWX: 910-760-1893

New Jersey Marshall Industries 1111 Paulison Avenue Clifton, NJ 07015 (201) 340-1900 TWX: 710-989-7052

Marshall Industries Marsial industries 102 Gaither Drive Mt. Laurel, NJ 08054 (215) 627-1920 (609) 234-9100 TWX: 710-766-3969 Mast Distributors

21 Broadway Danville, NJ 07834 (201) 263-1180 TWX: 510-227-6622

Milgray Del Valley 3002 Greentree Exec. Campus Suite B Marlton, NJ 08053 (609) 983-5010 TWX: 710-896-0405

Sterling Electronics 774 Pleiffer Blvd. Perth Amboy, NJ 08861 (201) 442-8000 TLX: 138-679

**New York** 

New York
Current Components
215 Marcus Blvd.
Hauppauge, NY 11788
(516) 273-2600
TWX: 510-227-6622 Marshall Industries 10 Hooper Road Endwell, NY 13760 (607) 754-1570 TWX: 510-252-0194

New York (cont'd)

Marshall Industries 275 Oser Avenue Hauppauge, NY 11788 (516) 273-2424

Marshall Industries 1260 Scottsville Road Rochester, NY 14624 (716) 235-7620 TWX: 510-253-5526

Marshall Industries 6810 Ellicott Dr. E. Syracuse, NY 13057 (315) 432-0644

Mast Distributors 215 Marcus Blvd. Hauppauge, NY 11788 (516) 273-4422

Milgray Electronics 191 Hanse Avenue Freeport, NY 11520 (516) 546-5600 TWX: 510-225-3673

Ohio

Camelot Electronics 3827 April Lane Columbus, OH 43227 (614) 239-0056

Marshall Industries 6212 Executive Blvd. Dayton, OH 45424 (513) 236-8088 TWX: 810-459-1604 Milgray Cleveland 6155 Rockside Road Cleveland, OH 44131 (216) 447-1520

Oklahoma

Radio, Inc. 1000 South Main Tulsa, OK 74119 (918) 587-9123 TI X: 492-429

Oregon

Oregon
Parrott Electronics
15824 S.W. Upper Boones Ferry Rd.
Lake Oswego, OR 97034
(503) 684-3100 TWX: 910-467-8720

Pennsylvania

Time Electronics Mid Atlantic 520 Parkway Avenue Broomall, PA 19008 (215) 359-1200 TLX: 845-317

Rhode Island Edwards Electronics P.O. Box 819 55 Electronics Dr Warwick, RI 02888 (401) 781-8000 TWX: 710-382-7655

Active Component Technology 15800 Addison Road Addison, TX 75001 (214) 980-1888

Texas (cont'd)

Marshall Industries 14205 Proton Road Dallas, TX 75234 (214) 233-5200 TWX: 910-860-5472 Marshall Industries Marshall Industries 3698 Westchase Dr. Houston, TX 77042 (713) 789-6600 TWX: 910-881-6332

Weatherford Weatherford 4658 Sunbelt Drive Dallas, TX 75248 (214) 931-7333 TWX: 910-860-5544


Weatherford 3500 West T.C. Jester Blvd. Houston, TX 77018 (713) 688-7406 TWX: 910-881-6222

Weatherford 4861 Fredericksburg Road San Antonio, TX 78229 (512) 340-3764

Washington Washington
Bell Industries
1900 132nd NE
Bellevue, WA 98005
(206) 747-1515
TWX: 910-443-2482 Marshall Industries 1158 Industry Drive Tukwila, WA 98188 (206) 575-3120 TWX: 910-444-2274

Wisconsin Classic Components 2825 S. 160th Street New Berlin, WI 53151 (414) 786-5300 Marsh Electronics 1563 S. 101st Street Milwaukee, WI 53214 (414) 475-6000 TWX: 910-262-3321

Canada Future Electronics Corp. 237 Hymus Blvd. Pointe Claire, Quebec H9R 5C7 (514) 694-7710 TWX: 610-421-3251 Carsten Electronics LTD 25 Howden Road, Unit 5 Scarborough, Ontario M1R 3E8 (416) 751-2371 TLX: 06-963748



# FUJITSU MICROELECTRONICS

2985 Kifer Road Santa Clara, California 95051 (408) 727-1700 Telex I/II: 910-338-0190

PRINTED IN USA FMI 2-82 50K

AD MEDIA, SANTA CLARA