



# Am7990

## Local Area Network Controller for Ethernet (LANCE)

Advanced  
Micro  
Devices

### DISTINCTIVE CHARACTERISTICS


- Compatible with Ethernet and IEEE-802.3 10Base5 Type A, and 10Base2 Type B, "Cheapernet")
- Easily interfaced to 8086, 68000, Z8000™, LSI-II™ microprocessors
- On-board DMA and buffer management, 48 byte FIFO
- 24-bit wide linear addressing (Bus Master Mode)
- Network and packet error reporting
- Back-to-back packet reception with as little as 4.1  $\mu$ sec interpacket gap time
- Diagnostic Routines
  - Internal/external loop back
  - CRC logic check
  - Time domain reflectometer

### GENERAL DESCRIPTION

The Am7990 Local Area Network Controller for Ethernet (LANCE) is a 48-pin VLSI device designed to greatly simplify interfacing a microcomputer or minicomputer to an IEEE-802.3/Ethernet Local Area Network. The LANCE, in conjunction with the Am7992B Serial Interface Adapter (SIA), Am7996 Transceiver, and closely coupled local memory and microprocessor, is intended to provide the

user with a complete interface module for an Ethernet network. The Am7990 is designed using a scaled N-Channel MOS technology and is compatible with a variety of microprocessors. On-board DMA, advanced buffer management, and extensive error reporting and diagnostics facilitate design and improve system performance.

### BLOCK DIAGRAM





BD002063

### RELATED AMD PRODUCTS


Part No.	Description
Am7992B	Serial Interface Adaptor (SIA)
Am7996	IEEE-802.3/Ethernet/Cheapernet Transceiver
Am79C900	Integrated Local Area Communications Controller

## CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

## TYPICAL ETHERNET/CHEAPERNET NODE




# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**
- F. Revision**



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Valid Combinations		
AM7990	DC, DCB, PC, PCB, JC, JCTR	/80

## PIN DESCRIPTION

### DAL<sub>00</sub> – DAL<sub>15</sub> Data/Address Lines (Input/Output, Three-State)

The time multiplexed Address/Data bus. During the address portion of a memory transfer, DAL<sub>00</sub> – DAL<sub>15</sub> contains the lower 16 bits of the memory address. The upper 8 bits of address are contained in A<sub>16</sub> – A<sub>23</sub>.

During the data portion of a memory transfer, DAL<sub>00</sub> – DAL<sub>15</sub> contains the read or write data, depending on the type of transfer.

The LANCE drives these lines as a Bus Master and as a Bus Slave.

### A<sub>16</sub> – A<sub>23</sub> High Order Address Bus (Output Three-State)

Additional address bits to access a 24-bit address. These lines are driven as a Bus Master only.

### READ (Input/Output, Three-State)

Indicates the type of operation to be performed in the current bus cycle. This signal is an output when the LANCE is a Bus Master.

High – Data is taken off the DAL by the LANCE.

Low – Data is placed on the DAL by the LANCE.

The signal is an input when the LANCE is a Bus Slave.

High – Data is placed on the DAL by the LANCE.

Low – Data is taken off the DAL by the LANCE.

### BM<sub>0</sub>/BYTE, BM<sub>1</sub>/BUSAKO (Output, Three-state)

The two pins are programmable through bit (00) of CSR<sub>3</sub>.

BM<sub>0</sub>, BM<sub>1</sub> — If CSR<sub>3</sub> (00) BCON = 0

PIN 15 = BM<sub>0</sub> (Output Three-state) (48-Pin DIPs)

PIN 16 = BM<sub>1</sub> (Output Three-state) (48-Pin DIPs)

BM<sub>0</sub>, BM<sub>1</sub> (Byte Mask). This indicates the byte(s) on the DAL are to be read or written during this bus transaction. The LANCE drives these lines only as a Bus Master. It ignores the Byte Mask lines when it is a Bus Slave and assumes word transfers.

Byte selection using Byte Mask is done as described by the following table.

BM <sub>1</sub>	BM <sub>0</sub>	
LOW	LOW	Whole Word
LOW	HIGH	Upper Byte
HIGH	LOW	Lower Byte
HIGH	HIGH	None

BYTE, BUSAKO — If CSR<sub>3</sub> (00) BCON = 1

PIN 15 = BYTE (Output Three-state) (48-Pin DIPs)

PIN 16 = BUSAKO (Output) (48-Pin DIPs)

Byte selection may also be done using the BYTE line and DAL<sub>00</sub> line, latched during the address portion of the bus cycle. The LANCE drives BYTE only as a Bus Master and ignores it when a Bus Slave selection is done (similar to BM<sub>0</sub>, BM<sub>1</sub>).

Byte selection is done as outlined in the following table.

BYTE	DAL <sub>00</sub>	
LOW	LOW	Whole Word
LOW	HIGH	Illegal Condition
HIGH	LOW	Lower Byte
HIGH	HIGH	Upper Byte

BUSAKO is a bus request daisy chain output. If the chip is not requesting the bus and it receives HLD<sub>A</sub>, BUSAKO will

be driven LOW. If the LANCE is requesting the bus when it receives HLD<sub>A</sub>, BUSAKO will remain HIGH.

### Byte Swapping

In order to be compatible with the variety of 16-bit microprocessors available to the designer, the LANCE may be programmed to swap the position of the upper and lower order bytes on data involved in transfers with the internal FIFO.

Byte swapping is done when BSWP = 1. The most significant byte of the word in this case will appear on DAL lines 7-0 and the least significant byte on DAL lines 15-8.

When BYTE = H (indicating a byte transfer) the table indicates on which part of the 16-bit data bus the actual data will appear.

Whenever byte swap is activated, the only data that is swapped is data traveling to and from the FIFO.

Signal Line	Mode Bits	
	BSWP = 0 and BCON = 1	BSWP = 1 and BCON = 1
BYTE = L and DAL <sub>00</sub> = L	Word	Word
BYTE = L and DAL <sub>00</sub> = H	Illegal	Illegal
BYTE = H and DAL <sub>00</sub> = H	Upper Byte	Lower Byte
BYTE = H and DAL <sub>00</sub> = L	Lower Byte	Upper Byte

### CS Chip Select (Input)

Indicates, when asserted, that the LANCE is the slave device of the data transfer. CS must be valid throughout the data portion of the bus cycle. CS must not be asserted when HLD<sub>A</sub> is LOW.

### ADR Register Address Port Select (Input)

When LANCE is slave, ADR indicates which of the two register ports is selected. ADR LOW selects register data port; ADR HIGH selects register address port. ADR must be valid throughout the data portion of the bus cycle and is only used by the LANCE when CS is LOW.

### ALE/AS Address Latch Enable (Output, Three-State)

Used to demultiplex the DAL lines and define the address portion of the bus cycle. This I/O pin is programmable through bit (01) of CSR<sub>3</sub>.

As ALE (CSR<sub>3</sub> (01), ACON = 0), the signal transitions from a HIGH to a LOW during the address portion of the transfer and remains LOW during the data portion. ALE can be used by a Slave device to control a latch on the bus address lines. When ALE is HIGH, the latch is open, and when ALE goes LOW, the latch is closed.

As AS (CSR<sub>3</sub> (01), ACON = 1), the signal pulses LOW during the address portion of the bus transaction. The LOW-to-HIGH transition of AS can be used by a Slave device to strobe the address into a register.

The LANCE drives the ALE/AS line only as a Bus Master.

### DAS Data Strobe (Input/Output Three-State)

Defines the data portion of the bus transaction. DAS is high during the address portion of a bus transaction and low during the data portion. The LOW-to-HIGH transition can be

used by a Slave device to strobe bus data into a register.  $\overline{DAS}$  is driven only as a Bus Master.

**$\overline{DALO}$  Data/Address Line Out (Output, Three-State)**

An external bus transceiver control line.  $\overline{DALO}$  is asserted when the LANCE drives the DAL lines.  $\overline{DALO}$  will be LOW only during the address portion if the transfer is a READ. It will be LOW for the entire transfer if the transfer is a WRITE.  $\overline{DALO}$  is driven only when LANCE is a Bus Master.

**$\overline{DALI}$  Data/Address Line In (Output, Three-State)**

An external bus transceiver control line.  $\overline{DALI}$  is asserted when the LANCE reads from the DAL lines. It will be LOW during the data portion of a READ transfer and remain HIGH for the entire transfer if it is a WRITE.  $\overline{DALI}$  is driven only when LANCE is a Bus Master.

**$\overline{HOLD}/\overline{BUSRQ}$  Bus Hold Request (Output, Open Drain)**

Asserted by the LANCE when it requires access to memory.  $\overline{HOLD}$  is held LOW for the entire ensuing bus transaction. The function of this pin is programmed through bit (00) of  $CSR_3$ . Bit (00) of  $CSR_3$  is cleared when  $\overline{RESET}$  is asserted.

When  $CSR_3$  (00)  $BCON = 0$

$PIN\ 17 = \overline{HOLD}$  (Output Open Drain and input sense) (48-Pin DIPs)

When  $CSR_3$  (00)  $BCON = 1$

$PIN\ 17 = \overline{BUSRQ}$  (I/O Sense, Open Drain) (48-Pin DIPs)

If the LANCE wants to use the bus, it looks at  $\overline{HOLD}/\overline{BUSRQ}$ ; if it is HIGH the LANCE can pull it LOW and request the bus. If it is already LOW, the LANCE waits for it to go inactive-HIGH before requesting the bus.

**$\overline{HLDA}$  Bus Hold Acknowledge (Input)**

A response to  $\overline{HOLD}$ . When  $\overline{HLDA}$  is LOW in response to the chip's assertion of  $\overline{HOLD}$ , the chip is the Bus Master.

During bus master operation the LANCE waits for  $\overline{HLDA}$  to be deasserted 'HIGH' before reasserting  $\overline{HOLD}$  'LOW'. This insures proper bus handshake under all situations.

**$\overline{INTR}$  Interrupt (Output Open Drain)**

An attention signal that indicates, when active, that one or more of the following  $CSR_0$  status flags is set:  $BABL$ ,  $MERR$ ,  $MISS$ ,  $RINT$ ,  $TINT$  or  $IDON$ .  $\overline{INTR}$  is enabled by bit 06 of  $CSR_0$  ( $INEA = 1$ ).  $\overline{INTR}$  remains asserted until the source of interrupt is removed.

**$RX$  Receive (Input)**

Receive Input Bit Stream.

**$TX$  Transmit (Output)**

Transmit Output Bit Stream.

**$TENA$  Transmit Enable (Output)**

Transmit Output Bit Stream enable. When asserted, it enables valid transmit output ( $TX$ ).

**$RCLK$  Receive Clock (Input)**

A 10-MHz square wave synchronized to the Receive data and only active while receiving an input Bit Stream.

**$CLSN$  Collision (Input)**

A logical input that indicates that a collision is occurring on the channel.

**$RENA$  Receive Enable (Input)**

A logical input that indicates the presence of carrier on the channel.

**$TCLK$  Transmit Clock (Input)**

10-MHz clock.

**$\overline{READY}$  (Input/Output, Open Drain)**

When the LANCE is a Bus Master,  $\overline{READY}$  is an asynchronous acknowledgement from the bus memory that it will accept data in a WRITE cycle or that it has put data on the DAL lines in a READ cycle.

As a Bus Slave, the LANCE asserts  $\overline{READY}$  when it has put data on the DAL lines during a READ cycle or is about to take data off the DAL lines during a write cycle.  $\overline{READY}$  is a response to  $\overline{DAS}$  and will return High after  $\overline{DAS}$  has gone High.  $\overline{READY}$  is an input when the LANCE is a Bus Master and an output when the LANCE is a Bus Slave.

**$\overline{RESET}$  Reset (Input)**

Bus Request Signal. Causes the LANCE to cease operation, clear its internal logic, and enter an Idle state with the stop bit of  $CSR_0$  set. It is recommended that a 3.3 k $\Omega$  pullup register be connected to this pin.

**$V_{CC}$  Power supply pin +5 volts  $\pm 5\%$ .**

It is recommended that a 0.1- $\mu F$  and a 10- $\mu F$  decoupling capacitor be used between  $V_{CC}$  and  $V_{SS}$ .


**$V_{SS}$  Ground.**

Pin 1 and 24 (48-Pin DIPs) should be connected together externally, as close to the chip as possible.

## FUNCTIONAL DESCRIPTION


The parallel interface of the Local Area Network Controller for Ethernet (LANCE) has been designed to be "friendly" or easy to interface to a variety of popular 16-bit microprocessors. These microprocessors include the following: Z8000, 8086, 68000 and LSI-11. The LANCE has a 24-bit wide linear address space when it is in the Bus Master Mode, allowing it to DMA directly into the entire address space of the above

microprocessors. A programmable mode of operation allows byte addressing in one of two ways: a Byte/Word control signal compatible with the 8086 and Z8000 or an Upper Data Strobe and Lower Data Strobe signal compatible with microprocessors such as the 68000. A programmable polarity on the Address Strobe signal eliminates the need for external logic. The LANCE interfaces with both multiplexed and demultiplexed data busses and features control signals for address/data bus transceivers.



DF000390

Figure 1-1. LANCE/CPU Interfacing — Multiplexed Bus



DF000140

Figure 1-2. LANCE/CPU Interfacing — Demultiplexed Bus

During initialization, the CPU loads the starting address of the initialization block into two internal control registers. The LANCE has four internal control and status registers (CSR<sub>0</sub>, 1, 2, 3) which are used for various functions, such as the loading of the initialization block address, different programming modes and status conditions. The host processor communicates with the LANCE during the initialization phase for demand transmission and periodically to read the status bits following interrupts. All other transfers to and from the memory are automatically handled as DMA.

Interrupts to the microprocessor are generated by the LANCE upon: 1) completion of its initialization routine, 2) the reception of a packet, 3) the transmission of a packet, 4) transmitter timeout error, 5) a missed packet and 6) memory error.

The cause of the interrupt is ascertained by reading CSR<sub>0</sub>. Bit (06) of CSR<sub>0</sub>, (INEA), enables or disables interrupts to the microprocessor. In systems where polling is used in place of interrupts, bit (07) of CSR<sub>0</sub>, (INTR), indicates an interrupt condition.

The basic operation of the LANCE consists of two distinct modes: transmit and receive. In the transmit mode, the LANCE chip directly accesses data (in a transmit buffer) in memory. It prefixes the data with a preamble, sync pattern, and calculates and appends a 32-bit CRC. This packet is then ready for transmission to the Am7992B SIA. On transmission, the first byte of data loads into the 48-byte FIFO. The LANCE then begins to transmit preamble while simultaneously loading the rest of the packet into FIFO for transmission.

In the receive mode, packets are sent via the SIA to the LANCE. The packets are loaded into the 48-byte FIFO for preparation of automatic downloading into buffer memory. A CRC is calculated and compared with the CRC appended to the data packet. If the calculated CRC checksum doesn't agree with the packet CRC, an error bit is set.

### Addressing

Packets can be received using 3 different destination addressing schemes: physical, logical and promiscuous.

The first type is a full comparison of the 48-bit destination address in the packet with the node address that was programmed into the LANCE during an initialization cycle. There are two types of logical address. One is group type mask where the 48-bit address in the packet is put through a hash filter to map the 48-bit physical addresses into 1 of 64 logical groups. If any of these 64 groups have been preselected as the logical address, then the 48-bit address is stored in main memory. At this time, a look up is performed comparing the 48-bit incoming address with the pre-stored 48-bit logical address. This mode can be useful if sending packets to all of a particular type of device simultaneously (i.e., send a packet to all file servers or all printer servers). Additional details on logical addressing can be found in the INITIALIZATION section under "Logical Address Filter." The second logical address is a broadcast address where all nodes on the network receive the packet. The last receive mode of operation is the so-called "promiscuous mode" in which a node will

accept all packets on the coax regardless of their destination address.

### Collision Detection and Implementation

The Ethernet CSMA/CD network access algorithm is implemented completely within the LANCE. In addition to listening for a clear coax before transmitting, Ethernet handles collisions in a predetermined way. Should two transmitters attempt to seize the coax at the same time, they will collide and the data on the coax will be garbled. The transmitting nodes listen while they transmit, detect the collision, then continue to transmit for a predetermined length of time to "jam" the network and ensure that all nodes have recognized the collision. The transmitting nodes then delay a random amount of time according to the Ethernet "truncated binary backoff" algorithm in order that the colliding nodes don't try to repeatedly access the network at the same time. Up to 16 attempts to access the network are made by the LANCE before reporting back an error due to excessive collisions.

### Error Reporting and Diagnostics

Extensive error reporting is provided by the LANCE. Error conditions reported relate either to the network as a whole or to data packets. Network-related errors are recorded as flags in the CSRs and are examined by the CPU following interrupt. Packet-related errors are written into descriptor entries corresponding to the packet.


System errors include:

- Babbling Transmitter
  - Transmitter attempting to transmit more than 1518 data bytes.
- Collision
  - Collision detection circuitry nonfunctional
- Missed packet
  - Insufficient buffer space
- Memory timeout
  - Memory response failure

Packet-related errors:

- CRC
  - Invalid data
- Framing
  - Packet did not end on a byte boundary
- Overflow/Underflow
  - Indicates abnormal latency in servicing a DMA request
- Buffer
  - Insufficient buffer space available

The LANCE performs several diagnostic routines which enhance the reliability and integrity of the system. These include a CRC logic check and two loop back modes (internal/external). Errors may be introduced into the system to check error detection logic. A Time Domain Reflectometer is incorporated into the LANCE to aid system designers locate faults in the Ethernet cable. Shorts and opens manifest themselves in reflections which are sensed by the TDR.



DF000131

**Figure 2-1. LANCE/Processor Memory Interface**






Figure 2-2. LANCE Memory Management

## Buffer Management

A key feature of the LANCE and its on-board DMA channel is the flexibility and speed of communication between the LANCE and the host microprocessor through common memory locations. The basic organization of the buffer management is a circular queue of tasks in memory called descriptor rings, as shown in Figures 2-1 & 2-2. There are separate descriptor rings to describe transmit and receive operations. Up to 128 tasks may be queued up on a descriptor ring awaiting execution by the LANCE. Each entry in a descriptor ring holds a pointer to a data memory buffer and an entry for the length of the data buffer. Data buffers can be chained or cascaded to handle a long packet in multiple data buffer areas. The LANCE searches the descriptor rings in a "lookahead" manner to determine the next empty buffer in order to chain buffers together or to handle back-to-back packets. As each buffer is filled, an "own" bit is reset, allowing the host processor to process the data in the buffer.

## LANCE Interface

CSR bits such as ACON, BCON and BSWP are used for programming the pin functions used for different interfacing


schemes. For example, ACON is used to program the polarity of the Address Strobe signal (ALE/ $\overline{AS}$ ).

BCON is used for programming the pins, for handling either the BYTE/ $\overline{WORD}$  method for addressing word organized, byte addressable memories where the BYTE signal is decoded along with the least significant address bit to determine upper or lower byte, or an explicit scheme in which two signals labeled as BYTE MASK ( $\overline{BM}_0$  and  $\overline{BM}_1$ ) indicate which byte is addressed. When the BYTE scheme is chosen, the  $\overline{BM}_1$  pin can be used for performing the function  $\overline{BUSAKO}$ .

BCON is also used to program pins for different DMA modes. In a daisy chain DMA scheme, 3 signals are used ( $\overline{BUSRQ}$ ,  $\overline{HLDA}$ ,  $\overline{BUSAKO}$ ). In systems using a DMA controller for arbitration, only  $\overline{HOLD}$  and  $\overline{HLDA}$  are used.

## LANCE in Bus Master Mode

All data transfers from the LANCE in the Bus Master mode are timed by ALE,  $\overline{DAS}$ , and  $\overline{READY}$ . The automatic adjustment of the LANCE cycle by the  $\overline{READY}$  signal allows synchronization with variable cycle time memory due either to memory refresh or to dual port access. Bus cycles are a minimum of 600ns in length and can be increased in 100ns increments.



WF001832

**Figure 3. Bus Slave Read Timing**


Note: 1. There are two types of delays which depend on which internal register is accessed.  
 Type 1 refers to access of CSR<sub>0</sub>, CSR<sub>3</sub> and RAP.  
 Type 2 refers to access of CSR<sub>1</sub> and CSR<sub>2</sub> which are longer than Type 1 delay.

### Read Sequence (Master Mode)

The read cycle is begun by valid addresses being placed on DAL<sub>00</sub>-DAL<sub>15</sub> and A<sub>16</sub>-A<sub>23</sub>. The BYTE MASK signals are asserted to indicate a word, upper byte or lower byte memory reference. READ indicates the type of cycle. ALE or  $\overline{AS}$  are pulsed, and the trailing edge of either can be used to latch addresses. DAL<sub>00</sub>-DAL<sub>15</sub> go into a 3-state mode, and DAS falls LOW to signal the beginning of the memory access. The

memory responds by placing  $\overline{READY}$  LOW to indicate that the DAL lines have valid data. The LANCE then latches memory data on the rising edge of DAS, which in turn ends the memory cycle and  $\overline{READY}$  returns HIGH. Refer to Figure 5-1.

The bus transceiver controls,  $\overline{DALI}$  and  $\overline{DALO}$ , are used to control the bus transceivers.  $\overline{DALI}$  directs data toward the LANCE, and  $\overline{DALO}$  directs data or addresses away from the LANCE. During a read cycle,  $\overline{DALO}$  goes inactive before  $\overline{DALI}$  becomes active to avoid "spiking" of the bus transceivers.



WF004542

Figure 4. Bus Slave Write Timing

#### Write Sequence (Master Mode)

The write cycle is similar to the read cycle except that the DAL<sub>0</sub>-DAL<sub>15</sub> lines change from containing addresses to data after either ALE or  $\overline{AS}$  goes inactive. After data is valid on the bus,  $\overline{DAS}$  goes active. Data to memory is held valid after  $\overline{DAS}$  goes inactive. Refer to Figure 5-1.

#### LANCE in Bus Slave Mode


The LANCE enters the Bus Slave Mode whenever  $\overline{CS}$  becomes active. This mode must be entered whenever writing or reading the four status control registers (CSR<sub>0</sub>, CSR<sub>1</sub>, CSR<sub>2</sub>, and CSR<sub>3</sub>) and the Register Address Pointer (RAP). RAP and CSR<sub>0</sub> may be read or written to at anytime, but the LANCE must be stopped (by setting the stop bit in CSR<sub>0</sub>) for CSR<sub>1</sub>, CSR<sub>2</sub>, and CSR<sub>3</sub> access.

#### Read Sequence (Slave Mode)

At the beginning of a read cycle,  $\overline{CS}$ , READ, and  $\overline{DAS}$  are asserted. ADR also must be valid at this time. (If ADR is a "1," the contents of RAP are placed on the DAL lines. Otherwise the contents of the CSR register addressed by RAP are placed on the DAL lines.) After the data on the DAL lines become valid, the LANCE asserts  $\overline{READY}$ ,  $\overline{CS}$ , READ,  $\overline{DAS}$ , and ADR must remain stable throughout the cycle. Refer to Figure 3.


#### Write Sequence (Slave Mode)

This cycle is similar to the read cycle, except that during this cycle, READ is not asserted (READ is LOW). The DAL buffers are tristated which configures these lines as inputs. The assertion of  $\overline{READY}$  by LANCE indicates to the memory device that the data on the DAL lines have been stored by LANCE in its appropriate CSR register.  $\overline{CS}$ , READ,  $\overline{DAS}$ , ADR, and DAL <15:00> must remain stable throughout the write cycle. Refer to Figure 4.




WF004553

Figure 5-1. Bus Master Read Timing (Single DMA Cycle)



WF004563

Figure 5-2. Bus Master Write Timing (Single DMA Cycle)



WF004571

**Figure 6. Bus Acquisition Timing**

Note: 1. **RESET** is an asynchronous input to the LANCE and is not part of the Bus Acquisition timing. When **RESET** is asserted, the LANCE becomes a Bus Slave.

**Differences Between Ethernet Versions 1 and 2**

- a. Version 2 specifies that the collision detect of the transceiver must be activated during the interpacket gap time.
- b. Version 2 specifies some network management functions, such as reporting the occurrence of collisions, retries and deferrals.
- c. Version 2 specifies that when transmission is terminated, the differential transmit lines are driven to 0 volt differentially (half step).

**Differences Between IEEE-802.3 and Ethernet**

- a. IEEE-802.3 specifies a 2-byte length field rather than a type field. The length field (802.3) described the actual amount of data in the frame.
- b. IEEE-802.3 allows the use of a PAD field in the data section of a frame, while Ethernet specifies the minimum packet size at 64 bytes. The use of a PAD allows the user to send and receive packets which have less than 46 bytes of data.

A list of significant differences between Ethernet and IEEE-802.3 at the physical layer include the following:

	<b>IEEE-802.3</b>	<b>Ethernet</b>
End of Transmission State	Half Step	Full Step (Rev 1) or Half Step (Rev 2)
Common Mode Voltage	±5.5 V	0 – +5 V
Common Mode Current	Less than 1 mA	1.6 mA ±40%
Receive±, Collision±		
Input Threshold	±160 mV	±175 mV
Fault Protection	16 V	0 V

## PROGRAMMING

This section defines the control and Status Registers and the memory data structures required to program the Am7990 (LANCE).

### Programming the Am7990 (LANCE)

The Am7990 (LANCE) is designed to operate in an environment that includes close coupling with a local memory and a microprocessor (HOST). The Am7990 LANCE is programmed by a combination of registers and data structures resident within the LANCE and in memory. There are four Control and Status Registers (CSRs) within the LANCE which are programmed by the HOST device. Once enabled, the LANCE has the ability to access memory locations to acquire additional operating parameters.

The Am7990 has the ability to do independent buffer management as well as transfer data packets to and from the Ethernet. There are three memory structures accessed by the Chip:

1. Initialization Block – 12 words in contiguous memory starting on a word boundary. It also contains the operating parameters necessary for device operation. The initialization block is comprised of:
  - Mode of Operation
  - Physical Address
  - Logical Address Mask
  - Location to Receive and Transmit Descriptor Rings
  - Number of Entries in Receive and Transmit Descriptor Rings
2. Receive and Transmit Descriptor Rings – Two ring structures, one each for incoming and outgoing packets. Each entry in the rings is 4 words long and each entry must start on a quadword boundary. The Descriptor Rings are comprised of:
  - The address of a data buffer
  - The length of that data buffer
  - Status information associated with the buffer
3. Data Buffers – Contiguous portions of memory reserved for packet buffering. Data buffers may begin on arbitrary byte boundaries.

In general, the programming sequence of the LANCE may be summarized as:

1. Programming the LANCE's CSRs by a host device to locate an initialization block in memory. The byte control, byte addressing, and address latch enable modes are defined here also.
2. The LANCE loading itself with the information contained within the initialization block.
3. The LANCE accessing the descriptor rings for packet handling.

### Control and Status Registers

There are four Control and Status Registers (CSRs) resident within the chip. The CSRs are accessed through two bus addressable ports, an address port (RAP) and a data port (RDP).

### Accessing the Control and Status Registers

The CSRs are read (or written) in a two step operation. The address of the CSR to be accessed is written into the address

port (RAP) during a bus slave transaction. During a subsequent bus slave transaction, the data being read from (or written into) the data port (RDP) is read from (or written into) the CSR selected in the RAP.

Once written, the address in RAP remains unchanged until rewritten.

To distinguish the data port from the address port, a discrete I/O pin is provided.

#### ADR I/O Pin Port

ADR I/O Pin	Port
L	Register Data Port (RDP)
H	Register Address Port (RAP)

### Register Data Port (RDP)




#### Bit Name Description

Bit	Name	Description
15:00	CSR Data	Writing data into RDP writes the data into the CSR selected in RAP. Reading the data from the RDP reads the data from the CSR selected in RAP. CSR <sub>1</sub> , CSR <sub>2</sub> and CSR <sub>3</sub> are accessible only when the STOP bit of CSR <sub>0</sub> is set.

If the STOP bit is not set while attempting to access CSR<sub>1</sub>, CSR<sub>2</sub> or CSR<sub>3</sub>, the LANCE will return READY, but a READ operation will return undefined data. WRITE operation is ignored.

### Register Address Port (RAP)




#### Bit Name Description

Bit	Name	Description
15:02	RES	Reserved and read as zeroes.
01:00	CSR(1:0)	CSR address select. READ/WRITE. Selects the CSR to be accessed through the RDP. RAP is cleared by Bus RESET.

CSR(1:0)	CSR
00	CSR <sub>0</sub>
01	CSR <sub>1</sub>
10	CSR <sub>2</sub>
11	CSR <sub>3</sub>

## Control and Status Register Definition

### Control and Status Register 0 (CSR<sub>0</sub>)



The LANCE updates CSR<sub>0</sub> by logical "ORing" the previous and present value of CSR<sub>0</sub>.

Bit	Name	Description
15	ERR	ERROR summary is set by the "OR" of BABL, CERR, MISS and MERR. ERR remains set as long as any of the error flags are true.  ERR is read only; writing it has no effect. It is cleared by <u>RESET</u> , by setting the STOP bit, or clearing the individual error flags.
14	BABL	BABBLE is a transmitter timeout error. It indicates that the transmitter has been on the channel longer than the time required to send the maximum length packet.  BABL is a flag which indicates excessive length in the transmit buffer. It will be set after 1519 data bytes have been transmitted; the LANCE will continue to transmit until the whole packet is transmitted or until there is a failure before the whole packet is transmitted. When BABL error occurs, an interrupt will be generated if INEA = 1.  BABL is READ/CLEAR ONLY and is set by the LANCE, and cleared by writing a "1" into the bit. Writing a "0" has no effect. It is cleared by <u>RESET</u> or by setting the STOP bit.
13	CERR	COLLISION ERROR indicates that the collision input to the LANCE failed to activate within 2 μs after a LANCE-initiated transmission was completed. The collision after transmission is a transceiver test feature. This function is also known as heartbeat or SQE (Signal Quality Error) test.

Bit	Name	Description
12	MISS	CERR is READ/CLEAR ONLY and is set by the LANCE and cleared by writing a "1" into the bit. Writing a "0" has no effect. It is cleared by <u>RESET</u> or by setting the STOP bit. CERR error will not cause an interrupt to occur (INTR = 0).  MISSED PACKET is set when the receiver loses a packet because it does not own any receive buffer, indicating loss of data.  SILO overflow is not reported because there is no receive ring entry in which to write status.  When MISS is set, an interrupt will be generated if INEA = 1.  MISS is READ/CLEAR ONLY, and is set by the LANCE and cleared by writing a "1" into the bit. Writing a "0" has no effect. It is cleared by <u>RESET</u> or by setting the STOP bit.
11	MERR	MEMORY ERROR is set when the LANCE is the Bus Master and has not received <u>READY</u> within 25.6 μs after asserting the address on the DAL lines.  When a Memory Error is detected, the receiver and transmitter are turned off (CSR <sub>0</sub> , TXON = 0, RXON = 0) and an interrupt is generated if INEA = 1.  MERR is READ/CLEAR ONLY, and is set by the LANCE and cleared by writing a "1" into the bit. Writing a "0" has no effect. It is cleared by <u>RESET</u> or by setting the STOP bit.
10	RINT	RECEIVER INTERRUPT is set when the LANCE updates an entry in the Receive Descriptor Ring for the last buffer received or reception is stopped due to a failure.  When RINT is set, an interrupt is generated if INEA = 1.  RINT is READ/CLEAR ONLY, and is set by the LANCE and cleared by writing a "1" into the bit. Writing a "0" has no effect. It is cleared by <u>RESET</u> or by setting the STOP bit.
09	TINT	TRANSMITTER INTERRUPT is set when the LANCE updates an entry in the transmit descriptor ring for the last buffer sent or transmission is stopped due to a failure.  When TINT is set, an interrupt is generated if INEA = 1.




Bit	Name	Description	Bit	Name	Description
		TINT is READ/CLEAR ONLY and is set by the LANCE and cleared by writing a "1" into the bit. Writing a "0" has no effect. It is cleared by RESET or by setting the STOP bit.	04	TXON	TRANSMITTER ON indicates that the transmitter is enabled. TXON is set when STRT is set if DTX = 0 in the MODE register in the initialization block and the INIT bit has been set. TXON is cleared when IDON is set and DTX = 1 in the MODE register, or an error, such as MERR, UFLO or BUFF, has occurred during transmission.
08	IDON	INITIALIZATION DONE indicates that the LANCE has completed the initialization procedure started by setting the INIT bit. When IDON is set, the LANCE has read the Initialization Block from memory and stored the new parameters.  When IDON is set, an interrupt is generated if INEA = 1.			TXON is READ ONLY; writing this bit has no effect. TXON is cleared by RESET or by setting the STOP bit.
		IDON is READ/CLEAR ONLY, and is set by the LANCE and cleared by writing a "1" into the bit. Writing a "0" has no effect. It is cleared by RESET or by setting the STOP bit.	03	TDMD	TRANSMIT DEMAND, when set, causes the LANCE to access the Transmit Descriptor Ring without waiting for the polltime interval to elapse. TDMD need not be set to transmit a packet; it merely hastens the LANCE's response to a Transmit Descriptor Ring entry insertion by the host.
07	INTR	INTERRUPT FLAG is set by the "OR" of BABL, MISS, MERR, RINT, TINT and IDON. If INEA = 1 and INTR = 1, the INTR pin will be LOW.  INTR is READ ONLY; writing this bit has no effect. INTR is cleared by RESET, by setting the STOP bit, or by clearing the condition causing the interrupt.			TDMD is WRITE WITH ONE ONLY and is cleared by the microcode after it is used. It may read as a "1" for a short time after it is written because the microcode may have been busy when TDMD was set. It is also cleared by RESET or by setting the STOP bit. Writing a "0" in this bit has no effect.
06	INEA	INTERRUPT ENABLE allows the INTR pin to be driven LOW when the Interrupt Flag is set. If INEA = 1 and INTR = 1, the INTR pin will be Low. If INEA = 0, the INTR pin will be HIGH, regardless of the state of the Interrupt Flag.  INEA is READ/WRITE and cleared by RESET or by setting the STOP bit.  INEA cannot be set while STOP bit is set. INEA can be set in parallel or after INIT and/or STRT bit are set.	02	STOP	STOP disables the LANCE from all external activity when set and clears the internal logic. Setting STOP is the equivalent of asserting RESET. The LANCE remains inactive and STOP remains set until the STRT or INIT bit is set. If STRT, INIT and STOP are all set together, STOP will override the other bits and only STOP will be set.
05	RXON	RECEIVER ON indicates that the receiver is enabled. RXON is set when STRT is set if DRX = 0 in the MODE register in the initialization block and the initialization block has been read by the LANCE by setting the INIT bit. RXON is cleared when IDON is set from setting the INIT bit and DRX = 1 in the MODE register, or a memory error (MERR) has occurred. RXON is READ ONLY; writing this bit has no effect. RXON is cleared by RESET or by setting the STOP bit.			STOP is READ/WRITE WITH ONE ONLY and set by RESET. Writing a "0" to this bit has no effect. STOP is cleared by setting either INIT or STRT. CSR <sub>1</sub> , CSR <sub>2</sub> , and CSR <sub>3</sub> must be reloaded when the STOP bit is set.
			01	STRT	START enables the LANCE to send and receive packets, perform direct memory access, and do buffer management. The STOP bit must be set prior to setting the STRT bit. Setting STRT clears the STOP bit.

### Control and Status Register 3 (CSR<sub>3</sub>)

CSR<sub>3</sub> allows redefinition of the Bus Master interface.


READ/WRITE: Accessible only when the STOP bit of CSR<sub>0</sub> is ONE and RAP = 011. CSR<sub>3</sub> is cleared by RESET or by setting the STOP bit in CSR<sub>0</sub>.



Bit	Name	Description
00	INIT	<p>INIT and STRT must not be set at the same time. The LANCE must be initialized first and the user must wait for the IDON bit to be set (IDON = 1) before setting the STRT bit.</p> <p>STRT is READ/WRITE and is set with one only. Writing a "0" into this bit has no effect. STRT is cleared by RESET or by setting the STOP bit.</p> <p>INIT is READ/WRITE WITH "1" ONLY. Writing a "0" into this bit has no effect. INIT is cleared by RESET or by setting the STOP bit.</p>

### Control and Status Register 1 (CSR<sub>1</sub>)


READ/WRITE: Accessible only when the STOP bit of CSR<sub>0</sub> is a ONE and RAP = 001. Content of CSR<sub>1</sub> is not preserved after CSR<sub>0</sub>'s STOP bit is set to one.



Bit	Name	Description
15:01	IADR	The low order 15 bits of the address of the first word (lowest address) in the Initialization Block.
00		Must be zero.

### Control and Status Register 2 (CSR<sub>2</sub>)

READ/WRITE: Accessible only when the STOP bit of CSR<sub>0</sub> is a ONE and RAP = 010. Content of CSR<sub>2</sub> is not preserved after CSR's STOP bit is set to one.



Bit	Name	Description
15:08	RES	Reserved.
07:00	IADR	The high order 8 bits of the address of the first word (lowest address) in the Initialization Block.

Bit	Name	Description												
15:03	RES	Reserved and read as "0."												
02	BSWP	<p>BYTE SWAP allows the chip to operate in systems that consider bits (15:08) of data to be pointed at an even address and bits (07:00) to be pointed at an odd address.</p> <p>When BSWP = 1, the LANCE will swap the high and low bytes on DMA data transfers between the SILO and bus memory. Only data from SILO transfers is swapped; the Initialization Block data and the Descriptor Ring entries are NOT swapped.</p> <p>BSWP is READ/WRITE and cleared by RESET or by setting the STOP bit in CSR<sub>0</sub>.</p>												
01	ACON	<p>ALE CONTROL defines the assertive state of ALE when the LANCE is a Bus Master. ACON is READ/WRITE and cleared by RESET and by setting the STOP bit in CSR<sub>0</sub>.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>ACON</th> <th>ALE</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Asserted HIGH</td> </tr> <tr> <td>1</td> <td>Asserted LOW</td> </tr> </tbody> </table>	ACON	ALE	0	Asserted HIGH	1	Asserted LOW						
ACON	ALE													
0	Asserted HIGH													
1	Asserted LOW													
00	BCON	<p>BYTE CONTROL redefines the Byte Mask and Hold I/O pins. BCON is READ/WRITE and cleared by RESET or by setting the STOP bit in CSR<sub>0</sub>.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>BCON</th> <th>Pin16</th> <th>Pin15</th> <th>Pin17</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>BM<sub>1</sub></td> <td>BM<sub>0</sub></td> <td>HOLD</td> </tr> <tr> <td>1</td> <td>BUSAKO BYTE</td> <td>BUSRQ</td> <td></td> </tr> </tbody> </table>	BCON	Pin16	Pin15	Pin17	0	BM <sub>1</sub>	BM <sub>0</sub>	HOLD	1	BUSAKO BYTE	BUSRQ	
BCON	Pin16	Pin15	Pin17											
0	BM <sub>1</sub>	BM <sub>0</sub>	HOLD											
1	BUSAKO BYTE	BUSRQ												

All data transfers from the LANCE in the Bus Master mode are in words. However, the LANCE can handle odd address boundaries and/or packets with an odd number of bytes.

### Initialization

#### Initialization Block

Chip initialization includes the reading of the initialization block in memory to obtain the operating parameters. The following is a definition of the Initialization Block.


The Initialization Block is read by the LANCE when the INIT bit in CSR<sub>0</sub> is set. The INIT bit should be set before or concurrent with the STRT bit to insure proper parameter initialization and

chip operation. After the LANCE has read the Initialization Block, IDON is set in CSR<sub>0</sub> and an interrupt is generated if INEA = 1.

Higher Addresses	TLEN-TDRA (23:16)	IADR + 22
	TDRA (15:00)	IADR + 20
	RLEN-RDRA (23:16)	IADR + 18
	RDRA (15:00)	IADR + 16
	LADRF (63:48)	IADR + 14
	LADRF (47:32)	IADR + 12
	LADRF (31:16)	IADR + 10
	LADRF (15:00)	IADR + 08
	PADR (47:32)	IADR + 06
	PADR (31:16)	IADR + 04
PADR (15:00)	IADR + 02	
Base Address of Block	MODE	IADR + 00

**Mode**

The Mode Register allows alteration of the LANCE's operating parameters. Normal operation is with the Mode Register clear.




Bit	Name	Description
15	PROM	PROMISCUOUS mode. When PROM = 1, all incoming packets are accepted.
14:07	RES	RESERVED
06	INTL	INTERNAL LOOPBACK is used with the LOOP bit to determine where the loopback is to be done. Internal loopback allows the chip to receive its own transmitted packet. Since this represents full duplex operation, the packet size is limited to 8-32 bytes. Internal loopback in the LANCE is operational when the packets are addressed to the node itself.  The Lance will not receive any packets externally when it is in internal loopback mode.  EXTERNAL LOOPBACK allows the LANCE to transmit a packet through the SIA transceiver cable out to the Ethernet coax. It is used to determine the operability of all circuitry and connections between the LANCE and the coaxial cable. Multicast addressing in external loopback is valid only when DTCR = 1 (user needs to append the 4 bytes CRC).

Bit	Name	Description
		In external loopback, the LANCE also receives packets from other nodes. The SILO READ/WRITE pointers may misalign in the LANCE under heavy traffic. The packet could then be corrupted or not received. Therefore, the external loopback execution may need to be repeated. See specific discussion under "Loopback" in later section.  INTL is only valid if LOOP = 1; otherwise, it is ignored.
		<b>LOOPINTL LOOPBACK</b> 0 X No loopback, normal 1 0 External 1 1 Internal
05	DRTY	DISABLE RETRY. When DRTY = 1, the LANCE will attempt only one transmission of a packet. If there is a collision on the first transmission attempt, a Retry Error (RTRY) will be reported in Transmit Message Descriptor 3 (TMD <sub>3</sub> ).
04	COLL	FORCE COLLISION. This bit allows the collision logic to be tested. The LANCE must be in internal loopback mode for COLL to be valid. If COLL = 1, a collision will be forced during the subsequent transmission attempt. This will result in 16 total transmission attempts with a retry error reported in TMD <sub>3</sub> .
03	DTCR	DISABLE TRANSMIT CRC. When DTCR = 0, the transmitter will generate and append a CRC to the transmitted packet. When DTCR = 1, the CRC logic is allocated to the receiver and no CRC is generated and sent with the transmitted packet.  During loopback, DTCR = 0 will cause a CRC to be generated on the transmitted packet, but no CRC check will be done by the receiver since the CRC logic is shared and cannot generate and check CRC at the same time. The generated CRC will be written into memory with the data and can be checked by the host software.  If DTCR = 1 during loopback, the host software must append a CRC value to the transmit data. The receiver will check the CRC on the received data and report any errors.

Bit	Name	Description
02	LOOP	<p>LOOPBACK allows the LANCE to operate in full duplex mode for test purposes. The packet size is limited to 8–32 bytes. The received packet can be up to 36 bytes (32 + 4 bytes CRC) when DTCR=0. During loopback, the runt packet filter is disabled because the maximum packet is forced to be smaller than the minimum size Ethernet packet (64 bytes).</p> <p>LOOP = 1 allows simultaneous transmission and reception for a message constrained to fit within the SILO. The LANCE waits until the entire message is in the SILO before serial transmission begins. The incoming data stream fills the SILO from behind as it is being emptied. Moving the received message out of the SILO to memory does not begin until reception has ceased.</p> <p>In loopback mode, transmit data chaining is not possible. Receive data chaining is possible if receive buffers are 32 bytes long to allow time for lookahead.</p>
01	DTX	<p>DISABLE THE TRANSMITTER causes the LANCE to not access the Transmitter Descriptor Ring, and therefore, no transmissions are attempted. DTX = 1 will clear the TXON bit in CSR<sub>0</sub> when initialization is complete.</p>
00	DRX	<p>DISABLE THE RECEIVER causes the LANCE to reject all incoming packets and not access the Receive Descriptor Ring. DRX = 1 will clear the RXON bit in the CSR<sub>0</sub> when initialization is complete.</p>

### Physical Address



Bit	Name	Description
47:00	PADR	<p>PHYSICAL ADDRESS is the unique 48-bit physical address assigned to the LANCE. PADR (0) must be zero.</p>

### Logical Address Filter




Bit	Name	Descriptor
63:00	LADRF	<p>The 64-bit mask used by the LANCE to accept logical addresses.</p>

If the first bit of an incoming address is a "1" [PADR (0) = 1], the address is deemed logical and is passed through the logical address filter.

The logical address filter is a 64-bit mask composed of four sixteen-bit registers, LADRF (63:00) in the initialization block, that is used to accept incoming Logical Addresses. The incoming address is sent through the CRC circuit. After all 48 bits of the address have gone through the CRC circuit, the high order 6 bits of the resultant CRC (32-bit CRC) are strobed into a register. This register is used to select one of the 64-bit positions in the Logical Address Filter. If the selected filter bit is a "1," the address is accepted and the packet will be put in memory. The logical address filter only assures that there is a possibility that the incoming logical address belongs to the node. To determine if it belongs to the node, the incoming logical address that is stored in main memory is compared by software to the list of logical addresses to be accepted by this node.

The task of mapping a logical address to one of 64-bit positions requires a simple computer program (see Appendix A) which uses the same CRC algorithm (used in LANCE and defined per Ethernet) to calculate the HASH (see Figure 7).


The Broadcast address, which is all ones, does not go through the Logical Address Filter and is always enabled. If the Logical Address Filter is loaded with all zeroes, all incoming logical addresses except broadcast will be rejected. The multicast addressing in external loopback is operational only when DTCR in the mode register is set to 1.



AF002510

Figure 7. Logical Address Filter Operation


Receive Descriptor Ring Pointer



AF000491

Bit	Name	Description
31:29	RLEN	RECEIVE RING LENGTH is the number of entries in the receive ring expressed as a power of two.
	RLEN	Number of Entries
	0	1
	1	2
	2	4
	3	8
	4	16
	5	32
	6	64
	7	128
28:24	RES	RESERVED
23:03	RDRA	RECEIVE DESCRIPTOR RING ADDRESS is the base address (lowest address) of the Receive Descriptor Ring.
02:00		MUST BE ZEROES. These bits are RDRA (02:00) and must be zeroes because the Receive Rings are aligned on quadword boundaries.

Transmit Descriptor Ring Pointer



AF000481

Bit	Name	Description
31:29	TLEN	TRANSMIT RING LENGTH is the number of entries in the Transmit Ring expressed as a power of two.
	TLEN	Number of Entries
	0	1
	1	2
	2	4
	3	8
	4	16
	5	32
	6	64
	7	128
28:24	RES	RESERVED
23:03	TDRA	TRANSMIT DESCRIPTOR RING ADDRESS is the base address (lowest address) of the Transmit Descriptor Ring.
02:00		MUST BE ZEROES. These bits are TDRA (02:00) and must be zeroes because the Transmit Rings are aligned on quadword boundaries.

Buffer Management

Buffer Management is accomplished through message descriptors organized in ring structures in memory. Each message descriptor entry is four words long. There are two rings allocated for the device: a Receive ring and a Transmit ring. The device is capable of polling each ring for buffers to either empty or fill with packets to or from the channel. The device is also capable of entering status information in the descriptor entry. LANCE polling is limited to looking one ahead of the descriptor entry the LANCE is currently working with.

The location of the descriptor rings and their length are found in the initialization block, accessed during the initialization procedure by the LANCE. Writing a "ONE" into the STRT bit of CSR<sub>0</sub> will cause the LANCE to start accessing the descriptor rings and enable it to send and receive packets.


The LANCE communicates with a HOST device through the ring structures in memory. Each entry in the ring is either "owned" by the LANCE or the HOST. There is an ownership bit (OWN) in the message descriptor entry. Mutual exclusion is accomplished by a protocol which states that each device can only relinquish ownership of the descriptor entry to the other device; it can never take ownership, and no device can change the state of any field in any entry after it has relinquished ownership.

Descriptor Rings

Each descriptor in a ring in memory is a 4-word entry. The following is the format of the receive and the transmit descriptors.

Receive Message Descriptor Entry


Receive Message Descriptor 0 (RMD<sub>0</sub>)



AF000940

Bit	Name	Description
15:00	LADR	The LOW ORDER 16 address bits of the buffer pointed to by this descriptor. LADR is written by the host and unchanged by the LANCE.

### Receive Message Descriptor 1 (RMD<sub>1</sub>)




Bit	Name	Description
15	OWN	This bit indicates that the descriptor entry is owned by the host (OWN = 0) or by the LANCE (OWN = 1). The LANCE clears the OWN bit after filling the buffer pointed to by the descriptor entry. The host sets the OWN bit after emptying the buffer. Once the LANCE or host has relinquished ownership of a buffer, it must not change any field in the four words that comprise the descriptor entry.
14	ERR	ERROR summary is the "OR" of FRAM, OFLO, CRC or BUFF.
13	FRAM	FRAMMING ERROR indicates that the incoming packet contained a noninteger multiple of eight bits and there was a CRC error. If there was not a CRC error on the incoming packet, then FRAM will not be set even if there was a noninteger multiple of eight bits in the packet. FRAM is not valid in internal loopback mode. FRAM is valid only when ENP is set and OVFL is not.
12	OFLO	OVERFLOW error indicates that the receiver has lost all or part of the incoming packet due to an inability to store the packet in a memory buffer before the internal SILO overflowed. OFLO is valid only when ENP is not set.
11	CRC	CRC indicates that the receiver has detected a CRC error on the incoming packet. CRC is valid only when ENP is set and OVFL is not.

Bit	Name	Description
10	BUFF	BUFFER ERROR is set any time the LANCE does not own the next buffer while data chaining a received packet. This can occur in either of two ways: 1) the OWN bit of the next buffer is zero, or 2) SILO overflow occurred before the LANCE received the next STATUS.

If a Buffer Error occurs, an Overflow Error may also occur internally in the SILO, but will not be reported in the descriptor status entry unless both BUFF and OFLO errors occur at the same time.


09	STP	START OF PACKET indicates that this is the first buffer used by the LANCE for this packet. It is used for data chaining buffers.
08	ENP	END OF PACKET indicates that this is the last buffer used by the LANCE for this packet. It is used for data chaining buffers. If both STP and ENP are set, the packet fits into one buffer and there is no data chaining.
07:00	HADR	The HIGH ORDER 8 address bits of the buffer pointed to by this descriptor. This field is written by the host and unchanged by the LANCE.

### Receive Message Descriptor 2 (RMD<sub>2</sub>)



Bit	Name	Description
15:12	MUST BE ONES	MUST BE ONES. This field is written by the host and unchanged by the LANCE.
11:00	BCNT	BUFFER BYTE COUNT is the length of the buffer pointed to by this descriptor, expressed as a two's complement number. This field is written by the host and unchanged by the LANCE. Minimum buffer size is 64 bytes for the first buffer of packet.


### Receive Message Descriptor 3 (RMD<sub>3</sub>)



Bit	Name	Description
15:12	RES	RESERVED and read as zeroes.
11:00	MCNT	MESSAGE BYTE COUNT is the length in bytes of the received message. MCNT is valid only when ERR is clear and ENP is set. MCNT is written by the chip and cleared by the host.


### Transmit Message Descriptor Entry

#### Transmit Message Descriptor 0 (TMD<sub>0</sub>)



Bit	Name	Description
15:00	LADR	The LOW ORDER 16 address bits of the buffer pointed to by this descriptor. LADR is written by the host and unchanged by the LANCE.

#### Transmit Message Descriptor 1 (TMD<sub>1</sub>)




Bit	Name	Description
15	OWN	This bit indicates that the descriptor entry is owned by the host (OWN = 0) or by the LANCE (OWN = 1). The host sets the OWN bit after filling the buffer pointed to by this descriptor. The LANCE clears the OWN bit after transmitting the contents of the buffer. Both the host and the LANCE must not alter a descriptor entry after it has relinquished ownership.
14	ERR	ERROR summary is the "OR" of LCOL, LCAR, UFLO or RTRY.
13	RES	RESERVED bit. The LANCE will write this bit with a "0."
12	MORE	MORE indicates that more than one retry was needed to transmit a packet.
11	ONE	ONE indicates that exactly one retry was needed to transmit a packet. One flag is not valid when LCOL is set.

Bit	Name	Description
10	DEF	DEFERRED indicates that the LANCE had to defer while trying to transmit a packet. This condition occurs if the channel is busy when the LANCE is ready to transmit.
09	STP	START OF PACKET indicates that this is the first buffer to be used by the LANCE for this packet. It is used for data chaining buffers. STP is set by the host and unchanged by the LANCE. The STP bit must be set in the first buffer of the packet, or the LANCE will skip over this descriptor and poll the next descriptor(s) until the OWN and STP bits are set.
08	ENP	END OF PACKET indicates that this is the last buffer to be used by the LANCE for this packet. It is used for data chaining buffers. If both STP and ENP are set, the packet fits into one buffer and there is no data chaining. ENP is set by the host and unchanged by the LANCE.


07:00	HADR	The HIGH ORDER 8 address bits of the buffer pointed to by this descriptor. This field is written by the host and unchanged by the LANCE.
15:12	ONES	Must be ones. This field is set by the host and unchanged by the LANCE.

#### Transmit Message Descriptor 2 (TMD<sub>2</sub>)



Bit	Name	Description
11:00	BCNT	BUFFER BYTE COUNT is the usable length in bytes of the buffer pointed to by this descriptor expressed as a two's complement number. This is the number of bytes from this buffer that will be transmitted by the LANCE. This field is written by the host and unchanged by the LANCE. The first buffer of a packet has to be at least 100 bytes minimum when data chaining and 64 bytes (DTCR = 1) or 60 bytes (DTCR = 0) when not data chaining.

### Transmit Message Descriptor 3 (TMD<sub>3</sub>)



Bit	Name	Description
15	BUFF	<p><b>BUFFER ERROR</b> is set by the LANCE during transmission when the LANCE does not find the ENP flag in the current buffer and does not own the next buffer. This can occur in either of two ways: either the OWN bit of the next buffer is zero, or SILO underflow occurred before the LANCE received the next STATUS signal. BUFF is set by the LANCE and cleared by the host. BUFF error will turn off the transmitter (CSR<sub>0</sub>, TXON = 0)</p> <p>If a Buffer Error occurs, an Underflow Error will also occur. BUFF error is not valid when LCOL or RTRY error is set during TX data chaining.</p>
14	UFLO	<p><b>UNDERFLOW ERROR</b> indicates that the transmitter has truncated a message due to data late from memory. UFLO indicates that the SILO has emptied before the end of the packet was reached.</p> <p>Upon UFLO error, transmitter is turned off (CSR<sub>0</sub>, TXON = 0).</p>
13	RES	RESERVED bit. The LANCE will write this bit with a "0."
12	LCOL	<p><b>LATE COLLISION</b> indicates that a collision has occurred after the slot time of the channel has elapsed. The LANCE does not retry on late collisions.</p>

Bit	Name	Description
11	LCAR	<p><b>LOSS OF CARRIER</b> is set when the carrier input (RENA) to the LANCE goes false during a LANCE-initiated transmission. The LANCE does not retry upon loss of carrier. It will continue to transmit the whole packet until done. LCAR is not valid in INTERNAL LOOPBACK MODE.</p>
10	RTRY	<p><b>RETRY ERROR</b> indicates that the transmitter has failed in 16 attempts to successfully transmit a message due to repeated collisions on the medium. If DRTY = 1 in the MODE register, RTRY will set after 1 failed transmission attempt.</p>
09:00	TDR	<p><b>TIME DOMAIN REFLECTOMETRY</b> reflects the state of an internal LANCE counter that counts from the start of a transmission to the occurrence of a collision. This value is useful in determining the approximate distance to a cable fault. The TDR value is written by the LANCE and is valid only if RTRY is set.</p>

### Ring Access Mechanism in the LANCE

Once the LANCE is initialized through the initialization block and started, the CPU and the LANCE communicate via transmit and receive rings, for packet transmission and reception.

There are 2 sets of RAM locations (four 16-bit register per set, corresponding to the 4 entries in each descriptor) in the LANCE. The first set points to the current buffer, and they are the working registers which are used for transferring the data for the packet. The second set contains the pointers to the next buffer in the ring which the LANCE obtained from the lookahead operation.

There are three types of ring access in the LANCE. The first type is when the LANCE polls the rings to own a buffer. The second type is when the buffers are data chained. The LANCE does a lookahead operation between the time that it is transferring data to/from the SILO; this lookahead is done only once. The third type is when the LANCE tries to own the next descriptor in the ring when it clears the OWN bit for the current buffer.



## Transmit Ring Buffer Management

When there is no Ethernet activity, the LANCE will automatically poll the transmit ring in the memory once it has started ( $CSR_0$ ,  $STRT = 1$ ). This polling occurs every 1.6 ms, ( $CSR_0$   $TDMD$  bit = 0) and consists of reading the status word of the transmit Ring,  $TMD_1$ , until the LANCE owns the descriptor. The LANCE will read  $TMD_0$  and  $TMD_2$  to get the rest of the buffer address and the buffer byte count when it owns the descriptor. Each of these memory reads is done separately with a new arbitration cycle for each transfer.

If the transmit buffers are data chained (current buffer  $ENP = 0$ ), the LANCE will lookahead the next descriptor in the ring while transferring the current buffer into the SILO (see Figure 8-1). The LANCE does this lookahead only once. If it does not own the next transmit Descriptor Table Entry (DTE) (2nd  $T_X$  ring for this packet) it will transmit the current buffer and updates the status of current Ring with the  $BUFF$  and  $UFLO$  error bits set. If the LANCE owns the 2nd DTE, it will also read the buffer address and the buffer byte count of this entry. Once the LANCE has finished emptying the current buffer, it clears the  $OWN$  bit for this buffer, and immediately starts loading the SILO from the next (2nd) buffer. Between DMA bursts, starting from the 2nd buffer, the LANCE does a lookahead again to check if it owns the next (3rd) buffer. This activity goes on until the last transmit DTE indicates the end of the packet ( $TMD_1$ ,  $ENP = 1$ ). Once the last part of the packet has been transmitted out from the SILO to the cable, the LANCE will update the status in  $TMD_1$ ,  $TMD_3$  ( $TMD_3$  is updated only when there is an error) and relinquishes the last buffer to the CPU. The LANCE tries to own the next buffer (first buffer of the next packet), immediately after it relinquishes the last buffer of the current packet. This guarantees the back-to-back transmission of the packets. If the LANCE does not own the next buffer, it then polls the  $T_X$  ring every 1.6 ms.

When an error occurs before all of the buffers get transmitted, the status,  $TMD_3$ , is updated in the current DTE,  $own$  bit is cleared in  $TMD_1$ , and  $TINT$  bit is set in  $CSR_0$  which causes an interrupt if  $INEA = 1$ . The LANCE will then skip over the rest of the descriptors for this packet (clears the  $OWN$  bit and sets the  $TINT$  bit in  $CSR_0$ ) until it finds a buffer with both the  $STP$  and  $OWN$  bit being set (it indicates the first buffer for the next packet).

When the transmit buffers are not data chained (current descriptor's  $ENP = 1$ ), the LANCE will not perform any lookahead operation. It will transmit the current buffer, update the  $TMD_3$  if any error, and then update the status and clear the  $OWN$  bit in  $TMD_1$ . The LANCE will then immediately check the next descriptor in the ring to see if it owns it. If it does, the LANCE will also read the rest of the entries from the descriptor table. If the LANCE does not own it, it will poll the ring once every 1.6 ms until it owns it. User may set the  $TDMD$  bit in  $CSR_0$  when it has relinquished a buffer to the LANCE. This will force the LANCE to check the  $OWN$  bit at this buffer without waiting for the polling time to elapse.

## Receive Ring Buffer Management

Receive Ring access is similar to the transmit ring access. Once receiver is enabled, the LANCE will always try to have a receive buffer available, should there be a packet addressed to this node for reception. Therefore, when the LANCE is idle, it will poll the receive ring entry, once every 1.6 ms, until it owns the current receive DTE. Once the LANCE owns the buffer, it will read  $RMD_0$  and  $RMD_2$  to get the rest of buffer address and buffer byte count. When the packet arrives from the cable. After the Address Recognition Logic accepts the packet, the LANCE will immediately poll the Receiver Ring once for a buffer. If it still does not own the buffer, it will set the  $MISS$  error in  $CSR_0$  and will not poll the receive ring until the packet ends.

Assuming the LANCE owns a receive buffer when the packet arrives, it will perform a lookahead operation on the next DTE between periods when it is dumping the received data from the SILO to the first receive buffer in case the current buffer requires data chaining. When the LANCE owns the buffer, the lookahead operation consists of 3 separate single word DMA reads:  $RMD_1$ ,  $RMD_0$ , and  $RMD_2$ . When the LANCE does not own the next buffer, the lookahead operation consists of only one single DMA read,  $RMD_1$ . Either lookahead operation is done only once. Following the lookahead operation, whether LANCE owns the next buffer or not, the LANCE will transfer the data from SILO to the first receive buffer for this packet in burst mode (8 word transfer per one DMA cycle arbitration).

If the packet being received requires data chaining, and the LANCE does not own the 2nd DTE, the LANCE will update the current buffer status,  $RMD_1$ , with the  $BUFF$  and/or  $OVFL$  error bits set. If the LANCE does own the next buffer (2nd DTE) from previous lookahead, the LANCE will relinquish the current buffer and start filling up the 2nd buffer for this packet. Between the time that the LANCE is transferring data from the SILO to 2nd buffer, it does a lookahead operation again to see if it owns the next (3rd) buffer. If the LANCE does own the third DTE, it will also read  $RMD_0$ , and  $RMD_2$  to get the rest of buffer pointer address and buffer byte count.

This activity continues on until the LANCE recognizes the end of the packet (cable is idle); it then updates the current buffer status with the end of packet bit ( $ENP$ ) set. The LANCE will also update the message byte count ( $RMD_3$ ) with the total number of bytes received for this packet in the current buffer (the last buffer for this packet).





Figure 8-1. Data Chaining (Transmit)



**Figure 8-2. Buffer Management Descriptor Rings**

- Notes: 1. W, X, Y, Z are the packets queued for transmission.  
 2. A, B, C, D are the packets received by the LANCE.

**LANCE DMA Transfer (Bus Master Mode)**

There are two types of DMA Transfers with the LANCE:

- Burst mode DMA
- Single word DMA

**Burst Mode DMA**

Burst DMA is used for Transmission or Reception of the Packets, (Read/Write from/to Memory).

The Burst Transfers are 8 consecutive word reads (transmit) or writes (receive) that are done on a single bus arbitration cycle. In other words, once the LANCE receives the bus acknowledge, (HLDA = LOW), it will do 8 word transfers (8 DMA cycle, min. at 600 ns per cycle) without releasing the bus request signal (HOLD = LOW). If there are more than 16 bytes empty in the SILO, in transmit mode, or at least 16 bytes of data, in the SILO in receive mode, when the LANCE releases the bus (HOLD deasserted), the LANCE will request the bus again within 700 ns. (HOLD dwell time). Burst DMAs are always 8 cycle transfers unless there are less than 8 words left to be transferred in to/from the SILO.

**Single Word DMA Transfer**

The LANCE initiates single word DMA transfers to access the transmit, receive rings or initialization block. The LANCE will not initiate any burst DMA transfer between the time that it gets to own the descriptor, and accessing the descriptor entries in the ring (an average of 3 - 4 separate DMA cycles for a multibuffer packet) or reading the initialization block.

**SILO Operation**

The SILO provides temporary buffer storage for data being transferred between the parallel bus I/O pins and serial bus I/O pins. The capacity of the SILO is 48 bytes.

**Transmit**

Data is loaded into the SILO under internal microprogram control. SILO has to be more than 16 bytes empty before the LANCE requests the bus (HOLD is asserted). The LANCE will start sending the preamble (if the line is idle) as soon as the first byte is loaded to the SILO from memory. Should transmitter be required to back off, there could be up to 32 bytes of data in the SILO ready for transmission. Reception has priority over transmission during the time that the transmitter is backing off.

**Receive**

Data is loaded into the SILO from the serial input shift register during reception. Data leaves the SILO under microprogram

control. The LANCE microcode will wait until there are at least 16 bytes of data in the SILO before initiating a DMA burst transfer. Preamble (including the synch) is not loaded into the SILO.

Note: SILO is used as an alternative name for FIFO.

**SILO - Memory Byte Alignment**

Memory buffers may begin and end on arbitrary byte boundaries. Parallel data is byte aligned between the SILO and DAL lines (DAL<sub>0</sub>-DAL<sub>15</sub>). Byte alignment can be reversed by setting the Byte Swap (BSWP) bit in CSR<sub>3</sub>.

**TRANSMISSION - WORD READ FROM EVEN MEMORY ADDRESS**

- BSWP = 0: SILO BYTE n gets DAL <07:00>  
 SILO BYTE n + 1 gets DAL <15:08>
- BSWP = 1: SILO BYTE n gets DAL <15:08>  
 SILO BYTE n + 1 gets DAL <07:00>

**TRANSMISSION - BYTE READ FROM EVEN MEMORY ADDRESS**

- BSWP = 0: SILO BYTE n gets DAL <07:00>
- BSWP = 1: SILO BYTE n gets DAL <15:08>

**TRANSMISSION - BYTE READ FROM ODD MEMORY ADDRESS**

- BSWP = 0: SILO BYTE n gets DAL <15:08>
- BSWP = 1: SILO BYTE n gets DAL <07:00>

**RECEPTION - WORD WRITE TO EVEN MEMORY ADDRESS**

- BSWP = 0: DAL <07:00> gets SILO BYTE n
- BSWP = 1: DAL <15:08> gets SILO BYTE n + 1

**RECEPTION - BYTE WRITE TO EVEN MEMORY ADDRESS**

- BSWP = 0: DAL <07:00> gets SILO BYTE n  
 DAL <15:08> - don't care
- BSWP = 1: DAL <15:08> gets SILO BYTE n  
 DAL <07:00> - don't care

**RECEPTION - BYTE WRITE TO ODD MEMORY ADDRESS**

- BSWP = 0: DAL <07:00> - don't care  
 DAL <15:08> gets SILO BYTE n
- BSWP = 1: DAL <15:08> - don't care  
 DAL <07:00> gets SILO BYTE n

**The LANCE Recovery and Reinitialization**

The transmitter and receiver section of the LANCE are turned on via the initialization block (MODE REG: DRX, DTX bits). The state of the transmitter and the receiver are monitored through the CSR<sub>0</sub> register (RXON, TXON bits). The LANCE must be reinitialized if the transmitter and/or the receiver has not been turned on during the original initialization, and later it is desired to have them turned on. Another reason why it may be desirable to reinitialize the LANCE, to turn the transmitter and/or receiver back on again, is when either section shuts off because of an error (MERR, UFLO, TX BUFF error). Care must be taken when the LANCE is reinitialized. The user should rearrange the descriptors in the transmit or receive ring prior to reinitialization. This is necessary since the transmit and receive descriptor pointers are reset to the beginning of the ring upon initialization.

Another way of starting the LANCE, once it has stopped (STOP = 0 in CSR<sub>0</sub>), is by setting the STRT bit in CSR<sub>0</sub>. The STRT puts the LANCE in operation in accordance with the parameters set up in the mode register. If DTX and/or DRX are set to 0 in the mode register, the transmitter and/or receiver will be turned on again when STRT bit is set.

This approach may look like an easier task than the reinitialization mechanism, where the user is required to rearrange the

descriptors in the ring. However, this approach is not recommended when the LANCE is stopped in the middle of a transmission or reception, or when the buffers are data chained.

To reinitialize the LANCE, the user must stop the LANCE by setting the stop bit in CSR<sub>0</sub> prior to reinitialization (setting INIT bit in CSR<sub>0</sub>). The user needs to reprogram the CSR<sub>3</sub> because its content gets cleared when the stop bit gets set (soft reset). CSR<sub>3</sub> reprogramming is not needed when default values BCON, ACON, and BSWP are used. CSR<sub>1</sub> and CSR<sub>2</sub> must be reloaded after the STOP bit is set.

### Frame Formatting

The LANCE performs the encapsulation/decapsulation function of the data link layer (2nd layer of ISO model) as follows:

#### Transmit

In transmit mode, the user must supply the destination address, source address, and Type Field (or Length Field) as a part of data in transmit data buffer memory. The LANCE will append the preamble, synch, and CRC (FCS) to the frame as is shown in Figures 9-1 and 9-2.

#### Receive

In receive mode, the LANCE strips off the preamble and synch bits and transfers the rest of the frame, including the CRC bytes (4 bytes), to the memory. The LANCE will discard packets with less than 64 bytes (runt packet) and will reuse the receive buffer for the next packet. This is the only case where the packet is discarded. Runt packet is normally the result of a collision.




Figure 9-1. Ethernet Frame Format




Figure 9-2. IEEE 802.3 MAC Frame Format

### Framing Error (Dribbling Bits)

The LANCE can handle up to 7 dribbling bits when a received packet terminates; the input to the LANCE, RCLK, stops, following the deassertion of RENA. During the reception, the CRC is generated on every serial bit (including the dribbling bits) coming from the cable, and it gets stored internally on byte boundary. The framing error is reported to the user as follows:

- If the number of the dribbling bits are 1 to 7 bits and there is no CRC error, then there is no Framing error (FRAM = 0).
- If the number of the dribbling bits are less than 8 and there is a CRC error, then there is also a Framing error (FRAM = 1).
- If the number of the dribbling bits = 0, then there is no Framing error. There may or may not be a CRC error.

### Interpacket Gap Time (IPG)

The interpacket gap time for back-to-back transmission is 9.6 to 10.6 microseconds, including synchronization. The interpacket delay interval begins immediately after the negation of

the RENA signal. During the first 4.1  $\mu$ s of the IPG, RENA activity is masked off internally in the LANCE. If RENA is asserted and remains asserted during the first 4.1  $\mu$ s of IPG following a receive, the LANCE will defer to the packet (it will not receive it). If this condition occurs following a transmit, the LANCE will start to look for the synch bits (011) about 800 ns (8 bit time) after the 4.1- $\mu$ s window has elapsed. Therefore, the packet may be received correctly if at least 8 bits of the preamble are left following the 4.1- $\mu$ s window, or the received packet may contain CRC error (not enough preamble bits left, LANCE may be locking to the synch bits in the middle of data), or the received packet may be discarded because of the runt packet (the data loss during the 4.1- $\mu$ s window).

If RENA is asserted after 4.1- $\mu$ s window, the LANCE will treat this as start of a new packet. It will start to look for the synch bits (011) after 8-bit time RENA becomes active. Whenever the LANCE is about to transmit and is waiting for the interpacket delay to elapse, it will begin transmission immediately after the interpacket delay interval, independent of the state of RENA. However, RENA must be asserted during the time that RENA is high. The LCAR (loss of carrier) error bit is otherwise set in TMD<sub>3</sub>, after the packet has been transmitted.

### Collision Detection and Collision JAM

Collisions are detected by monitoring the CLSN pin. If CLSN becomes asserted during a frame transmission, TENA will remain asserted for at least 32 (but not more than 40) additional bit times (including CLSN synchronization). This additional transmission after collision is referred to as COLLISION JAM. If collision occurs during the transmission of the preamble, the LANCE continues to send the preamble, and sends the JAM pattern following the preamble. If collision occurs after the preamble, the LANCE will send the JAM pattern following the transmission of the current byte. The JAM pattern is any pattern except the CRC bytes.

#### Receive Based Collision

If CLSN becomes asserted during the reception of a packet, this reception is immediately terminated. Depending on the timing of COLLISION DETECTION, the following will occur. A collision that occurs within 6 byte times (4.8  $\mu$ s) will result in the packet being rejected because of an address mismatch with the SILO write pointer being reset. A collision that occurs within 64 byte times (51.2  $\mu$ s) will result in the packet being rejected since it is a runt packet. A collision that occurs after 64 byte times (late collision) will result in a truncated packet being written to the memory buffer with the CRC error bit most likely being set in the Status Word of the Receive Ring. Late collision error is not recognized in receive mode.

#### Transmit Based Collision

When a transmission attempt has been terminated due to the assertion of CLSN, (a collision that occurs within 64 byte times), the LANCE will attempt to retry it 15 more times. The LANCE does not try to reread the descriptor entries from the Tx ring upon each collision. The descriptor entries for the current buffer are internally saved. The scheduling of the retransmissions is determined by a controlled randomized process called "truncated binary exponential backoff." Upon the negation of the COLLISION JAM interval, the LANCE calculates a delay before retransmitting. The delay is an integral multiple of the SLOT TIME. The SLOT TIME is 512 bit times. The number of SLOT TIMES to delay before the nth retransmission is chosen as a uniformly distributed random integer in the range:  $0 \leq r \leq 2^k$  where  $k = \min(n, 10)$ .

If all 16 attempts fail, the LANCE sets the RTRY bit in the current Transmit Message Descriptor 3, TMD<sub>3</sub>, in memory, gives up ownership (sets the own bit to zero) for this packet, and processes the next packet in transmit ring for transmis-

sion. If there is a late collision (collision occurring after 64 byte times), the LANCE will not transmit again; it will terminate the transmission, note the LCOL error in TMD<sub>3</sub>, and transmit the next packet in the ring.

#### Collision – Microcode Interaction

The microprogram uses the time provided by COLLISION JAM, INTERPACKET DELAY, and the backoff interval to restore the address and byte counts internally and starts loading the SILO in anticipation of retransmission. It is important that LANCE be ready to transmit when the backoff interval elapses to utilize the channel properly.

#### Time Domain Reflectometry

The LANCE contains a time domain reflectometry counter. The TDR counter is ten bits wide. It counts at a 10MHz rate. It is cleared by the microprogram and counts upon the assertion of RENA during transmission. Counting ceases if CLSN becomes true, or RENA goes inactive. The counter does not wrap around; once all ONEs are reached in the counter, that value is held until cleared. The value in the TDR is written into memory following the transmission of the packet. TDR is used to determine the location of suspected cable faults.

#### Heartbeat

During the interpacket gap time following the negation of TENA, the CLSN input is asserted by some transceivers as a self-test. If the CLSN input is not asserted within 2  $\mu$ s following the completion of transmission, then the LANCE will set the CERR bit in CSR<sub>0</sub>. CERR error will not cause an interrupt to occur (INTR = 0).

#### Cyclic Redundancy Check (CRC)

The LANCE utilizes the 32-bit CRC function used in the Autodin-II network. Refer to the Ethernet specification (section 6.2.4 Frame Check Sequence Field and Appendix C; CRC Implementation) for more detail. The LANCE requirements for the CRC logic are the following:

1. TRANSMISSION – MODE <02> LOOP = 0, MODE <03> DTCR = 0. The LANCE calculates the CRC from the first bit following the Start bit to the last bit of the data field. The CRC value inverted is appended onto the transmission in one unbroken bit stream.
2. RECEPTION – MODE <02> LOOP = 0. The LANCE performs a check on the input bit stream from the first bit following the Start bit to the last bit in the frame. The LANCE continually samples the state of the CRC check on framed byte boundaries, and, when the incoming bit stream stops, the last sample determines the state of the CRC error. Framing error (FRAM) is not reported if there is no CRC error.
3. LOOPBACK – MODE <02> LOOP = 1, MODE <03> DTRC = 0. The LANCE generates and appends the CRC value to the outgoing bit stream as in Transmission but does not perform the CRC check of the incoming bit stream.
4. LOOPBACK – MODE <02> LOOP = 1 MODE <03> DTRC = 1. LANCE performs the CRC check on the incoming bit stream as in Reception, but does not generate or append the CRC value to the outgoing bit stream during transmission.

#### Loopback

The normal operation of the LANCE is as a half-duplex device. However, to provide an on-line operational test of the LANCE, a pseudo-full duplex mode is provided. In this mode simultaneous transmission and reception of a loopback packet are enabled with the following constraints:

1. The packet length must be no longer than 32 bytes, and less than eight bytes, exclusive of the CRC.
2. Serial transmission does not begin until the SILO contains the entire output packet.
3. Moving the input packet from the SILO to the memory does not begin until the serial input bit stream terminates.
4. CRC may be generated and appended to the output serial bit stream or may be checked on the input serial bit stream, but not both in the same transaction.
5. In internal loopback, the packets should be addressed to the node itself.
6. In external loopback, multicast addressing can be used only when DTCR = 1 is in the mode register. In this case, the user needs to append the bytes CRC.

Loopback is controlled by bits <06, 03, 02> INTL, DTCR, and LOOP of the MODE register.

#### External Loopback Test Procedure

Due to the problem of SILO Pointer Mis-alignment in the LANCE's External Loopback, the following gives the terminologies used and procedure recommended in performing the External Loopback Test.


Terminologies:

**LANCE Hard Errors:** These can be caused by Ext. Loopback SILO Pointer Mis-alignment (false Hard Error), or they can be real Hard errors in the network that the software can take appropriate action to correct. Examples of real Hard Errors are: LCAR, RTRY, CRC, FRAM, BABL, MISS, OFLO, BUFF.

**LANCE Soft Error:** This is a real error. It is not a result of Ext. Loopback SILO Pointer Mis-alignment and the software must take appropriate action to correct it; the Soft Error is: CERR.

**System Hard Errors:** These errors signal a hardware failure with the system. Examples for this type of errors are: MERR, UFLO. These are not caused by Ext. Loopback SILO Pointer Mis-alignment.

**Testing Procedure:** When a LANCE Hard Error occurs and the source cannot be determined, repeat the External Loopback Test until it passes; or until a real Hard Error, a Soft Error, or a System Hard Error is found; or up to a pre-determined number of times (Ext. Loopback has failed, continuously, with Hard Errors for N times) and log the error in the last attempt as a Hard Error. If a Soft Error or System Hard Error occurs, an error handling routine will take the proper action and the error is logged.



N = Max. No. of times to repeat the test.

PF002390

**Figure 9. External Loopback Test Flow Chart**

### Serial Transmission

Serial transmission consists of sending an unbroken bit stream from the T<sub>X</sub> output pin consisting of:

1. Preamble/Start bit: 62 alternating ONES and ZEROES terminating with the synch in two ONES. The last ONE is the Start bit.
2. Data: The serialized byte stream from the SILO Shifted out with LSB first.
3. CRC: The inverted 32-bit polynomial calculated from the Data, address, and type field. CRC is not transmitted if:
  - i. Transmission of the Data field is truncated for any reason.
  - ii. CLSN becomes asserted any time during transmission.
  - iii. MODE <03> DTCR = 1 in a normal or loopback transmission mode.

The Transmission is indicated at the output pin by the assertion of TENA with the first bit of the preamble and the negation of TENA after the last transmitted bit.

The LANCE starts transmitting the preamble when the following are satisfied:

1. There is at least one byte of data to be transmitted in the SILO.
2. The interpacket delay has elapsed.
3. The backoff interval has elapsed, if a retransmission.

### Serial Reception

Serial reception consists of receiving an unbroken bit stream on the R<sub>X</sub> input pin consisting of:

1. Preamble/Start bit: Two ONES occurring a minimum of 8 bit times after the assertion of RENA. The last ONE is the Start bit.
2. Destination Address: The 48 bits (6 bytes) following the Start bit.
3. Data: The serialized byte stream following the Destination Address. The last 4 complete bytes of data are the CRC. The Destination Address and the Data are framed into bytes and enter the SILO. Source Address and Type field are part of the data which are transparent to the LANCE.

Reception is indicated at the input pin by the assertion of RENA and the presence of clock on RCLK while TENA is inactive. The LANCE does not sample the received data until about 800ns after RENA goes high.

## APPENDIX A

8086 computer program example to generate the hash filter, for multicast addressing in the LANCE.

```

6          ; SUBROUTINE TO SET A BIT IN THE HASH FILTER FROM A
7          ; GIVEN ETHERNET LOGICAL ADDRESS
8          ; ON ENTRY SI POINTS TO THE LOGICAL ADDRESS WITH LSB FIRST
9          ; DI POINTS TO THE HASH FILTER WITH LSB FIRST
10         ; ON RETURN SI POINTS TO THE BYTE AFTER THE LOGICAL ADDRESS
11         ; ALL OTHER REGISTERS ARE UNMODIFIED
12         ;
13         PUBLIC SETHASH
14         ASSUME CS:CSE61
15
16         = 1DB6      POLYL EQU 1DB6H      ;CRC POLYNOMIAL TERMS
17         = 04C1      POLYH EQU 04C1H
18
19         0000        CSE61 SEGMENT PUBLIC 'CODE'
20         ;
21         0000        SETHASH PROC NEAR
22         0000 50     PUSH AX          ;SAVE ALL REGISTERS
23         0001 53     PUSH BX
24         0002 51     PUSH CX
25         0003 52     PUSH DX
26         0004 55     PUSH BP
27         ;
28         0005 B8 FFFF MOV AX,0FFFFH  ;AX,DX = CRC ACCUMULATOR
29         0008 BA FFFF MOV DX,0FFFFH  ;PRESET CRC ACCUMULATOR TO ALL 1'S
30         000B B5 03   MOV CH,3      ;CH = WORD COUNTER
31         ;
32         000D 8B 2C   SETH10: MOV BP,[S1]  ;GET A WORD OF ADDRESS
33         000F 83 C6 02 ADD SI,2    ;POINT TO NEXT ADDRESS
34         0012 B1 10   MOV CL,16   ;CL = BIT COUNTER
35         ;
36         0014 8B DA   SETH20: MOV BX,DX    ;GET HIGH WORD OF CRC
37         0016 D1 C3   ROL BX,1     ;PUT CRC31 TO LSB
38         0018 33 DD   XOR BX,BP   ;COMBINE CRC31 WITH INCOMING BIT
39         001A D1 E0   SAL AX,1     ;LEFT SHIFT CRC ACCUMULATOR
40         001C D1 D2   RCL DX,1
41         001E 81 E3 0001 AND BX,0001H ;BX = CONTROL BIT
42         0022 74 07   JZ SETH30    ;DO NOT XOR IF CONTROL BIT = 0
43         ;
44         ; PERFORM XOR OPERATION WHEN CONTROL BIT = 1
45         ;
46         0024 35 1D86 XOR AX,POLYL
47         0027 81 F2 04C1 XOR DX,POLYH
48         ;
49         002B 0B C3   SETH30: OR AX,BX    ;PUT CONTROL BIT IN CRC0
50         002D D1 CD   ROR BP,1    ;ROTATE ADDRESS WORD
51         002F FE C9   DEC CL     ;DECREMENT BIT COUNTER
52         0031 75 E1   JNZ SETH20
53         0033 FE CD   DEC CH     ;DECREMENT WORD COUNTER
54         0035 75 D6   JNZ SETH10
55         ;
56         ; FORMATION OF CRC COMPLETE, AL CONTAINS THE REVERSED HASH
57         ; CODE
58         0037 B9 000A MOV CX,10
59         003A D0 E0   SETH40: SAL AL,1    ;REVERSE THE ORDER OF BITS IN AL
60         003C D0 DC   RCR AH,1    ;AND PUT IT IN AH
61         003E E2 FA   LOOP SETH40
62         ;
63         ; AH NOW CONTAINS THE HASH CODE
64         ;
65         0040 8A DC   MOV BL,AH   ;BL = HASH CODE, BH IS ALREADY ZERO
66         0042 B1 03   MOV CL,3   ;DIVIDE HASH CODE BY 8
67         0044 D2 EB   SHR BL,CL  ;TO GET TO THE CORRECT BYTE
68         0046 B0 01   MOV AL,01H ;PRESET FILTER BIT

```

```

69 0048 80 E45 07      AND    AH,7H      ;EXTRACT BIT COUNT
70 004B 8A CC          MOV    CL,AH
71 004D D2 E0          SHL   AL,CL      ;SHIFT BIT TO CORRECT POSITION
72 004F 08 01          OR    [DI + BX],AL ;SET IN HASH FILTER
73 0051 5D             POP    BP
74 0052 5A             POP    DX
75 0053 59             POP    CX
76 0054 5B             POP    BX
77 0055 58             POP    AX
78 0056 C3             RET
79                    ;
80 0057                SETHASH ENDP
81                    ;
82 0057                CSEG1  ENDS
83                    ;
84                    END

```

Basic computer program example to generate the hash filter, for multicast addressing, in the LANCE.

```

100 REM
110 REM PROGRAM TO GENERATE A HASH NUMBER GIVEN AN ETHERNET ADDRESS
120 REM
130 DEFINT A-Z
140 DIM A(47) : REM ETHERNET ADDRESS = 48 BITS
150 DIM C(32) : REM CRC REGISTER = 32 BITS
160 PRINT "ENTER STARTING ADDRESS": INPUT AS
170 IF LEN (AS) < > 12 THEN 160 : REM THE INPUT ADDRESS STARTING MUST BE 12 CHARS
180 REM
190 REM UNPACK STARTING ADDRESS INTO ADDRESS ARRAY
200 REM
210 M = 0
220 FOR I = 0 TO 47 : A(I) = 0 : NEXT I
230 FOR N = 12 TO 1 STEP -1
240 Y$ = MID$ (AS,N,1)
250 IF Y$ = "0" THEN 420
260 IF Y$ = "1" THEN A(M) = 1 : GOTO 420
270 IF Y$ = "2" THEN A(M + 1) = 1 : GOTO 420
280 IF Y$ = "3" THEN A(M + 1) = 1 : A(M) = 1 : GOTO 420
290 IF Y$ = "4" THEN A(M + 2) = 1 : GOTO 420
300 IF Y$ = "5" THEN A(M + 2) = 1 : A(M) = 1 : GOTO 420
310 IF Y$ = "6" THEN A(M + 2) = 1 : A(M + 1) = 1 : GOTO 420
320 IF Y$ = "7" THEN A(M + 2) = 1 : A(M + 1) = 1 : A(M) = 1 : GOTO 420
330 A(M + 3) = 1
340 IF Y$ = "8" THEN 420
350 IF Y$ = "9" THEN A(M) = 1 : GOTO 420
360 IF Y$ = "A" THEN A(M + 1) = 1 : GOTO 420
370 IF Y$ = "B" THEN A(M + 1) = 1 : A(M) = 1 : GOTO 420
380 IF Y$ = "C" THEN A(M + 2) = 1 : GOTO 420
390 IF Y$ = "D" THEN A(M + 2) = 1 : A(M) = 1 : GOTO 420
400 IF Y$ = "E" THEN A(M + 2) = 1 : A(M + 1) = 1 : GOTO 420
410 IF Y$ = "F" THEN A(M + 2) = 1 : A(M + 1) = 1 : A(M) = 1
420 M = M + 4
430 NEXT N
440 REM
450 REM PERFORM CRC ALGORITHM ON ARRAY A(0-47)
460 REM
470 FOR I = 0 TO 31 : C(I) = 1 : NEXT I
480 FOR N = 0 TO 47
490 REM LEFT CRC REGISTER BY 1
500 FOR I = 32 TO 1 STEP -1 : C(I) = C(I - 1) : NEXT I
510 C(0) = 0
520 T = C(32) XOR A(N) : REM T = CONTROL BIT
530 IF T < > THEN 600 : REM JUMP IF CONTROL BIT = 0
540 C(1) = C(1) XOR 1 : C(2) = C(2) XOR 1 : C(4) = C(4) XOR 1
550 C(5) = C(5) XOR 1 : C(7) = C(7) XOR 1 : C(8) = C(8) XOR 1
560 C(10) = C(10) XOR 1 : C(11) = C(11) XOR 1 : C(12) = C(12) XOR 1

```

```

570 C(16) = C(16) XOR 1 : C(22) = C(22) XOR 1 : C(23) = C(23) XOR 1
580 C(26) = C(26) XOR 1
590 C(0) = 1
600 NEXT N
610 REM
620 REM   CRC COMPUTATION COMPLETE, EXTRACT HASH NUMBER FROM C(0) TO C(5)
630 REM
640 HH = 32*C(0) + 16*C(1) + 8*C(2) + 4*C(3) + 2*C(4) + C(5)
650 PRINT "THE HASH NUMBER FOR ";AS;" IS ";HH
660 GOTO 160

```

### MAPPING OF LOGICAL ADDRESS TO FILTER MASK

LAF Reg Bits Set	LAF Loc	Destination Address Accepted	LAF Reg Bits Set	LAF Loc	Destination Address Accepted
	Dec	(Hex)		Dec	(Hex)
0  L A F  0	0	0000 0000 0085	0  L A F  2          15	32	0000 0000 0021
	1	0000 0000 00A5		33	0000 0000 0001
	2	0000 0000 00E5		34	0000 0000 0041
	3	0000 0000 00C5		35	0000 0000 0071
	4	0000 0000 0045		36	0000 0000 00E1
	5	0000 0000 0065		37	0000 0000 00C1
	6	0000 0000 0025		38	0000 0000 0081
	7	0000 0000 0005		39	0000 0000 00A1
	8	0000 0000 002B		40	0000 0000 008F
	9	0000 0000 000B		41	0000 0000 00BF
	10	0000 0000 004B		42	0000 0000 00EF
	11	0000 0000 006B		43	0000 0000 00CF
	12	0000 0000 00EB		44	0000 0000 004F
	13	0000 0000 00CB		45	0000 0000 006F
	14	0000 0000 008B		46	0000 0000 002F
15	0000 0000 00BB	47	0000 0000 000F		
0  L A F  1	16	0000 0000 00C7	0  L A F  3          15	48	0000 0000 0063
	17	0000 0000 00E7		49	0000 0000 0043
	18	0000 0000 00A7		50	0000 0000 0003
	19	0000 0000 0087		51	0000 0000 0023
	20	0000 0000 0007		52	0000 0000 00A3
	21	0000 0000 0027		53	0000 0000 0083
	22	0000 0000 0067		54	0000 0000 00C3
	23	0000 0000 0047		55	0000 0000 00E3
	24	0000 0000 0069		56	0000 0000 00CD
	25	0000 0000 0049		57	0000 0000 00ED
	26	0000 0000 0009		58	0000 0000 00AD
	27	0000 0000 0029		59	0000 0000 008D
	28	0000 0000 00A9		60	0000 0000 000D
	29	0000 0000 0089		61	0000 0000 002D
	30	0000 0000 00C9		62	0000 0000 006D
31	0000 0000 00E9	63	0000 0000 004D		



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-25 to +125°C
Supply Voltage to Ground Potential Continuous .....	-0.3 V to +7 V
Commercial Power Dissipation .....	1.5 W
Military Power Dissipation .....	2 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Temperature (T <sub>A</sub> ) .....	0 to +70°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.75 V to +5.25 V
V <sub>SS</sub> .....	0 V
Military (M) Devices	
Temperature (T <sub>C</sub> ) .....	-55°C to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V
V <sub>SS</sub> .....	0 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Commercial			Military			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>IL</sub>	Input LOW Voltage (Except RX, TCLK)				0.8			0.4	V
V <sub>IH</sub>	Input HIGH Voltage (Except RX, TCLK)		2			2.4			V
V <sub>LL</sub>	Input LOW Voltage (RX, TCLK)				0.8			0.4	V
V <sub>CH</sub>	Input HIGH Voltage (RX, TCLK)		2			2.75			V
V <sub>OL</sub>	Output LOW Voltage	COM'L I <sub>OL</sub> = 3.2 mA			0.5			0.5	V
		MIL I <sub>OL</sub> = 1.6 mA							
V <sub>OH</sub>	Output HIGH Voltage	COM'L I <sub>OH</sub> = -0.4 mA	2.4			2.4			V
		MIL I <sub>OH</sub> = -0.2 mA							
I <sub>IL</sub>	Input Leakage	V <sub>IN</sub> = 0.4 V to V <sub>CC</sub>			±10			±10	μA
I <sub>CC</sub> **	Power Supply Current			200	270			320	mA

\*\*I<sub>CC</sub> is measured while running a functional pattern with spec. value I<sub>OH</sub> and I<sub>OL</sub> load applied.

## CAPACITANCE\* (T<sub>A</sub> = 25°C; V<sub>CC</sub> = 0)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
C <sub>IN</sub>	Input Capacitance	F = 1 MHz			10	pF
C <sub>OUT</sub>	Output Capacitance	F = 1 MHz			15	pF
C <sub>IO</sub>	Capacitance	F = 1 MHz			20	pF

\*Parameters are not tested

**SWITCHING CHARACTERISTICS** over **COMMERCIAL** operating range unless otherwise specified

No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
1	t <sub>TCT</sub>	TCLK Period		99		101	ns
2	t <sub>TCL</sub>	TCLK LOW Time		45			ns
3	t <sub>TCH</sub>	TCLK HIGH Time		45			ns
4	t <sub>TR</sub>	Rise Time of TCLK	(Note 3)			8	ns
5	t <sub>TF</sub>	Fall Time of TCLK	(Note 3)			8	ns
6	t <sub>TEP</sub>	TENA Propagation Delay After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF			70	ns
7	t <sub>TEH</sub>	TENA Hold Time After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF	5			ns
8	t <sub>TDP</sub>	TX Data Propagation Delay After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF			70	ns
9	t <sub>TDH</sub>	TX Data Hold Time After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF	5			ns
10	t <sub>RCT</sub>	RCLK Period	(Note 3)	85		118	ns
11	t <sub>RCH</sub>	RCLK HIGH Time		38			ns
12	t <sub>RCL</sub>	RCLK LOW Time		38			ns
13	t <sub>RCR</sub>	Rise Time of RCLK	(Note 3)			8	ns
14	t <sub>RCF</sub>	Fall Time of RCLK	(Note 3)			8	ns
15	t <sub>RDR</sub>	RX Data Rise Time	(Note 3)			8	ns
16	t <sub>RDF</sub>	RX Data Fall Time	(Note 3)			8	ns
17	t <sub>RDH</sub>	RX Data Hold Time (RCLK to RX Data Change)		5			ns
18	t <sub>RDS</sub>	RX Data Setup Time (RX Data Stable to the Rising Edge of RCLK)		40			ns
19	t <sub>DPL</sub>	RENA LOW Time		1t <sub>TCT</sub> + 20			ns
20	t <sub>CPH</sub>	CLSN HIGH Time		80			ns
21	t <sub>DOFF</sub>	Bus Master Driver Disable After Rising Edge of HOLD				50	ns
22	t <sub>DON</sub>	Bus Master Driver Enable After Falling Edge of HLDĀ				2t <sub>TCT</sub> + 50	ns
23	t <sub>HHA</sub>	Delay to Falling Edge of HLDĀ from Falling Edge of HOLD (Bus Master)		0			ns
24	t <sub>RW</sub>	RESET Pulse Width LOW		2t <sub>TCT</sub>			ns
25	t <sub>CYCLE</sub>	Read/Write, Address/Data Cycle Time	(Note 1)	6t <sub>TCT</sub>			ns
26	t <sub>XAS</sub>	Address Setup Time to the Falling Edge of ALE		75			ns
27	t <sub>XAH</sub>	Address Hold Time After the Rising Edge of DAS		35			ns
28	t <sub>AS</sub>	Address Setup Time to the Falling Edge of ALE		75			ns
29	t <sub>AH</sub>	Address Hold Time After the Falling Edge of ALE		35			ns
30	t <sub>RDAS</sub>	Data Setup Time to the Rising Edge of DAS (Bus Master Read)		50			ns
31	t <sub>RDAH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Master Read)		0			ns
32	t <sub>DDAS</sub>	Data Setup Time to the falling Edge of DAS (Bus Master Write)		10			ns
33	t <sub>WDS</sub>	Data Setup Time to the Rising Edge of DAS (Bus Master Write)		200			ns
34	t <sub>WDH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Master Write)		35			ns
35	t <sub>SD01</sub>	Data Driver Delay After the Falling Edge of DAS (Bus Slave Read)	(CRS 0, 3, RAP)		4t <sub>TCT</sub>		ns
36	t <sub>SD02</sub>	Data Driver Delay After the Falling Edge of DAS (Bus Slave Read)	(CSR 1, 2)		12t <sub>TCT</sub>		ns
37	t <sub>SRDH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Slave Read)		0		35	ns
38	t <sub>SWDH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Slave Write)		0			ns
39	t <sub>SWDS</sub>	Data Setup Time to the Falling Edge of DAS (Bus Slave Write)		0			ns

Notes: See notes following table continued on next page.

**SWITCHING CHARACTERISTICS** over **COMMERCIAL** operating range unless otherwise specified (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
40	tALEW	ALE Width HIGH		120			ns
41	tDALE	Delay from Rising Edge of $\overline{DAS}$ to the Rising Edge of ALE		70			ns
42	tDSW	DAS Width LOW		200			ns
43	tADAS	Delay from the Falling Edge of ALE to the Falling Edge of DAS		80			ns
44	tRIDF	Delay from the Rising Edge of DALO to the Falling Edge of DAS (Bus Master Read)		15			ns
45	tRDYS	Delay from the Falling Edge of $\overline{READY}$ to the Rising Edge of DAS		75		250	ns
46	tROIF	Delay from the Rising Edge of $\overline{DALO}$ to the Falling Edge of DALI (Bus Master Read)		15			ns
47	tRIS	DALI Setup Time to the Rising Edge of $\overline{DAS}$ (Bus Master)		135			ns
48	tRIH	DALI Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Master Read)		0			ns
49	tRIOF	Delay from the Rising Edge of DALI to the Falling Edge of DALO (Bus Master Read)		55			ns
50	tOS	DALO Setup Time to the Falling Edge of ALE (Bus Master Read)		110			ns
51	tROH	DALO Hold Time After the Falling Edge of ALE (Bus Master Read)		35			ns
52	tWDSI	Delay from the Rising Edge of $\overline{DAS}$ to the Rising Edge of DALO (Bus Master Write)		35			ns
53	tCSH	$\overline{CS}$ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0			ns
54	tCSS	$\overline{CS}$ Setup Time to the Falling Edge of $\overline{DAS}$ (Bus Slave)		0			ns
55	tSAH	ADR Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0			ns
56	tSAS	ADR Setup Time to the Falling Edge of $\overline{DAS}$ (Bus Slave)		0			ns
57	tARYD	Delay from the Falling Edge of ALE to the Falling Edge of $\overline{READY}$ to Insure a Minimum Bus Cycle Time (600 ns)	(Note 5)			80	ns
58	tSRDS	Data Setup Time to the Falling Edge of $\overline{Ready}$ (Bus Slave Read)		75			ns
59	tRDYH	$\overline{READY}$ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Master)		0			ns
60	tSR01	$\overline{READY}$ Driver Turn On After the Falling Edge of $\overline{DAS}$ (Bus Slave)	(CSR 0, 3, RAP) (Note 4, 6)		6tTCT		ns
61	tSR02	$\overline{READY}$ Driver Turn On After the Falling Edge of $\overline{DAS}$ (Bus Slave)	(CSR 1, 2) (Note 6)		14tTCT		ns
62	tSRYH	$\overline{READY}$ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0		35	ns
63	tSRH	READ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0			ns
64	tSRS	READ Setup Time to the Falling Edge of $\overline{DAS}$ (Bus Slave)		0			ns
65	tCHL	TCLK Rising Edge to Hold LOW or HIGH Delay				95	ns
66	tCAV	TCLK to Address Valid				100	ns
67	tCCA	TCLK Rising Edge to Control Signals Active				75	ns
68	tCALE	TCLK Falling Edge to ALE LOW				90	ns
69	tCDL	TCLK Falling Edge to DAS Falling Edge				90	ns
70	tRCS	Ready Setup Time to TCLK	(Note 5)	0			ns
71	tCDH	TCLK Rising Edge to DAS HIGH				90	ns
72	tHCS	HLDA Setup to TCLK		0			ns
73	tRENH	RENA Hold Time After the Rising Edge of RCLK		0			ns

- Notes: 1. Not shown in the timing diagrams, specifies the minimum bus cycle for a single DMA transfer. Tested by functional data pattern.  
 2. Applicable parameters associated with Receive circuit are tested at tTCT (RCLK Period) = 100 ns, tTCT = 100 ns (TCLK Period); RCLK and TCLK LOW/HIGH times tested at Min./Max. and Max./Min. specifications.  
 3. Not tested.  
 4. CS0 write access time (tSR01) when STOP bit is set can be as long as 12tTCT.  
 5. The  $\overline{READY}$  Setup time before negation of  $\overline{DAS}$  is a function of the synchronization time of  $\overline{READY}$ . The synchronization must occur within 100 ns. Therefore, the setup time is 100 ns plus any accumulated propagation delays. Ready slips occur on 100 ns increments. It is guaranteed that no wait states will be added by the LANCE if either of parameter #57 or #70 is met.  
 6. Parameter is for design reference only. Functional testing uses typical value  $\pm 1$  tTCT.

**SWITCHING CHARACTERISTICS** over **MILITARY** operating range unless otherwise specified

No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
1	t <sub>TCT</sub>	TCLK Period		99		101	ns
2	t <sub>TCL</sub>	TCLK LOW Time	(Note 7)	47			ns
3	t <sub>TCH</sub>	TCLK HIGH Time	(Note 7)	47			ns
4	t <sub>TCR</sub>	Rise Time of TCLK	(Note 3)			5	ns
5	t <sub>TCF</sub>	Fall Time of TCLK	(Note 3)			5	ns
6	t <sub>TEP</sub>	TENA Propagation Delay After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF			80	ns
7	t <sub>TEH</sub>	TENA Hold Time After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF	20			ns
8	t <sub>TDP</sub>	TX Data Propagation Delay After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF			80	ns
9	t <sub>TDH</sub>	TX Data Hold Time After the Rising Edge of TCLK	C <sub>L</sub> = 50 pF	20			ns
10	t <sub>RCT</sub>	RCLK Period	(Note 3)	85		118	ns
11	t <sub>RCH</sub>	RCLK HIGH Time		38			ns
12	t <sub>RCL</sub>	RCLK LOW Time		38			ns
13	t <sub>RCR</sub>	Rise Time of RCLK	(Note 3)			8	ns
14	t <sub>RCF</sub>	Fall Time of RCLK	(Note 3)			8	ns
15	t <sub>RDR</sub>	RX Data Rise Time	(Note 3)			8	ns
16	t <sub>RDF</sub>	RX Data Fall Time	(Note 3)			8	ns
17	t <sub>RDH</sub>	RX Data Hold Time (RCLK to RX Data Change)	(Note 8)	10			ns
18	t <sub>RDS</sub>	RX Data Setup Time (RX Data Stable to the Rising Edge of RCLK)		40			ns
19	t <sub>DPL</sub>	RENA LOW Time		t <sub>TCT</sub> + 20			ns
20	t <sub>CPH</sub>	CLSN HIGH Time		80			ns
21	t <sub>DOFF</sub>	Bus Master Driver Disable After Rising Edge of HOLD				55	ns
22	t <sub>DON</sub>	Bus Master Driver Enable After Falling Edge of HLDA				2t <sub>TCT</sub> + 50	ns
23	t <sub>HHA</sub>	Delay to Falling Edge of HLDA from Falling Edge of HOLD (Bus Master)		5			ns
24	t <sub>rw</sub>	RESET Pulse Width LOW		2t <sub>TCT</sub>			ns
25	t <sub>CYCLE</sub>	Read/Write, Address/Data Cycle Time	(Note 1)	6t <sub>TCT</sub>			ns
26	t <sub>XAS</sub>	Address Setup Time to the Falling Edge of ALE		75			ns
27	t <sub>XAH</sub>	Address Hold Time After the Rising Edge of DAS		35			ns
28	t <sub>AS</sub>	Address Setup Time to the Falling Edge of ALE		75			ns
29	t <sub>AH</sub>	Address Hold Time After the Falling Edge of ALE		35			ns
30	t <sub>RDAS</sub>	Data Setup Time to the Rising Edge of DAS (Bus Master Read)		50			ns
31	t <sub>RDAH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Master Read)		0			ns
32	t <sub>DDAS</sub>	Data Setup Time to the falling Edge of DAS (Bus Master Write)		10			ns
33	t <sub>WDS</sub>	Data Setup Time to the Rising Edge of DAS (Bus Master Write)		200			ns
34	t <sub>WDH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Master Write)		35			ns
35	t <sub>SD01</sub>	Data Driver Delay After the Falling Edge of DAS (Bus Slave Read)	(CRS 0, 3, RAP) (Note 6)		4t <sub>TCT</sub>		ns
36	t <sub>SD02</sub>	Data Driver Delay After the Falling Edge of DAS (Bus Slave Read)	(CSR 1, 2) (Note 6)		12t <sub>TCT</sub>		ns
37	t <sub>SRDH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Slave Read)		0		99	ns
38	t <sub>SWDH</sub>	Data Hold Time After the Rising Edge of DAS (Bus Slave Write)		0			ns
39	t <sub>SWDS</sub>	Data Setup Time to the Falling Edge of DAS (Bus Slave Write)		0			ns



Notes: See notes following table continued on next page.

**SWITCHING CHARACTERISTICS** over **MILITARY** operating range unless otherwise specified (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
40	t <sub>ALEW</sub>	ALE Width HIGH		120			ns
41	t <sub>DALE</sub>	Delay from Rising Edge of $\overline{DAS}$ to the Rising Edge of ALE		70			ns
42	t <sub>D<math>\overline{S}</math>W</sub>	$\overline{DAS}$ Width LOW		200			ns
43	t <sub>ADAS</sub>	Delay from the Falling Edge of ALE to the Falling Edge of $\overline{DAS}$		80			ns
44	t <sub>RI<math>\overline{D}</math>F</sub>	Delay from the Rising Edge of $\overline{DALO}$ to the Falling Edge of $\overline{DAS}$ (Bus Master Read)		15			ns
45	t <sub>RDYS</sub>	Delay from the Falling Edge of $\overline{READY}$ to the Rising Edge of $\overline{DAS}$		75		250	ns
46	t <sub>RO<math>\overline{D}</math>F</sub>	Delay from the Rising Edge of $\overline{DALO}$ to the Falling Edge of $\overline{DALI}$ (Bus Master Read)		15			ns
47	t <sub>RI<math>\overline{S}</math></sub>	$\overline{DALI}$ Setup Time to the Rising Edge of $\overline{DAS}$ (Bus Master)		135			ns
48	t <sub>RI<math>\overline{H}</math></sub>	$\overline{DALI}$ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Master Read)		0			ns
49	t <sub>RI<math>\overline{O}</math>F</sub>	Delay from the Rising Edge of $\overline{DALI}$ to the Falling Edge of $\overline{DALO}$ (Bus Master Read)		55			ns
50	t <sub>OS</sub>	$\overline{DALO}$ Setup Time to the Falling Edge of ALE (Bus Master Read)		110			ns
51	t <sub>RO<math>\overline{H}</math></sub>	$\overline{DALO}$ Hold Time After the Falling Edge of ALE (Bus Master Read)		35			ns
52	t <sub>W<math>\overline{D}</math>S<math>\overline{I}</math></sub>	Delay from the Rising Edge of $\overline{DAS}$ to the Rising Edge of $\overline{DALO}$ (Bus Master Write)		35			ns
53	t <sub>CS<math>\overline{H}</math></sub>	$\overline{CS}$ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0			ns
54	t <sub>CS<math>\overline{S}</math></sub>	$\overline{CS}$ Setup Time to the Falling Edge of $\overline{DAS}$ (Bus Slave)		0			ns
55	t <sub>S<math>\overline{A}</math>H</sub>	ADR Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0			ns
56	t <sub>S<math>\overline{A}</math>S</sub>	ADR Setup Time to the Falling Edge of $\overline{DAS}$ (Bus Slave)		0			ns
57	t <sub>AR<math>\overline{Y}</math>D</sub>	Delay from the Falling Edge of ALE to the Falling Edge of $\overline{READY}$ to insure a Minimum Bus Cycle Time (600 ns)	(Note 5)			80	ns
58	t <sub>S<math>\overline{R}</math>D<math>\overline{S}</math></sub>	Data Setup Time to the Falling Edge of $\overline{Ready}$ (Bus Slave Read)		75			ns
59	t <sub>RD<math>\overline{Y}</math>H</sub>	$\overline{READY}$ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Master)		0			ns
60	t <sub>S<math>\overline{R}</math>01</sub>	$\overline{READY}$ Driver Turn On After the Falling Edge of $\overline{DAS}$ (Bus Slave)	(CSR 0, 3, RAP) (Note 4, 6)		6t <sub>TCT</sub>		ns
61	t <sub>S<math>\overline{R}</math>02</sub>	$\overline{READY}$ Driver Turn On After the Falling Edge of $\overline{DAS}$ (Bus Slave)	(CSR 1, 2) (Note 6)		14t <sub>TCT</sub>		ns
62	t <sub>S<math>\overline{R}</math>Y<math>\overline{H}</math></sub>	$\overline{READY}$ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0		35	ns
63	t <sub>S<math>\overline{R}</math>H</sub>	READ Hold Time After the Rising Edge of $\overline{DAS}$ (Bus Slave)		0			ns
64	t <sub>S<math>\overline{R}</math>S</sub>	READ Setup Time to the Falling Edge of $\overline{DAS}$ (Bus Slave)		0			ns
65	t <sub>CH<math>\overline{L}</math></sub>	TCLK Rising Edge to Hold LOW or HIGH Delay				95	ns
66	t <sub>CA<math>\overline{V}</math></sub>	TCLK to Address Valid				120	ns
67	t <sub>CA</sub>	TCLK Rising Edge to Control Signals Active				100	ns
68	t <sub>CA<math>\overline{L}</math></sub>	TCLK Falling Edge to ALE LOW				110	ns
69	t <sub>CD<math>\overline{L}</math></sub>	TCLK Falling Edge to $\overline{DAS}$ Falling Edge				110	ns
70	t <sub>RCS</sub>	Ready Setup Time to TCLK	(Note 5)	0			ns
71	t <sub>CD<math>\overline{H}</math></sub>	TCLK Rising Edge to $\overline{DAS}$ HIGH				100	ns
72	t <sub>HCS</sub>	HLDA Setup to TCLK		0			ns
73	t <sub>RE<math>\overline{N}</math>H</sub>	RENA Hold Time After the Rising Edge of RCLK		0			ns

- Notes: 1. Not shown in the timing diagrams, specifies the minimum bus cycle for a single DMA transfer. Tested by functional data pattern.  
 2. Applicable parameters associated with Receive circuit are tested at t<sub>RCT</sub> (RCLK Period) = 100 ns, t<sub>TCT</sub> = 100 ns (TCLK Period); RCLK and TCLK LOW/HIGH times tested at Min./Max. and Max./Min. specifications.  
 3. Not tested.  
 4. CS0 write access time (t<sub>S $\overline{R}$ 01</sub>) when STOP bit is set can be as long as 12t<sub>TCT</sub>.  
 5. The  $\overline{READY}$  Setup time before negation of  $\overline{DAS}$  is a function of the synchronization time of  $\overline{READY}$ . The synchronization must occur within 100 ns. Therefore, the setup time is 100 ns plus any accumulated propagation delays. Ready slips occur on 100 ns increments. It is guaranteed that no wait states will be added by the LANCE if either of parameter #57 or #70 is met.  
 6. Parameter is for design reference only. Functional testing uses typical value  $\pm 1$  T<sub>TCT</sub>.  
 7. The duty cycle of the TCLK output of the SIA does not meet the requirement of the TCLK input to the Am7990. See design hint on page 39.  
 8. The hold time of the RX output of the SIA with respect to RCLK does not agree with the hold time requirement of the RX input of the Am7990. See design hint on page 39.

## SWITCHING TEST CIRCUITS




TC003861

**A. Normal & Three-State Outputs**

**B. Open-Drain Outputs (INTR, HOLD/BUSRQ, READY)**

TEST OUTPUT LOADS			
Pin Name	Test Circuit	R <sub>1</sub> (kΩ)	C <sub>L</sub> (pF)
All Outputs and I/O Pins except INTR, HOLD/BUSRQ, READY	A	—	100
INTR, HOLD/BUSRQ, READY	B	1.5	50

## SWITCHING TEST WAVEFORM



WF009541


## MILITARY SWITCHING TEST WAVEFORM (TCLK, RX)



05698-001A

WF026990

# DESIGN HINT FOR THE LANCE (AM7990) AND SIA (AM7992) MILITARY INTERFACE



05998-002A

TC004840

**Figure 10. Design Hint Circuit For Military Lance and SIA Interface**

Over the MILITARY temperature and voltage range there are two inconsistencies between the LANCE and SIA timing parameters. The two inconsistencies are described below.

## 1.

The duty cycle of the TCLK output of the SIA does not meet the requirements of the TCLK input of the LANCE over the full military range. This difference can be resolved by an external circuit that derives the TCLK input to the LANCE from the same oscillator that drives the SIA. A circuit of this type is shown in Figure 10.


### REFER TO FIGURE 10:

The latch U1B that generates the 10 MHz clock signal to the TCLK input of the LANCE must have a mismatch less than 3 ns between rise and fall delays ( $t_{PLH}$  and  $t_{PHL}$ , CLK to Q) in order to guarantee that the duty cycle is very close to 50%. A pull up resistor R2 between this pin and VCC will guarantee that the input high threshold requirement (2.75 V) is satisfied.

The delay from X1 to the Q output of latch U1B must satisfy the range of 3 ns minimum to 15 ns maximum, in order to guarantee that the setup and hold times for the TX input of the SIA are met. See Figure 10-1 for the calculation of the min and max limits. Note that the delay through the SIA from X1 to TCLK has a min of 5 ns and a max of 18 ns.

The two latches should be of the bipolar technology type to ensure that the timing parameters of the latches vary with temperature in the same way that the SIA (bipolar) does.

The input signal to the X1 input of the SIA must be filtered to avoid undershoot (X1 must not be allowed to drop below ground). This filter also removes noise spikes that could otherwise occur while the signal is passing through the 0.5 V to 2.4 V threshold region. A simple low pass RC filter consisting of a 51 ohm (1%) resistor and a 100 pF capacitor is adequate. A 1% resistor is recommended for temperature stability.



05698-003A

WF026970

For TX and TENA setup time:

$$T34 (5 \text{ ns min.}) + 100 \text{ ns} - (TPLH (15 \text{ ns max.}) + T8 (80 \text{ ns max.})) \geq T28 (10 \text{ ns min.})$$

For TX and TENA hold time:


$$TPLH (3 \text{ ns min.}) + T9 (20 \text{ ns min.}) - T34 (18 \text{ ns max.}) \geq T29 (5 \text{ ns min.})$$

Figure 10-1. LANCE/SIA Interface Timing For Transmit Data

2.

The hold time of the RX output of the SIA with respect to RCLK does not agree with the hold time requirement of the RX input to the LANCE over the full military range. This difference

can be resolved by inserting a delay of 10 – 35 ns between the RX output from the SIA and the RX input to the LANCE as shown in Figure 10. See Figure 10-2 for the calculation of this delay.



05698-004A

WF026980

For RX setup time:

$$100 - (T9 (25 \text{ ns max.}) + \text{DELAY} (35 \text{ ns max.})) \geq T18 (40 \text{ ns min.})$$

For RX hold time:






$$T8 (0 \text{ ns min.}) + \text{DELAY} (10 \text{ ns min.}) \geq T17 (10 \text{ ns min.})$$

Figure 10-2. LANCE/SIA Interface Timing For Receive Data




## SWITCHING WAVEFORMS (Note 1)


### KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


KS000010



**Serial Link Timing (Collision)**



**Serial Link Timing (Receive)**




**Serial Link Timing (Transmit)**

\*During transmit, RENA input must be asserted (HIGH) and remain active-HIGH before TENA goes inactive (LOW). If RENA is deasserted before TENA is deasserted, LCAR will be reported in TMD<sub>3</sub> after the transmission is completed by the LANCE.

Notes: Please refer to Figures 3 to 6 for additional waveform diagrams.

SWITCHING WAVEFORM (Cont'd.)




WF022761

Bus Master Read Timing (Burst DMA)




# PHYSICAL DIMENSIONS

## PD 048



PID # 06566C


## SD 048



PID # 07644B

PHYSICAL DIMENSIONS (Cont'd.)

PL 068



PID # 06753J