

ED29116

DESIGNING
WITH THE Am29116

16-BIT
BIPOLAR MICROPROCESSOR

LECTURE VOLUME I

ED29116

"Designing with the Am29116 16-Bit Bipolar Microprocessor"

bу

Barbara Albert
Arndt Bode, Dr. rer. nat.
J.W. Locke, Ph.D.

March 1983

Customer Education Center Advanced Micro Devices, Inc.

ED29116

DAY 1

CHAPTER Ø

INTRODUCTION

Designing with the AM29116

The AM29116 combines the advantages of the AM2900 bitslice microprocessor family:

- bipolar (fast)
- microprogrammable (flexible)
- LSI (low cost and reliable)
- industry standard (many circuits and second sources)
- development aids
 (hardware/firmware/software)

with:

- a very high degree of integration (16 Bit,...)
- special purpose features (CRC,...)
- very high speed (100 ns cycle)

Remember the advantages of a bipolar, microprogrammable, industry-standard LSI Family with development aids (as presented in ED2900A, EDSYS29).

From such a Family of parts you may construct:

- fast machines (125 ns cycle time)
- with almost any desired architecture
- with any desired instruction set
- allowing "soft" upgrades
 (field changes, adaptations, system expansions)
 simply by changing the contents
 of the microprogram memory
- with relatively small parts count (5Ø DIPS) allowing for low cost and high reliability
- with design time shortened by parallel hardware/firmware development on System 29
- easily debugged with hardware & software aids
- with documentation automatically enforced by programming techniques used on System 29

As you design with an the industry-standard Am2900 Family:

- your task is facilitated by the largest number of special purpose circuits fully compatible with your application (we will see the part numbers on the next pages)
- the Am2900 Family is constantly expanding (and is an increasingly-active product line)
- as AMD's technology advances you get
 pin-compatible faster devices
 (e.g. Am29Ø1 / Am29Ø1A / Am29Ø1B / Am29Ø1C / ...!)
- you have the largest number of second sources (but AMD products are faster and more reliable!!)

Am2900 Product Family

Part Number		Description
Am29Ø1		4-bit Bipolar Microprocessor Slice
Am29Ø2		High-Speed Look-Ahead Carry Generator
Am29Ø3		4-bit Bipolar Microprocessor Slice
Am29Ø4		Status and Shift Control Unit
Am29Ø5		Quad 2-Input Bus Transceiver, O.C.
Am29Ø6		Quad 2-Input Bus Transceiver, O.C.
Am29Ø7/29Ø8		Quad Bus Transceiver with Interface Logic
Am29Ø9	•	4-Bit Microprogram Sequencer Slice
Am291Ø		12-Bit Microprogram Sequencer
Am2911		4-Bit Microprogram Sequencer Slice
Am2912		Quad Bus Transceiver
Am2913		8-Input Priority Interrupt Expander
Am2914		8-Input Vectored Priority Interrupt Controller
Am2915		Quad Bus Transceiver, Three-State
Am2916		Quad Bus Transceiver, Three-State
Am2917		Quad Bus Transceiver, Three-State
Am2918/Am29LS18		Quad D-Register
Am2919		Quad D-Register with Dual Three-State Outputs
Am292Ø		Octal D-Type Flip-Flop
Am2921		One-of-Eight Decoder with Polarity Control
Am2922		8-Input Multiplexer with Control Register

Am2900 Product Family (continued)

Part Number	<u>Description</u>
Am2923	8-Input, Three-State Multiplexer
Am2924	Three-Line to Eight-Line Decoder/Demultiplexer
Am2925	System Clock Generator and Driver
Am2926	Quad Bus Driver/Receiver, Inverting
Am2927/2928	Quad 3-State Bus Transceiver with Clock Enable
Am2929	Quad Bus Driver/Receiver, Non-Inverting
Am293Ø	4-Bit Program Control Unit Slice
Am2932	4-Bit Program Control Unit / Push-Pop Stack Slice
Am294Ø	DMA Address Generator
Am2942	Programmable Timer/Counter/DMA Address Generator
Am2946/2947	Octal 3-State Bidirec*ional Bus Transceiver
Am2948/2949	Octal 3-State Bidirectional Bus Transceiver
Am295Ø/2951	8-Bit Bidirectional I/O Port with Handshake
Am2952/2953	8-Bit Bidirectional I/O Port
Am2954/2955	Octal Register, Three-State
Am2956/2957	Octal Latch, Three-State
Am2958/2959	Octal Buffer/Line Driver/Line Receiver, 3-State
Am296Ø	16-Bit Memory Error Detection & Detection Unit
Am2961/2962	4-Bit Error Correction Multiple Bus Buffer
Am2964	Dynamic Memory Controller
Am2965	Octal RAM Driver, Inverting
Am2966	Octal RAM Driver, Non-Inverting

Am2900 Product Family (continued)

Part Number	<u>Description</u>
Am29112	Interruptable 8-bit Microprogram Sequencer Slice
Am29116	16-Bit Bipolar Microprocessor
Am292Ø3	4-Bit Bipolar Microprocessor Slice
Am295Ø1	Microprogrammable Signal Processor
Am29516	16 x 16-bit Parallel Multiplier
Am2952Ø	Quad Octal Multilevel Pipeline Register
Am29521	Quad Octal Multilevel Pipeline Register
Am2954Ø	Programmable FFT Address Sequencer
Am297ØØ/297Ø1	64-Bit Non-Inverting RAM
Am297Ø2/297Ø3	64-Bit Schottky RAM
Am297Ø5	16-Word x 4-bit Two Port RAM
Am297Ø7	16-Word x 4-bit Two Port RAM
Am2972Ø/29721	256-Bit Low-Power Schottky RAM
Am2975Ø/29751A	32-Word by 8-Bit PROM
Am2976ØA/29761A	256-Word by 4-Bit PROM
Am2977Ø/29771	2048-Bit Generic Series Bipolar PROM
Am29774/29775	4Ø96-Bit Registered PROM
Am298Ø3A	16-Way Branch Control Unit for Am29Ø9
Am29811A	Next Address Control Unit for Am2911


Am29116 Applications - a Preview

Let's have a look at a complete high performance microprogrammed computer system.


The Am29116 is useful in many different application areas. Typical application examples might include using Am29116:

- as a high speed microprocessor within an intelligent controller
- as the CPU of a high speed processor
- as a high-speed graphics controller

Typical Processor and Controller




The Am29116 as a 16-Bit CPU



MPR-819





Am29116 Applications - a Preview (continued)

- The Am29116 architecture and instruction set is optimized for high performance peripheral controllers:
 - graphics controllers
 - disk controllers
 - communication controllers
 - front-end concentrators
 - modems
- Am29116 bit-oriented, rotate-and-merge, rotate-and-compare, and CRC-calculation instructions are particularly useful in such controller applications.
- The Am29116 also performs well for general purpose CPU applications (especially when combined with the Am29516 16 x 16 multiplier) as it has a complete arithmetic and logic instruction set.

Am29116 Controller Applications

The original Am2900 Family products are used in many controller applications due to their features such as microprogrammability, short cycle times, arithmetic and logic instructions etc.

But many controllers require additional features:

- 1) bit manipulation
- 2) character or byte-wide data handling
- 3) CRC calculations for error control
- 4) a generally richer instruction set
- 5) faster execution

With the Am2901 and enough software you can accomplish 1) through 4) but some functions will execute too slowly.

AMD's Am29116 extends the Am2900 Family to meet all of these controller requirements!

Some Parts of Interest for Controllers

29116	16-Bit Bipolar Microprocessor
29112	Interruptable Sequencer
2914	Interrupt Controller
294Ø/42	DMA Address Generator
2950/51	Parallel I/O Port
952Ø	Burst Error Processor
29XXX	Asparagus

<u>Controller Requirements</u>

Commonly Needed Operations:

- Moving Data from Port to Port
- Testing Incoming Signals (Bits) such as:
 - Status
 - Commands
- Generating Outgoing Signals (Bits) such as:
 - Status
 - Commands
 - Timing Signals
- Rotating and Shifting
- Executing integer arithmetic (usually 16-bit signed values)
- Assessing priority

Some of AMD's Design Goals for the Am29116

Microprogrammable

16 Bits

100ns Microcycle

52-Pin Dip

+ 5V only

TTL Compatible I/O

Extensive instruction set

Many registers

Hardware for faster shifting, priority-encoding and Cyclic Redundancy Check calculations

CHAPTER 1

Presenting the Am29116

- Architecture
- Instruction Set
- Timing
- Definition File


Am29116 Outstanding Features

- Emitter-coupled logic (ECL) internally for speed
- TTL I/O for easy interfacing
- 16-bit data paths:
 - 16-bit ALU
 - . full carry lookahead
 - . 16-bit Word Mode or 8-bit Byte Mode
 - 32-word x 16-bit register file (here called RAM)
 - . single port architecture
 - different source and destination addresses are selectable by using an additional, external multiplexer
 - 16-bit data latch
 - 16-bit barrel shifter
 - . works in byte or word mode
 - . rotates up 1 to 15 bits in one cycle (remember: up shift by n bits is equivalent to down shift by (16-n) bits)

Am29116 Outstanding Features (continued)

- 8-bit status register
- Condition code generator/multiplexer
 12 different test conditions
- Immediate instruction capability:
 - . first microcycle instruction is latched $% \left(1\right) =\left(1\right) \left(1\right) \left($
 - . second microcycle immediate data is read via the instruction lines
- CRC generation
 - . any polynomial of 16 bits or less (80% of CRC applications require a 16-bit polynomial)
- powerful instruction set
- fixed width
- fast (100 ns cycle time)
- 52-pin DIP
- single 5 Volt power supply

Am29116 ARCHITECTURE



MPR-740

1-45

32-Word x 16-bit Register File - RAM

- Single Port
 i.e.: only one of the two source operands
 can come from the RAM
- 16-bit latch at RAM output:
 - . transparent when clock (CP) is high
 - . latched when clock goes low
- Data is written to RAM:
 - . when <u>CP</u> is low AND <u>IEN</u> is low (instruction enable) AND RAM is the destination of the instruction
- In Byte Mode: Instructions alter only the lower 8 bits of a register
- In Word Mode: Instructions alter all 16 bits of a register
- With extended timing and an external multiplexer:
 The RAM address can be changed during an instruction.
 (permitting different source and destination registers)

Accumulator - ACC

- 16-bit edge-triggered register
- Accepts data on rising edge of clock: provided IEN is low and ACC is the destination of the destination
- Responds to Byte Mode instructions and to Word Mode instructions

Data Latch - D-Latch

- 16 bit level-controlled register
- Accepts data from the external Y-Bus
- Transparent when DLE input is high (data latch enable)
- Latched when the DLE input is low:
 - latches all 16 bits at once
 - cannot latch a byte only

Barrel Shifter

- Rotates the "U"-input to the ALU
- Can rotate data from
 - RAM
- - ACC
- D-latch
- Word Mode: Rotates up 1 to 15 bits in a single microcycle
- Byte Mode: Rotates up 1 to 7 bits in a single microcycle (only the lower byte is altered)

Arithmetic Logic Unit - ALU

- High speed ALU (full carry lookahead across all 16 bits)
- 16 bits wide
- One, two or three operands
- Executes all of the usual one- and two-operand functions:

Pass AND, NAND, OR, NOR, EXOR, EX-NOR Addition, Subtraction Complement, Negate

- Executes three-operand instructions:
 - rotate and merge
 - masked rotate and compare
- All of these operations function in Word or Byte Mode
- Includes hardware for Cyclic Redundancy Check calculations

Arithmetic Logic Unit - ALU (continued)

• Produces three status outputs:

C N OVR
Carry Negative Overflow

- Z status is generated by separate zero-detect logic
- Carry-in multiplexer allows the selection of: zero, one, or the stored carry (QC)

Priority Encoder

- Produces a binary-weighted code indicating the location of the highest order <u>one</u> at its input
- Operates on the output of the ALU:

 operand AND mask
- Produces a 5-bit result
- Word and Byte Mode are available

Status Register

• Holds an 8-bit status word:

with content Q_i for i = 0, ..., 7.

Flag3 Flag2 Flag1	LINK	OVR	N	С	Z	
-------------------	------	-----	---	---	---	--

- Flag1-Flag3: user-definable flags

- LINK: shift-linkage bit

OVR: overflow

- N: negative

C: carry

- Z: zero

- Most instructions update the <u>lower 4</u> bits of the status register when <u>SRE</u> and <u>IEN</u> are both low
- Certain instructions do not alter status:
 - . NOP
 - . Save-Status
 - . Test-Status
- The LINK bit is updated after each shift
- The user-definable flags are altered only by a Set-Status, Reset-Status or a Word-Mode Load-Status Instruction
- Link status is updated after each shift

Status Register (continued)

- Loaded from internal Y-bus
- Saved via internal Y-bus
- The status register may be a source:
 - in Word Mode ...

Any 16-bit register:

-	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	S	S	S	S	S	S	S	S
l									1							٠

Zero fills high byte

- in Byte Mode ...

Any 16-bit register:

						-		
unchanged	S	S	S	S	S	S	S	S

Alters only lower byte

ullet The lower 4 status bits are available on the T-bus when OE_T is high

Condition-Code Generator/Multiplexer


- Generates 12 condition-code test signals
- The MUX selects one of them & puts it on the CT output
- The MUX can be controlled in 2 different ways:
 - by a TEST instruction (which takes a microcyle to execute)
 - or by the use of the T-bus as an input (requires wider microword but allows the simultaneous execution of any instruction)

Tri-State Buffers

- Bidirectional 16-bit Y-bus
 - enabled when $\overline{\text{OE}_{Y}}$ is low
- Bidirectional 4-bit T-bus
 - enabled when OE_T is high
 - makes OVR,N,C,Z available
 - with the T-bus output disabled (OE_T low) you can drive the T-bus from an external source to select the test condition

Instruction Latch and Decoder

- Normally transparent for all instructions except those specifying immediate data
- On receiving an instruction requiring immediate data
 - the instruction is latched on the first cycle
 - on the next cycle, the instruction lines are used as data that is conveyed to the S-input of the ALU



It is instructive to compare the Am29 \emptyset 1 and the Am29116 processors.

Am2901 and Am29116 Compared

Am29116

Am29Ø1

• 16-bit fixed width

4-bit slice

Fewer external lines

- lower connection complexity
- no delay between slices

16 bits is ideal for controllers and many other applications

Flexibility in word length

• 32 registers

16 registers

Reduces the number of main memory accesses

The availability of the ACC helps to offset the limitation of a single port. By having a single port, 5 pins are saved (that would have carried the second RAM address).

Expandable to two register address structure with an external MUX, an additional 5-bit microinstruction field and extended timing

Two-Port Architecture

Am2901 and Am29116 Compared (continued)

Am29116

Am29Ø1

• 16-bit barrel shifter

Very fast (rotates 1 to 15 bits per microcycle)

8-bit status register3 user-definable flag bits

Q-shifter, ALU-shifter

Slower: 1 bit per cycle

Does support arithmetic (multiplication and double precision)

4-bit status register via additional, external hardware such as Am2904

• Condition-Code Generator/MUX

Allows testing of 12 conditions on chip for minimum delay

You can extend the number of tests by using the T-bus to output OVR,N,C,Z to an external device such as an Am2904.

Am29116 INSTRUCTION SET

Am29116 Instruction Set

11 Types of Instructions:

- Single Operand
- Two Operand
- Single-Bit Shift
- Bit-Oriented
- Rotate by n Bits
- Rotate & Merge
- Rotate & Compare
- Prioritize
- CRC (cyclic redundancy check)
- Status
- No-Op

3 Types of Data:

- Bit
- Byte
- Word

ALU Sources

RAM

ACC

D-Latch

Immediate

ALU Destinations

RAM

ACC

None (i.e. no destination on the Am29116 itself. The ALU output is always put on the Y-bus, however)

Operand Source/Destination Combinations

Instruction Type	Operand Combinations (note	1)
	Source (R/S)	Destination
Single Operand	RAM (note 2) ACC D D (ØE) (note 3) D (SE) (note 3) I (note 4) Ø	RAM ACC Y-bus Status ACC and Status
	Source (R) Source (S)	Destination
Two Operand	RAM ACC RAM I D RAM D ACC ACC I D I	RAM ACC Y-bus

- Notes: 1. When there is no dividing line between the R and S operands or between source and destination, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.
 - In the single-operand instruction, RAM cannot be used when both ACC and Status are designated as destinations.
 - 3. ØE = zero extended, SE = sign extended.
 - 4. "I" indicates immediate data

Instruction	Operand Combinat	tions
	Source (U)	Destination
	RAM	RAM
	ACC	ACC
Single-bit Shift	ACC	Y-bus
,	D	RAM
	D	ACC
	D	Y-bus
	Source (U)	Destination
	RAM	RAM
Rotate by n Bits	ACC	ACC -
	D	Y-bus
	Source (R/S)	Destination
	RAM	RAM
Bit-Oriented	ACC	ACC
	D	Y-bus

Instruction Type		Operand Combinatio	ns	
	Rotated Source (U)	Mask (S)	Non-Rotated Destination	• •
Rotate and Merge	D D D D ACC RAM	I RAM I ACC I I	ACC ACC RAM RAM RAM ACC	
	Rotated Source (U)	Mask (S)	Non-Rotated Destination	
Rotate and Compare	D D D RAM	I I ACC I	ACC RAM RAM ACC	
	Source (R)	Mask (S)	Destination	
Prioritize (note 1)	RAM ACC D	RAM ACC I Ø	RAM ACC Y-bus	

Note: 1. In the prioritize instructions, operand and mask must be from different sources.

Instruction Type		Oper Combin	and ations	
Cyclic Redundancy	Data in	Destin	ation	Polynomial
Check	QLINK	ŔA	М	ACC
	Bi	ts Affe	·	
Set or Reset Status	LI F1 F1	R, N, C NK ag 1 ag 2 ag 3	, Z	
	Source			Destination
Store Status	Status			RAM ACC Y bus
	Source (R)	Source	(S)	Destination
Load Status	D ACC D	ACC I I		Status Status and ACC

Instruction Type	Operand Combinations
	Test Condition
Test Status	(N#OVR)+Z N#OVR Z OVR Low C Z+C N LINK Flag 1 Flag 2 Flag 3

Single Operand Instructions

Field Definitions

15 14 13 12 9 8 5 4 Ø

Single Operand RAM: SOR

B/W Quad Opcode SRC-Dest RAM Address

15 14 13 12 9 8 5 4

Single Operand Non-RAM: SONR

B/W	Quad	0pcode	Source	Dest	_
<u> </u>	<u> </u>			L	_

Opcode Specifies:

- Move
- Complement
- Increment
- Negate (i.e. two's complement)

Status Generated:

- ullet Flag 3, Flag 2, Flag 1 and LINK status remain unchanged
- OVR,N,C,Z are updated

Single Operand Instructions (continued)

15 14 13 12

8

5 4

Ø

Instruction ¹	B/W ²	Quad ³		0	pcode			R/S ⁴	Dest ⁴		RAM Ad	dress		
SOR	Ø = B 1 = W	1Ø	1100 1101 1110 1111	MOVE COMP INC NEG		Ø1ØØ Ø11Ø Ø111 1ØØØ 1ØØ1 1Ø1Ø	SORY SORS SOAR SODR SOIR SOZR SOZER	RAM RAM ACC D I Ø D(ØE) D(SE) RAM	ACC Y Bus Status RAM RAM RAM RAM RAM RAM	φφφφφ • • 11111	RØØ • • • R31	RAM F		,••
Instruction	B/W	Quad		C)pcode			R/	S		Destin	ation		-
SONR	Ø = B	11	11ØØ 11Ø1 111Ø 1111	MOVE COMP INC NEG		*	SOD SOI			ØØØØØ ØØØØ1 ØØ1ØØ ØØ1Ø1	NRY NRA NRS NRAS	Y Bur ACC Stat ACC,	us	atus

Notes: 1. The instruction mnemonic designates different instruction formats used in the Am29116. They are useful in assembly microcode with the System 29 AMDASM tm meta assembler.

- 2. B = Byte Mode, W = Word Mode.
- 3. Quad: Each instruction format is divided into quadrants. These quadrants were defined mainly for convenience in classification of the instruction set and addressing modes.
- 1. R = Source, S = Source, Dest = Destination.

Two Operand Instructions

Field Definitions:

Two Operand RAM 1 (TOR1)

15 14 13 12 9 8 5 4 Ø

B/W Quad SRC-SRC Opcode RAM address

 \underline{T} wo \underline{O} perand \underline{R} AM $\underline{2}$ (TOR2)

B/W Quad SRC-SRC Opcode RAM address

 $\underline{\mathsf{T}}\mathsf{wo}\ \underline{\mathsf{O}}\mathsf{perand}\ \underline{\mathsf{Non-RAM}}$ (TONR)

B/W Quad SRC-SRC Opcode Dest

Opcodes:

SUBR (S-R)

SUBRC (S-R with carry)

SUBS (R-S)

SUBSC (R-S with carry)

ADD (R+S)

ADDC (R+S with carry)

AND (R·S)

NAND (R·S)

EXOR (R@S)

NOR $(\overline{R+S})$

OR (R+S)

EXNOR (ROS)

Subtraction on Am29116

Subtraction is executed by the ALU by means of an addition of the two's-complement of the subtrahend to the minuend.

That is, in general: M - S = D

minuend subtrahend difference

On the Am29116: M-S is replaced by $M+\overline{S}+1$

The effect of this mechanism is to relate the sense of the resultant carry to the state of the borrow condition in this way:

Carry SET --> no borrow
Carry RESET --> a borrow has occurred

Similarly, a subtraction-with-carry on Am29116 is executed as an addition of the two's-complement of the subtrahend to the minuend with an adjustment based on the stored carry to properly implement a borrow:

SUBC --> M-S-borrow =
$$(M+\overline{S}+1)$$
 if no borrow or $(M+\overline{S}+1)-1$ if borrow

i.e. SUBC --> M-S-1+QC = M+ \overline{S} +QC on Am29116

Status Generated:

- User-definable flags remain unchanged
- LINK status remains unchanged
- For arithmetic instructions: OVR,N,C and Z status are updated
- ullet For logic instructions: N and Z status are updated. OVR and C are cleared to \emptyset .

15 14 13 12

9 8

5 4

Ø

Instruction	B/W	Quad	-	R ¹	S ¹	Dest ¹	•	0pcode			RAM A	ddres	SS	
TOR1	Ø = B 1 = W	ØΦ	1000 TORAY F 1010 TORIY F	RAM D RAM RAM D RAM	I RAM ACC I RAM	ACC ACC Y Bus Y Bus Y Bus RAM RAM	ØØØØ ØØØ1 ØØ11 Ø1ØØ Ø1Ø1 Ø110 Ø111 1ØØØ 1ØØ1 1Ø10 1Ø11	SUBR SUBRC SUBS SUBSC ADD ADDC AND NAND EXOR NOR OR EXNOR	S-R S-R-Cy R-S R-S-Cy R+S R+S+Cy R•S R•S R+S R#S	ØØØØØ • • • 11111	RØØ R31	RAM	• •	•

Note: 1. R = Source, S = Source, Dest = Destination

Instruction	B/W	Quad			R	S	Dest	0pcode		RAM	Address
TOR2	Ø = B 1 = W	1Ø	ØØØ1 ØØ1Ø Ø1Ø1	TODAR TOAIR TODIR	D ACC D	ACC I I	RAM RAM RAM	Note 1	φφφφφ • • • 11111	RØØ • • • R31	RAM Reg ØØ RAM Reg 31
					R	S				Dest	ination
TONR	Ø = B 1 = W	11	ØØØ1 ØØ1Ø Ø1Ø1	TODA TOAI TODI	D ACC D	ACC I I		Note 1	φφφφφ φφφφ1 φφ1φφ φφ1φ1	NRY NRA NRS NRAS	Y Bus ACC Status ACC,Status

Note 1: Opcodes are the same as for TOR1 (see previous page).

Single Bit Shift Instructions

- Operate in Byte or Word Mode.
- You can specify direction and shift linkage.


Field Definitions:

15 14 13 12 9 8 5 4 Ø

<u>Shift R</u>AM: SHFTR B/W Quad SRC-Dest Opcode RAM address

Shift Non-RAM: SHFTNR B/W Quad SRC Opcode Destination


Shift Up Function



In Word Mode:

In Byte Mode:

Shift Down Function



In Word Mode:

 Dest_i <-- SRC_{i+1} for $i=\emptyset$ to 14 Dest_{15} <-- Shift Input

In Byte Mode:

Dest $_i$ <-- SRC $_{i+1}$ for i=1 to 6 Dest $_7$ <-- Shift Input Dest $_i$ are not altered for i=8 to 15 However, Y $_i$ <-- SRC $_{i-7}$ for i=8 to 14 and Y $_{7,15}$ <-- Shift Input

Opcode specifies:

- Shift direction
 - up (multiply by 2)
 - down (divide by 2)
- Shift linkage
 - \emptyset ,1,QLINK are selectable in both directions
 - QC,QN@QOVR are selectable in down shifts only

Status generated:

- User-definable flags remain unchanged
- Z is updated
- OVR and C are forced to zero
- LINK and N depend on direction and Byte/Word mode (shifted output is always loaded into the QLINK):

Direction	Byte/Word	LINK	N
Up	W	SCR ₁₅	SRC ₁₄
ОР	В	SRC ₇	src ₆
Down	W	SRC _Ø	Shift Input
DOWII	В	SRC _Ø	Shift Input

Appropriate Usage of the Shift Input:

- QLINK for multiple-word shifts.
- QN@QOVR for two's-complement multiplication.

That is, in the accumulation of each stage of the partial product an overflow may occur. In the case of an overflow the sign bit is incorrect. Hence, as the next down shift is executed, the sign extension is to be taken as the complement of the incorrect sign bit.

In the case in which overflow does not occur, the sign bit is correct as it stands. Hence, as the next down shift is executed, the sign bit is extended directly.

The Exclusive OR of the N bit with the OVR bit produces the correct sign extension in all cases.

Instruction	B/W	Quad			U ¹	Dest		0pcode				RAM A	ddres	SS	
			Ø11Ø	SHRR	RAM	RAM	ØØØØ	SHUPZ	Up	Ø	ØØØØØ	RØØ	RAM	Reg	ØØ
			Ø111	SHDR	D	RAM	ØØØ1	SHUP1	Up	1					• •
							ØØ1Ø	SHUPL	Up	QLINK	11111	R31	RAM	Reg	31
OUETD	$\emptyset = B$	10					Ø1ØØ	SHDNZ	Down	Ø					
SHFTR	1 = W	1ø		. •			Ø1Ø1	SHDN1	Down	· 1					
							Ø11Ø	SHDNL	Down	QLINK					
							Ø111	SHDNC	Down	QC			•		
							1000	SHDNOV	Down	QN @ QOVR				٠,	
Instruction	B/W	Quad	·		U ¹		·	0pcode				estin	ation	1	
CHETNO	Ø = B	11	Ø11Ø	SHA	ACC		C-		CUET	·	ØØØØ	DØ NR	Y Y	Bus	
SHFTNR	1 = W	11	Ø111	SHD	D		Same as for SHFTR				ØØØØ	DI NR	A A	CC	

Note: 1. U = Source

Bit Oriented Instructions

Field Definitions

15 14 13 12 9 8

5 4

Ø

Bit Oriented RAM 1: BOR1 Bit Oriented RAM 2: BOR2 B/W Quad n Opcode RAM address

15 14 13 12 9 8

5 4

Ø

Bit Oriented Non-RAM: BONR

B/W Quad n Opcode RAM address

ullet "n" is the address of bit position within word:

15 14 13 12 11 1Ø 9 8 7 6 5 4 3 2 1 Ø

• Opcodes:

Set Bit n

1 --> nth bit

Reset Bit n

Ø --> nth bit

Test Bit n

set Z status from bit n

Load 2ⁿ Load 2ⁿ 1 --> bit n, \emptyset --> all other bits \emptyset --> bit n, 1 --> all other bits

Incr by 2ⁿ

 $SRC + 2^n \longrightarrow SRC$

Decr by 2ⁿ

 $SRC - 2^n \longrightarrow SRC$

Bit Oriented Instructions (continued)

Status generated:

- User-definable flags remain unchanged
- N: is always updated
- Z: is updated after RESET, TEST, INCREMENT, DECREMENT
 - is cleared after SET or LOAD
- OVR and C: are updated after INCREMENT or DECREMENT
 - are forced to zero after SET, RESET, TEST, LOAD

Bit Oriented Instructions (continued)

Instruction	B/W	Quad	n	0pcod	е		RAM	Addres	SS
BOR1	Ø = B 1 = W	11	Ø to 15	11Ø1 SETNR 111Ø RSTNR 1111 TSTNR	-	ØØØØØ • • • • • • • • • • • • • • • • •	RØØ R31		Reg ØØ
Instruction	B/W	Quad	n	Opcod	e		RAM	Addre	SS
BOR2	Ø = B 1 = W	1Ø	Ø to 15	1100 LD2NR 1101 LDC2N 1110 A2NR 1111 S2NR		ØØØØØ • • 11111	RØØ • • • R31	RAM I	Reg ØØ · · · · · · · · · Reg 31

Note: • Normally: source register = destination register

• With additional external MUX you can specify another destination register

Bit Oriented Instructions (continued)

Instruction	B/W	Quad	n		Opcode ¹					
BONR	Ø = B 1 = W	11	Ø to 15	11øø	ØØØØØ ØØØØ1 ØØØ1ØØ ØØ1ØØ ØØ111 ØØ0111 1ØØØØ 1ØØØ1 1ØØ1Ø 1Ø1Ø0 1Ø11Ø 1Ø1110	TSTNA RSTNA SETNA A2NA S2NA LD2NA LD2NA TSTND RSTND SETND A2NDY S2NDY LS2NY LDC2NY	Test ACC, bit n Reset ACC, bit n Set ACC, bit n ACC+2 ⁿ > ACC ACC-2 ⁿ > ACC 2 ⁿ > ACC Test D, bit n Reset D, bit n Set D, bit n D+2 ⁿ > Y Bus D-2 ⁿ > Y Bus 2 ⁿ > Y Bus 2 ⁿ > Y Bus			

Note 1: In this format the opcode field contains both source and destination.

Rotate By n Bits Instructions

Field Definitions:

15 14 13 12 9 8 5 4 Rotate RAM 1: ROTR1 B/W Quad SRC-Dest RAM address Rotate RAM 2: ROTR2 15 14 13 12 9 8 5 4 Rotate Non-RAM: ROTNR B/W Quad 11ØØ SRC-Dest

- "n" is the number of positions to shift:
 - n is in the range \emptyset to 15 in word mode
 - n is in the range \emptyset to 7 in byte mode
- ullet There is no explicit opcode for n-bit rotates.
- These instructions rotate <u>up</u>.
 To rotate <u>down</u> by "i" bits: n=16-i or 8-i
- Source is always presented to the U-MUX of the ALU

Rotate by n Bits Instructions (continued)

Example: n = 3 ... rotate <u>up</u> by 3 bit positions

• Word Mode:

Destination $1 \emptyset \emptyset 1 1 \emptyset 1 1 1 1 1 1 1 \emptyset \emptyset \emptyset$

• Byte Mode:

Destination \emptyset \emptyset \emptyset 1 \emptyset \emptyset 1 1 1 1 1 1 1 \emptyset 1 1

Rotate by n Bits Instructions (continued)

Status generated:

- User-definable flags remain unchanged.
- OVR and C are forced to zero.
- N and Z are updated to correspond to resulting byte or word.

That is, the N bit of the status byte becomes:

 SRC_{15-n} in Word Mode

 SRC_{8-n} in Byte Mode

Instruction	B/W	Quad	n			U ¹	Dest ¹	RAM Address				
ROTR1	Ø = B 1 = W	ØØ	Ø to 15	11ØØ 111Ø 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	ØØØØØ • • 11111	RØØ • • • R31	RAM • • • RAM	Reg ØØ Reg 31	
Instruction	B/W	Quad	n			U ¹	Dest ¹	RAM Address				
ROTR2	Ø = B 1 = W	Ø1	Ø to 15	ØØØØ ØØØ1	RTAR RTDR	ACC D	RAM RAM	ØØØØØ 11111	RØØ R31	RAM RAM	Reg ØØ Reg 31	
Instruction	B/W	Quad	n					district of the state of the st		U ¹	Dest ¹	
								11000	RTDY	D	Y Bus	

11ØØ

Note 1: U = Rotated Source

11

1 = W

Ø to 15

Rotate By n Bits Instructions (continued)

ROTNR

Dest = Destination

RTDA RTAY RTAA

111ø1

D ACC ACC

ACC Y Bus ACC

Rotate and Merge Instructions


Field Definition:

- ullet n is the number of positions to upshift operand U
- Operand R remains unrotated
- Use mask M to select bits:

Destination_i =
$$U_i$$
 if M_i = 1
Destination_i = R_i if M_i = \emptyset

- There is no explicit opcode for ROTM
- Choose one of six possible triplets for the two operands and the mask

ROTATE AND MERGE INSTRUCTIONS (continued)



Rotate and Merge Instructions (continued)

Examples:

n = 4 Word Mode

Rotated U: $\emptyset \emptyset \emptyset 1 \emptyset 1 \emptyset 1 \emptyset 1 1 \emptyset \emptyset \emptyset 1 1$

R: 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø

Mask S: $\emptyset \emptyset \emptyset \emptyset 1 1 1 1 1 \emptyset \emptyset \emptyset \emptyset 1 1 1 1 1$

(= R R R R U U U U R R R R U U U U)

Dest (R): $1 \emptyset 1 \emptyset \emptyset 1 \emptyset 1 1 \emptyset 1 \emptyset \emptyset \emptyset 1 1$

n = 4 Byte Mode

U: $\emptyset \emptyset \emptyset 1 \emptyset \emptyset 1 \emptyset 1 1 1 1 1 1 1 1 0$

Rotated U: $\emptyset \emptyset \emptyset 1 \emptyset \emptyset 1 \emptyset 1 1 1 1 \emptyset 1 1 1 1 1$

R: 1 1 1 1 1 1 1 0 0 0 0 0 1 0 0 0 0

Mask S: $\emptyset 1 \emptyset 1$

(= RURU RURU RURU RURU)

Y-bus: $x \times x \times x \times x \times x \times 010000101$

Dest (R): $1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ \emptyset \ 1 \ \emptyset \ \emptyset \ 0 \ 1 \ \emptyset \ 1$

Rotate and Merge Instructions (continued)

Instruction	B/W	Quad	n		U ¹	R/Dest ¹	S ¹		RAM Address			
ROTM	Ø = B 1 = W	Ø1	Ø to 15	Ø111 MDA 1000 MDA 1001 MDR 1010 MDR 1100 MAR 1110 MRA	R D I D A D I ACO		I RAM I ACC I I	ØØØØØ • 111111	RØØ • • • R31	RAM R	•	••

Note 1:

U = Rotated Source
R/Dest = Non-Rotated Source and Destination
S = Mask

Rotate and Merge Instructions (continued)

Status generated:

- User-definable flags remain unchanged
- LINK status remains unchanged
- OVR and C are forced to zero
- Z and N are updated to reflect the resulting word or byte

Rotate and Compare Instructions

Field Definitions

iela bei illicions

15 14 13 12 9

4


Ø

Rotate and Compare: ROTC

B/W	Quad	n	Rot SRC- Non Rot SRC- Mask	RAM address
-----	------	---	----------------------------------	-------------

- n is the number of positions to upshift operand U
- Operand R is unrotated
- (Rotated U AND Mask) EXOR (R AND Mask)
- There is no explicit opcode for ROTC
- Choose one of four possible triplets for the two operands and the mask

ROTATE AND COMPARE INSTRUCTION (continued)



Destination & Zero-Detect Logic

Rotate and Compare Instructions (continued)

Examples:

n = 4 Word Mode

U: Ø Ø 1 1 Ø Ø Ø 1 Ø 1 Ø 1 Ø 0

Rotated U: $\emptyset \emptyset \emptyset 1$ $\emptyset 1 \emptyset 1$ $\emptyset 1 1 \emptyset$ $\emptyset \emptyset 1 1$

R: Ø Ø Ø 1 Ø 1 Ø 1 1 1 1 1 Ø Ø Ø Ø

Mask S: $\emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset 1 1 1 1 1 1 1 1 1 1 \dots$ select HI byte

Mask S: $1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ \dots$ select LO byte

Dest: \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset 1 \emptyset \emptyset 1 1 \emptyset \emptyset 1 1 & Z status= \emptyset ...i.e. does not match

Mask S: $1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 0\ \emptyset\ 1\ \emptyset\ \emptyset\ 0\ 0\ 0$...select various bits

Dest: \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset \emptyset 1 \emptyset \emptyset 1 \emptyset \emptyset 1 & Z Status= \emptyset ...i.e. does not match

Rotate and Compare Instructions (continued)

Instruction	B/W	Quad	n	-		U ¹	R/Dest ¹	S ¹		RAM A	ddress
ROTC	Ø = B	Ø1	Ø to 15	ØØ1Ø ØØ11 Ø1ØØ Ø1Ø1	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I I ACC I	ØØØØØ 111111	RØØ R31	RAM Reg ØØ RAM Reg 31

Note 1: U = Rotated Source

R/Dest = Non-Rotated Source and Destination

Status generated:

- User definable flags remain unchanged Link status remains unchanged OVR and C are forced to zero N and Z are updated


Prioritize Instructions

Field Definitions:

	15	14 13	12 9	8 5	4 Ø
<u>Pr</u> iori <u>t</u> ize RAM <u>1</u> : PRT1	B/W	Quad	Destination	Source (R)	RAM Address/ Mask (S)
<u>Pr</u> iori <u>t</u> ize RAM <u>2</u> : PRT2	B/W	Quad	Mask (S)	Destination	RAM Address/ Source (R)
<u>Pr</u> iori <u>t</u> ize RAM <u>3</u> : PRT3	B/W	Quad	Mask (S)	Source (R)	RAM Address/ Destination
			,		
<u>Pr</u> iori <u>t</u> ize <u>N</u> on- <u>R</u> AM: PRTNR	B/W	Quad	Mask (S)	Source (R)	Destination

Note: there is no explicit opcode for prioritize instructions.

Remember the logic diagram of the AM 29116:



- The input to the priority encoder comes from the output of the ALU.
- ALU operation:
 - . the operand is applied to the R-port
 - . the mask is applied to the S-port
 - . the ALU calculates: Operand AND Mask

 - mask bit = \emptyset Passes the operand bit
- The output of the priority encoder is a 5-bit binary code indicating the bit position of the highest priority active bit. That is, the output designates the most significant unmasked bit.

Word Mode

•		
Highest Priority Active Bit	Encoder Output	
NONE	Ø	
15	1	
14	2	
•	•	.i.e. output is 16-n
•	•	where n is the position of the
•	•	highest priority active bit
1	15	
Ø	16	

Byte Mode

Highest Priority Active Bit	Encoder Output	
NONE	Ø	
7	1	
6	2	
•	•	.i.e. output is 8-n
•		where n is the position of the
•	•	highest priority active bit
1	7	
Ø	8	Note that the upper byte is ignored.

Examples:

Word Mode

Operand:	15 12 Ø Ø Ø 1	11 8 Ø Ø 1 Ø	7 4 Ø Ø 1 Ø	•	Ø
Mask:	1 1 1 1	Ø Ø Ø Ø	1 1 1 1	ØØØ	Ø
ALU result:	Ø Ø Ø Ø	Ø Ø 1 Ø	Ø Ø Ø Ø	1 Ø 1	ø

Highest priority active bit is in position 9.

Priority result = 16 - 9 = 7

Byte Mode

Operand:	15 12 Ø Ø Ø 1		7 4 Ø Ø 1 Ø	3 1 Ø	Ø 1 Ø
Mask:	1 1 1 1	Ø Ø Ø Ø	1 1 1 1	ØØ	ØØ
ALU result:	Not in	olved	ØØØØ	1 Ø	1 Ø

Highest priority active bit is in position 3.

Priority result = 8 - 3 = 5

Instruction	B/W	Quad	Destination	Source (R)	RAM Address/Mask(S)				
PRT1	Ø = B 1 = W	1Ø	1000 PR1A ACC 1010 PR1Y Y Bus 1011 PR1R RAM	Ø111 PRT1A ACC 1ØØ1 PR1D D	00000 R00 RAM Reg 00 11111 R31 RAM Reg 31				
Instruction	B/W	Quad	Mask (S)	Destination	RAM Address/Source(R)				
PRT2	Ø = B 1 = W	1Ø	1000 PRA ACC 1010 PRZ 0 1011 PRI I	ØØØØ PR2A ACC ØØ1Ø PR2Y Y Bus	ØØØØØ RØØ RAM Reg ØØ 11111 R31 RAM Reg 31				

Instruction	B/W	Quad	Mask (S)	Source (R)	RAM Address/Destination					
PRT3	Ø = B 1 = W	1Ø	1000 PRA ACC 1010 PRZ 0 1011 PRI I	ØØ11 PR3R RAM Ø1ØØ PR3A ACC Ø11Ø PR3D D	00000 R00 RAM Reg 00 11111 R31 RAM Reg 31					
Instruction	B/W	Quad	Mask (S)	Source (R)	Destination					
PRTNR	Ø = B 1 = W	11	1000 PRA ACC 1010 PRZ 0 1011 PRI I	Ø1ØØ PRTA ACC Ø11Ø PRTD D	ØØØØØ NRY Y Bus ØØØØ1 NRA ACC					

Status generated:

- User-definable flags remain unchanged
- Link status remains unchanged
- OVR and C are forced to zero
- N and Z are updated to reflect the result

Use this instruction in:

- Selecting the next request to be serviced out of several active requests for service.
- Arithmetic operations (multiplication, normalization) to shorten the number of microcycles. (not available on Am2901/2903/29203's!)
- N-way branching


CRC Instructions

• Am29116 generates CRC check bits for any polynomial with a remainder of 16 bits or less


(80 to 95% of CRC calculations use 16-bit remainders)

- Two CRC calculations are available:
 - · CRC forward checksum bit 15 is to be transmitted first
 - CRC reverse checksum bit \emptyset is to be transmitted first
- CRC calculations are done in word mode.

However, the active number of bits in the remainder may be less than 16.



CRC Reverse Function



Using the CRC instructions to calculate the CRC remainder for a message:

- Place the polynomial mask in the ACC.
- Initialize check sum register in RAM to zero (in most cases).
- Generating a CRC remainder for a k-bit message takes >2k cycles. For each bit of the message, m_i you execute 2 instructions:
 - Shift the bit into the LINK status bit by means of a single-bit shift instruction.
 - Execute a CRCF or CRCR instruction. This will update the remainder in RAM in accordance with the current bit.

Mathematically, for the i^{th} message bit m_i , the 'j' CRC remainder bits $C_{i,j}$ are generated as follows:

$$(\mathsf{m_i} \oplus (\mathsf{C_{i-1,15}}^{\cdot} \mathsf{Mask_j})) \oplus \mathsf{C_{i-1,j-1}} \xrightarrow{-->} \mathsf{C_{i,j}} \qquad \dots \text{ for } \mathsf{j=1} \text{ thru } \mathsf{15}$$

$$\mathsf{m_i} \oplus (\mathsf{C_{i-1,15}}^{\cdot} \mathsf{Mask_{\emptyset}}) \xrightarrow{-->} \mathsf{C_{i,\emptyset}} \qquad \dots \text{ for } \mathsf{bit} \ \emptyset$$

- Of course, further instructions will have to be used, generally every 8 or 16 bits, to fetch another byte or word of the message from a source outside the Am29116.
- With the microcycle of 100 ns the Am29116 is able to generate CRC bits at a rate of 5 MHz.

Deriving the CRC Mask from the Polynomial: CRC Forward Instruction

						Ma	ask	Bit	Ро	sit	ion	 	-					
•		15	14	13	12	11	1Ø	9	8	7	6	5	4	3	2	1	Ø	
							Coe	ffi	cie	nts								29116
Polynomial	16	15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	Ø	Mask (hex)
$^{\text{CRC-16}}_{x^{16}+x^{15}+x^{2}+1}$	1	1	Ø	Ø	Ø	Ø.	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	1	Ø	1	8ØØ5
CRC-16 Reverse x ¹⁶ +x ¹⁴ +x+1	1	Ø	1	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	ø	Ø	1	1	4ØØ3
$^{CRC-CCITT}_{x^{16}+x^{12}+x^{5}+1}$	1	Ø	Ø	Ø	1	Ø	Ø	Ø	Ø	Ø	Ø	1	Ø	Ø	Ø	Ø	1	1021
CRC-CCITT Reverse x ¹⁶ +x ¹¹ +x ⁴ +1	1	Ø	Ø	Ø	Ø	1	Ø	Ø	Ø	Ø	Ø	Ø	1	Ø	Ø	Ø	1	Ø811
CRC-12 x ¹² +x ¹¹ +x ³ +x ² +x+1	(12 1	11	1Ø Ø	9 Ø	8 Ø	7 Ø	6 Ø	5 Ø	4 Ø	3 1	2 1	1	Ø) 1	* Ø	Ø	Ø	Ø	8ØFØ
LRC-8 x ⁸ +1	(8 1	7 Ø	6 Ø	5 Ø	4 Ø	3 Ø	2 Ø	1 Ø	Ø) 1		Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø1ØØ

* Note: The coefficients for the short polynomials, CRC-12 and LRC-8, are left-justified.

Deriving the CRC Mask from the Polynomial: CRC Reverse Instruction

			Mask Bit Position																
		15	14	13	12	11	1ø	9	8	7	6	5	4	3	2	1	Ø		
			,					Coe	ffi	cie	nts	5							29116
Polynor	mial	Ø	1	2	3	4	5	6	7	8	9	1ø	11	12	13	14	15	16	Mask (hex)
216 _{+x} 15	RC-16 +x ² +1	1	Ø	1	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	1	1	AØØ1
CRC-16 Rev x16+x1	verse ¹ +x+1	1	1	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	1	Ø	1	CØØ2
CRC-0 x16+x12	CCITT +x ⁵ +1	1	Ø	Ø	Ø	Ø	1	Ø	Ø	Ø	Ø	Ø	Ø	1	Ø	Ø	Ø	1	84Ø8
CRC-CCITT Rev x16+x11	verse +x ⁴ +1	1	Ø	Ø	Ø	1	Ø	Ø	Ø	Ø	Ø	Ø	1	Ø	Ø	Ø	Ø	1	881Ø
x12+x11+x3+x	RC-12 ² +x+1	Ø	Ø	Ø	Ø	(Ø 1	1 1	2	3	4 Ø	5 Ø	6 Ø	7 Ø	8 Ø	9 Ø	1Ø Ø	11	12)* 1	ØFØ1
l	-RC-8 x ⁸ +1	Ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø	(Ø 1	1 Ø	2 Ø	3 Ø	4 Ø	5 Ø	6 Ø	7 Ø	8)* 1	ØØ8Ø

 \star Note: The coefficients for the short polynomials, CRC-12 and LRC-8, are right-justified.

Common Polynomials for CRC Applications

Name	Polynomial	Factorization	29116 Mask (hex)
CRC-16	x16+x15+x2+1	(x+1)(x ¹⁵ +x+1)	8ØØ5
CRC-16 Reverse	x ¹⁶ +x ¹⁴ +x+1	$(x+1)(x^{15}+x^{14}+1)$	4ØØ3
CRC-CCITT	_x 16 _{+x} 12 _{+x} 5 ₊₁	$(x+1)(x^{15}+x^{14}+x^{13}+x^{12}+x^{4}+x^{3}+x^{2}+x+1)$	1Ø21
CRC-CCITT Reverse	x16+x11+x4+1	$(x+1)(x^{15}+x^{14}+x^{13}+x^{12}+x^{11}+x^{3}+x^{2}+x+1)$	Ø811

Useful test examples:

CRC-16 (A759) = 53DF CRC-16 (A759 EC4D) = 8166

...for case in which the most significant bit of each byte or word is transmitted first

Field Definitions

	15	14 13	12	5	4 Ø
CRCF (forward)	1	Quad	Ø11Ø	ØØ11	RAM address
(Torwara)			,		
CRCR (reverse)	1	Quad	Ø11Ø	1ØØ1	RAM address

Status generated:

- User-definable flags remain unchanged
- OVR and C are forced to zero
- N and Z are updated to reflect the resulting CRC remainder.
- LINK status:
 - Forward CRC- loaded from bit 15 of remainder in RAM prior to execution
 - * Reverse CRC- loaded from bit \emptyset of remainder in RAM prior to execution

Instruction	B/W	Quad	0pcode	RAM Address
CRCF	1	1ø	Ø11Ø ØØ11	ØØØØØ RØØ RAM Reg ØØ
CRCR	1	1ø	Ø11Ø 1ØØ1	00000 R00 RAM Reg 00

Status Instructions

Remember the status register:

7	6	5	4	3	2	1	Ø
Flag3	Flag2	Flag1	LINK	OVR	N	С	Z

Field Definitions:

15 14 13 12 9 8 5 4 Ø

Set Status: SETST \emptyset Quad $1\emptyset11$ $1\emptyset1\emptyset$ Opcode

Reset Status: RSTST \emptyset Quad $1\emptyset1\emptyset$ $1\emptyset1\emptyset$ Opcode

Save Status to RAM: SVSTR B/W Quad Ø111 1Ø1Ø RAM Address/Dest

Save Status to Non RAM: SVSTNR B/W Quad Ø111 1Ø1Ø Destination

- Set Status
 - set all ALU bits (Z,C,N,OVR)
 - set LINK
 - set Flag1
 - set Flag2
 - set Flag3
- Reset Status
 - reset all ALU bits (Z,C,N,OVR)
 - reset LINK
 - reset Flag1
 - reset Flag2
 - reset Flag3
- Save Status
 - save status to RAM, ACC or just Y-Bus
- Load Status (Included in the single operand group.
 Also two-operand non-RAM instructions can have status register as destination.)
 - in byte mode only the 4 ALU bits are loaded
 - in word mode all 8 bits are loaded

- ALU status is loaded after all instructions except NOP or status instructions.
- If the status register enable signal (SRE) is high the status register is not updated.
- QLINK is updated after each shift but not after a rotate.
- Flag1, Flag2 and Flag3 can be altered by SETST or RESET. They can also be loaded by load status in the word mode.

Instruction	B/W	Quad		0pcode		
SETST	Ø	11	1Ø11 1Ø1Ø	ØØØ11 SONCZ ØØ1Ø1 SL ØØ11Ø SF1 Ø1ØØ1 SF2 Ø1Ø1Ø SF3	Set OVR,N,C,Z Set LINK Set Flag 1 Set Flag 2 Set Flag 3	
RSTST	Ø	11	1010 1010	ØØØ11 RONCZ ØØ1Ø1 RL ØØ11Ø RF1 Ø1ØØ1 RF2 Ø1Ø1Ø RF3	Reset OVR,N,C,Z Reset LINK Reset Flag 1 Reset Flag 2 Reset Flag 3	

ED29116

Instruction	B/W	Quad	0pcode	RAM Address/Destination
SVSTR	Ø = B 1 = W	1ø	Ø111 1Ø1Ø	ØØØØØ RØØ RAM Reg ØØ
Instruction	B/W	Quad	0pcode	Destination
SVSTNR	Ø = B 1 = W	11	Ø111 1Ø1Ø	ØØØØØ NRY Y Bus ØØØØ1 NRA ACC

Note: • Save-Status instructions store 8 status bits.

- Byte Mode: upper byte of destination remains unchanged
- Word Mode: upper byte of destination is forced to zero
- Load-Status instructions are included in the single-operand group.

Test Status

- All testing is performed on the values stored in the status register.
- There are 12 conditional tests:


7 ALU tests	5 other tests	
Z	LINK	
C	Flag1	
N	Flag2	
OVR	Flag3	
N O OVR	LOW (usually to force	
(N⊕OVR)+Z	an unconditional jum	p)
Z+ C		

- Testing can be performed during the execution of another instruction using the 4 T-bus lines as inputs to select the test.
 - Obviously if status is tested with a status-test instruction no ALU operation is possible in this same cycle
 - Testing using the T_{-bus} lines for test selection permits an ALU operation in the same cycle but requires a wider microword.

Test Status (continued)

Instruction	B/W	Quad		Opcode (CT)		
TEST	Ø	11	1001 1010	ØØØØØ ØØ01Ø ØØ11Ø Ø010Ø Ø10ØØ Ø101Ø Ø111Ø Ø111Ø 1ØØØØ 1Ø01Ø 1Ø11Ø	TNOZ TNO TZ TOVR TLOW TC TZC TN TL TF1 TF2 TF3	Test (N⊕OVR)+Z Test N⊕OVR Test Z Test OVR Test LOW Test C Test Z + C Test N Test LINK Test Flag 1 Test Flag 2 Test Flag 3

Am29116 Timing and Electrical Characteristics



Note: Pin 1 is marked for orientation.

MPR-812

Pin Definitions:

- \bullet Y_Ø-Y₁₅ Y-Bus (input/output)
- & $\bullet \overline{DE}_{Y}$ Y-Bus Output Enable
 - $\overline{\text{OE}}_{\gamma}$ HIGH: Y-Bus output drivers are disabled (high-impedance). Data may be input to the D-latch on Y_0-Y_{15}.
 - $\overline{\text{OE}}_{\gamma}$ LOW: Y-Bus output drivers are enabled (HIGH or LOW). Y_Ø-Y_{15} outputs ALU data.
 - DLE Data Latch Enable
 - DLE HIGH: 16-bit data latch is transparent
 - DLE LOW: 16-bit data latch is latched

Pin Definitions (continued)

- $I_{\emptyset}-I_{15}$ Instruction Inputs (16 pins)
 - used to select one of the operations of the Am29116
 - instructions that require immediate data use these lines as the data path
- IEN Instruction Enable
 - -IEN LOW: . data can be written into the RAM (when the clock is LOW)
 - ACC can accept data during the LOW-HIGH transition of the clock
 - . status register can be updated when $\overline{\mbox{SRE}}$ is LOW
 - -IEN HIGH: . CT is disabled as a function of the instruction inputs
 - should be LOW for the first half
 of the first cycle of an immediate instruction
- SRE Status Register Enable
 - SRE and IEN LOW: status register is updated
 at the end of all instructions
 except: NOOP, Save Status
 & Test Status instructions
 - $\overline{\text{SRE}}$ or $\overline{\text{IEN}}$ HIGH: inhibits the status register

from changing

Pin Definitions (continued)

- CP Clock Pulse (input)
 - CP HIGH:
- . RAM latch is transparent
- CP goes LOW:
- . RAM output is latched.
- The instruction is latched in the first cycle of the execution of an immediate instruction
- CP LOW:
- data is written into the RAM if IEN is LOW and if RAM is the destination of the operation
- CP LOW to HIGH transition:
 - . ACC and status register will accept data if $\overline{\text{IEN}}$ is low
 - at end of the second cycle of an immediate instruction causes the exit from immediate mode and the instruction register becomes transparent again

Pin Definitions (continued)

• T_1 - T_4 Test Bus (input or output)

- OE_T HIGH: the 4 lower status bits (Z, C, N, OVR)

become outputs on T_1 - T_4

- OE_T LOW: T_1 - T_4 are used as inputs to the

condition-code MUX which selects CT

 \bullet OE_T Output Enable for the T-bus

- OE_T LOW: T-bus outputs are disabled (high impedance)

- OE_T HIGH: T-bus outputs are enabled (HIGH or LOW)

• CT Conditional Test

- output from one of twelve condition code signals as selected by the condition-code MUX
- CT HIGH: indicates a passed condition
- CT LOW: indicates a failed condition

Operating Ranges

Part Number	Range	Temperature	v _{CC}		
Am29116DC, DCB	Commercial	$T_A = \emptyset \text{ to } +70^{\circ}\text{C}$	5.ØV plus or minus 5%		
Am29116DM, DMB	Military	T _A = -55 to +125 ^o C	5.0V plus or minus 10%		

ADVANCED MICRO DEVICES 27

СР

IEN

DOUBLE ADDRESS ACCESS TIMING

DISABLE WRITE


RAM DESTINATION

> ENABLE WRITE

ONE CYCLE

RAM SOURCE

IMMEDIATE INSTRUCTION CYCLE TIMING



<u>Switching Characteristics</u>

commercial operating range:

$$T_A = 0^{\circ}$$
 to 70° C, $V_{CC} = 4.75 - 5.25V$, $C_L = 50$ pF

Combinational Delays (nsec)

		Outputs		
	•	Y ₀₋₁₅	T ₁₋₄	СТ
	I ₀₋₄ (ADDR)	79	- 84	-
	I ₀₋₁₅ (DATA)	79	84	-
	I ₀₋₁₅ (INSTR)	79	84	.48
Input	DLE	58**	60	-
	T ₁₋₄	· -	_	39
	СР	56	62	36
	Y ₀₋₁₅	62**	64*	-
	IEN	-	-	43

 $^{^{\}rm e}{\rm Y}_{0-15}$ must be stored in the Data Latch and is source disabled before the delay to ${\rm Y}_{0-15}$ as an output can be measured.

Enable/Disable Times (nsec) $(C_L = 5pF \text{ for disable only})$

		Ena	able	Disable		
From Input	To Output	tpzH	tpzL	tPHZ	t _{PLZ}	
ŌĒY	Y ₀₋₁₅	20	20	20	20	
OET	T ₁₋₄	25	25	25	25	

Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
СР	20	30
DLE	; - \ \ .	15
ĪĒN	22	_

^{**}Guaranteed indirectly by other tests.

<u>Switching Characteristics</u> (continued)

Setup and Hold Times (nsec)

		, j. j.	High-t	o-Low sition				o-High sition					
Input 🛬	With Respect to	Se	Setup		Hold		Setup		Hold		nment		
I ₀₋₄ (RAM ADDR)	СР	(t _{s1}) 24	(t _h	1) 0	_	-	-		Single Al (Source)	DDR		
I ₀₋₄ (RAM ADDR)	CP and IEN both LOW	(t _{s2}) 10	Do I		Change	Change (t _{h7}) 0		0	Two ADDR (Destination)			
I ₀₋₁₅ (DATA)	СР	-	-		- (t _{s8}) 65		(t _{h8}) 0						
I ₀₋₁₅ (INSTR)	СР	(t _{s3})	38 [†]	(t _{h3}) [†] 17	(t _{s9})	65	(t _{h9})	0 .				
IEN HIGH	СР	(t _{s4}	10		_	-	-	(t _{h10})	0	Disable			
IEN LOW	СР		(t _{s5}) 20	-	(t _{h5}) [†] 0	(t _{s11}) 22	<u>-</u>	(t _{h11}) ^{††} 0	_	Enable	Immediate first cycle		
SRE	CP	-	-		_	(t _{s12}) 17		(t _{h12}) 0			•		
Υ	СР	-			_	(t _{s13}) 44	(t _{h13}) 0		•			
Υ	DLE	(t _{s6})	10	(t _{h6}) 6			•	_					
DLE	CP	_				(t _{s14}) 42 .	(t _{h14})	0				

[†]Timing for immediate instruction for the first cycle.
††Status register and accumulator destination only.

Examples of Source Code Lines

TOR1

W, SUBS, TORAA, RØ3 & CONT; RØ3-ACC --> ACC

SOR W, MOVE, SORY, RØ4 & OEY & MADR & CONT; RØ4 --> MAR (via Y-bus)

; (MADR is the MAR write-enable).

SOR

B, MOVE, SOZR, RØØ & NOSRE & RTN ; Ø --> RØØ low byte only.

; Do not alter status.


; Return to caller.

SHFTNR W, SHA, SHUPZ, NRA & CONT; 2.ACC --> ACC

CHAPTER 2

Microprogrammed Control of the Am29116,

Interfaces for the Am29116




The following two pages show two possible applications of the Am29116:

- a controller
- a general purpose CPU


Concentrate on the control sections of these diagrams.

We will discuss other aspects in more detail later.



MPR-835

Controller Based on Am29116



CPU Based on Am29116

Whether you use the Am29116 for

- controller applications
- or as a general purpose CPU

you have to design a microprogrammed computer control unit. (CCU)


Microroutines for controller applications may be different (longer, as algorithms are more complex) from microroutines for general purpose machine instructions. Also, starting addresses may be generated differently.

However, the overall structure of the control unit is the same in both cases:

- the "heart" of the control unit is always the microprogram store and a sequencer for the address generation
- depending on the special application, several subunits may be connected to it: status control, interrupt control, timing control, DMA

The Am29 $\phi\phi$ family of bipolar microprogrammed LSI devices gives you a number of choices for the design of powerful CCU structures.

Microprogram Memory and Sequencer



Sequencer Implementations

- Bitslice solution: use Am29Ø9A/2911A 4-bit-slice sequencer, Am29811 next address control and Am298Ø3 n-way branch devices for maximum flexibility
- Monolithic solution: use Am291Ø for a highly integrated, single-chip sequencer
- In the near future, use Am29112 8-bit-slice interruptable sequencer for very-high-speed, highly-integrated control unit implementations

The following pages give a short introduction to the different devices. A more detailed presentation is given in ED2900A and ED2900B course.

Interfacing to the Am29116:

Let us take a short look at interrupt controller structures.

Am2914 Vectored Priority Interrupt Controller

Distinctive Characteristics:

- Accepts 8 interrupt inputs: Interrupts may be pulses or levels and are stored internally.
- Built-in mask register:
 Six different operations
 can be performed on the mask register.
- Built-in status register:
 Status register holds code for lowest allowed interrupt
- Vectored output:
 Output is binary code for highest priority unmasked interrupt.
- Expandable: Any number of Am2914's may be stacked for large interrupt systems.
- Microprogrammable: Executes 16 different microinstructions. Instruction-enable pin aids in vertical microprogramming.
- High-speed operation: Delay from an interrupt clocked into the interrupt register to interrupt-request output is typically 60 ns.

Am2914 Vectored Priority Interrupt Controller

Microinstruction Set

Microinstruction Description	Microinstruction Code 3 2 1 Ø
Master clear Clear all interrupts Clear interrupts from M-bus Clear interrupts from mask register Clear interrupt, last vector read Read vector Read status register Read mask register Set mask register Load status register Bit clear mask register Bit set mask register Clear mask register Clear mask register Disable interrupt request	ØØØØ ØØØ1 ØØ1Ø ØØ11 Ø1ØØ Ø101 Ø110 Ø111 1000 1001 1010 1011 1100 1101
Load mask register Enable interrupt request	111ø 1111

Am2914 Vectored Priority Interrupt Controller (continued)

Application Suggestions:

For more than 8 interrupt inputs, use several Am2914's connected together. Am29 ϕ 2A carry-look-ahead and Am2913 priority interrupt expander devices are needed.

Implementation of software-level interrupts or firmware-level interrupts is possible. Use the vector mapping PROM output as macro- or micro-address. For more details, refer to ED2900A.

Address and Data Interfacing

- \bullet Am 2950, Am 2951 eight-bit bidirectional I/ \emptyset ports with handshake.
- Am294Ø, Am2942 DMA address generators


Am295Ø / Am2951 Eight-bit Bidirectional I/O Ports with Handshake

Distinctive Characteristics:

- Eight-Bit, Bidirectional I/Ø Port with Handshake -Two eight-bit, back-to-back registers store data moving in both directions between two bidirectional busses.
- Register Full/Empty Flags -On-chip flag flip-flops provide data-transfer handshaking signals.
- Separate Clock, Clock Enable and Three-State Output Enable for Each Register.
- Separate, Edge-Sensitive Clear Control for Each Flag Flip-Flop.
- Inverting and Non-Inverting Versions-The Am2950 provides non-inverting data outputs. The Am2951 provides inverting data outputs.
- 24mA Output Current Sink Capability.

Am295Ø / Am2951 Eight-bit Bidirectional I/O Ports with Handshake

Am2950 BLOCK DIAGRAM



MPR-573

Am2940 DMA Address Generator

Distinctive Characteristics:

- DMA Address Generation Generates memory address, word count and DONE signal for DMA transfer operation.
- Expandable Eight-bit Slice
 Any number of Am2940's can be cascaded to form larger
 memory addresses three devices address 16 megawords.
- Repeat Data Transfer Capability
 Initial memory address and word count are saved so that the data transfer can be repeated.
- Programmable Control Modes
 Provides four types of DMA transfer control plus memory-address increment/decrement.
- High Speed, Bipolar LSI Advanced Low-Power Schottky TTL technology provides typical CLOCK to DONE propagation delay of 5Øns and 24mA output current sink capability.
- Microprogrammable
 Executes 8 different instructions.

2-120

MPR-22

ADVANCED MICRO DEVICES A

Am294Ø Control Modes

- Word count equals zero mode
- Word count compare mode
- Address compare mode
- Word counter carry out mode

Am294Ø Instruction Definitions

12	14	l _o	Octal Code	Function	Mnemonic	Control Mode	Word Reg.	Word Counter	Address Reg.	Address Counter	Control Register	Data D ₀ -D ₇
L	L	L	0	WRITE CONTROL REGISTER	WRCR	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	D ₀ -D ₂ →CR	INPUT
L	L	н	1	READ CONTROL REGISTER	RDCR	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	CR →D ₀ -D ₂ (Note 1)
L	Н	L	2	READ WORD COUNTER	RDWC	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	wc→b
L	н	н	3	READ ADDRESS COUNTER	RDAC	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	AC→D
Ī.,				REINITIALIZE	25.01	0, 2, 3	HOLD	WCR→WC	HOLD	AR→AC	HOLD	Z
Н	L	-	4	COUNTERS	REIN	1	HOLD	ZERO→WC	HOLD	AR→AC	HOLD	Z
н	L	,Н	· 5	LOAD ADDRESS	LDAD	0, 1, 2, 3	HOLD	HOLD	D→AR	D→AC	HOLD	INPUT
				LOAD	10110	0, 2, 3	D→WR	D→WC	HOLD ·	HOLD	HOLD	INPUT
Н	Н	١.	6	WORD COUNT	LDWC	1	D→WR	ZERO→WC	HOLD	HOLD	HOLD	INPUT
Н	н	н	7	ENABLE	ENCT	0, 1, 3	HOLD	ENABLE COUNT	HOLD	ENABLE COUNT	HOLD	z
1	п	П	(COUNTERS	ENCI	2	HOLD	HOLD	HOLD	ENABLE COUNT	HOLD	Z

CR = Control Reg.

AC = Address Counter

AR = Address Reg.

WCR = Word Count Reg.

D = Data

L = LOW

WC = Word Counter

H = HIGH Z = High Impedance

Note 1:

Data Bits D₃-D₇ are high during this instruction.

A 22 pin version of the Am294 \emptyset useable as Am2942:

- DMA address generator
- programmable timer/counter


Bitslice Sequencer

Am29Ø9A, Am2911A microprogram sequencers

Distinctive Characteristics

- 4-bit slice cascadable to any number of microwords
- Internal address register
- Branch input for N-way branches
- Cascadable 4-bit microprogram counter
- ullet 4 x 4 file with stack pointer and push pop control for nesting microsubroutines
- Zero-input for returning to the microcode word at address zero
- Individual OR input for each bit for branching to higher microinstructions (Am29Ø9 only)
- Three-state outputs
- All internal register change state on the LOW-to-HIGH transition of the clock
- Am29Ø9 in 28-pin package
- Am2911 in 2Ø-pin package
- New high-speed versions (Am29Ø9A and Am2911A) are plug-in replacements for original Am29Ø9 and Am2911. Critical path speeds will be improved by about 25%.

Am2909A and Am2911A Sequencers



Am29811A Next Address Control

Used to decode 4 instruction Bits (from the pipeline register) and to generate the control signals for Am29 ϕ 9/11 sequencers.

Distinctive Characteristics

- Next-address control unit for Am29Ø9/11 sequencers
- 16 next address instructions
- Test-input for conditional instructions
- Separate outputs to control the Am2909/11, an independent event counter and a mapping-PROM/branch-address interface

Am29811 A


Next-Address Instructions

		INPUTS			OL	JTPUTS							
MNEMONIC	INSTRUCTION	FUNCTION	TEST INPUT	NEXT ADDR SOURCE	FILE	COUNTER	MAP-E	PLE					
JZ	LLLL	JUMP ZERO	×	D	HOLD	LL.	Н	L					
CJS	LLLH	COND JSB PL	L	PC	HOLD	HOLD	Н	L					
			н	D	PUSH	HOLD	н	L					
JMAP	LLHL	JUMP MAP	X	D	HOLD	HOLD	L	н					
CJP	LLHH	COND JUMP PL	L	PC	HOLD	HOLD	н	L					
		5	н	D	HOLD	HOLD	. н	L					
PUSH	LHLL	PUSH/COND LD CNTR	L	PC	PUSH	HOLD	Н	L					
			н	PC	PUSH	LOAD	H	L					
JSRP	LHLH	COND JSB R/PL	L	R	PUSH	HOLD	H	L					
	•		н	D	PUSH	HOLD	H	L					
CJV	LHHL	COND JUMP VECTOR	L	PC	HOLD	HOLD	Н	Н					
			н.	D	HOLD	HOLD	н	· H					
JRP	LHHH	COND JUMP R/PL	L	R	HOLD	HOLD	Н	L					
			н	D	HOLD	HOLD	н	L					
RFCT		REPEAT LOOP, CNTR # 0	L	F	-HOLD-	DEC	—н—	_[•					
			н	PC	POP	HOLD	н	L					
RPCT	HLLH	REPEAT PL, CNTR ≠ 0	L	D	HOLD	DEC	н	7					
	And American		н '	PC	HOLD	HOLD	н	Ļ					
CRTN	HLHL	COND RTN	L	PC	HOLD	HOLD	н	L					
			н	F	POP	HOLD	н	L					
CJPP	HLHH	COND JUMP PL & POP	L	PC	HOLD	HOLD	н	L					
			н	D	POP	HOLD	н	L					
LDCT	HHLL	LOAD CNTR & CONTINUE	Х	PC	HOLD	LOAD	н	L					
LOOP	HHLH	TEST END LOOP	L	F	HOLD	HOLD	н	L					
			н	PC	POP	HOLD	н	L					
CONT	HHHL	CONTINUE	X	PC	HOLD	HOLD	Н	L					
JP .	нннн	JUMP PL	X	D	HOLD	HOLD	Н	L					

L = LOW H = HIGH X = Don't Care

DEC = Decrement

^{*}LL = Special Case




Am291Ø Supersequencer

Distinctive Characteristics:

- Twelve Bits Wide. Fixed width -- not a slice.
 Address up to 4096 words of microcode with one chip.
 All internal elements are full 12 bits wide.
- Internal Loop Counter
 Pre-settable 12-bit down-counter for repeating instructions and counting Loop iterations
- Four Address Sources
 Microprogram Address may be selected from microprogram
 counter, branch address bus, 5-level push/pop stack, or
 internal holding register
- Sixteen Powerful Microinstructions Executes 16 sequence control instructions, most of which are conditional on external condition input, state of internal loop counter, or both
- Output-Enable Controls for Three Branch Address Sources Built-in decoder function to enable external devices onto the branch-address bus. Eliminates external decoder
- All Registers Positive Edge-triggered Simplifies timing problems. Eliminates long set-up times
- Fast Control from Condition Input
 Delay from condition code input to address output only
 21ns typical

Am291Ø Supersequencer



MPR-106


Am291Ø Supersequencer

Next-Address Instructions

			REG/ CNTR	CCEN = LC	FAIL_ OW and CC = HIGH	CCEN = HI	PASS	REG/	
13-10	MNEMONIC	NAME	CON- TENTS	Y	STACK	Y	STACK	CNTR	ENABLE
0	JZ	JUMP ZERO	х	0	CLEAR	0	CLEAR	HOLD	PL
1	CJS	COND JSB PL	×	PC	HOLD	D	PUSH	HOLD	PL
2	JMAP	JUMP MAP	×	D	HOLD	D	HOLD	HOLD	MAP
3	CJP	COND JUMP PL	×	PC	HOLD	D	HOLD	HOLD	PL
4	PUSH	PUSH/COND LD CNTR	х	PC	PUSH	PC	. PUSH	Note 1	PL
5	JSRP	COND JSB R/PL	×	R	PUSH	D	PUSH	HOLD	PL
6	CJA	COND JUMP VECTOR	Х	PC	HOLD	D .	HOLD	HOLD	VECT
7	JRP	COND JUMP R/PL .	×	R.	HOLD	D .	HOLD	HOLD	PL
8		REPEAT LOOP, CNTR # 0	≠0	F	HOLD	F	HOLD	DEC	PL
°	RFCT		=0	PC	POP	PC	POP"	HOLD	'PL
9	RPCT	REPEAT PL. CNTR ≠ 0	≠0	D	HOLD	D	HOLD	DEC	PL
9	APC:	REPEAT PL, CNTR #0	=0	PC	HOLD	PC	HOLD	HOLD	PL
10	CRTN	COND RTN	×	PC ·	· HOLD	F	POP	HOLD	PL
11	CJPP	COND JUMP PL & POP	×	PC	HOLD	۵	POP ·	HOLD	PL
12	LDCT	LD CNTR & CONTINUE	X	PC	HOLD	PC	HOLD	LOAD	PL
13	LOOP	TEST END LOOP	×	F	HOLD	PC	POP .	.HOLD	PL
14	CONT	CONTINUE	×	PC	HOLD	PC	HOLD	HOLD	PL .
15	TWB	THREE-WAY BRANCH	≠0	F	HOLD	PC	POP .	DEC	PL
15	1 440	INNEE-WAT BRANCH	= 0	D	POP	PC	POP	HOLD	PL

Note 1: If \overline{CCEN} = LOW and \overline{CC} = HIGH, hold; else load. X = Don't Care

A typical computer control unit using the Am2910



MPR-459

ADVANCE INFORMATION

Am29112 Interruptable 8-bit Microprogram Sequencer

Distinctive Characteristics:


- Fast: designed to operate in 10 MHz microprogrammed systems
- Expandable:
 A single Am29112 is 8 bits wide and addresses 256 words of microprogram memory. Two Am29112's may be cascaded to directly address up to 64K of microprogram memory
- Deep stack:
 A 33 deep on-chip stack is used for subroutine linkage, interrupt handling and loop control
- Interruptable at the microprogram level:
 Two kinds of interrupts: maskable and unmaskable
- Powerful loop control:
 Features an 8-bit counter for loop control. When two Am29112's are cascaded, the counters can act as a single 16-bit counter or as two independent 8-bit counters.
- Powerful addressing modes:
 Features direct, multiway, multiway relative and program-counter-relative addressing
- Support for writable control store
- Hold feature:
 A hold pin facilitates multiple-sequencer systems
- 48-pin Hermetic dual-in-line package

Some Speed Considerations...


- pipelining on the microinstruction level reduces microcycle length. A one level pipeline is recommended. A two level pipeline may be faster but complicates microprogramming. (conditional branching may require you to flush the pipeline -refer to ED2900B)
- Parallelism on the microinstruction level is an important feature for high speed systems: the more hardware you control within one microinstruction by different microoperations, the more processing will be done within one cycle. Wide microinstructions and redundant microprogram memory may be the price to pay. Encoding and bitsteering tends to sequentialize your microprograms
- Variable cycle length may also contribute to the speed.
 Use the Am2925 clock generator for cycle length control.

(Pipelining and parallelism may also be used on the macroinstruction level.)

Single-level Pipelined System



Two-level Pipelined System




Am2925 Clock Generator and Microcycle Length Controller

Distinctive Characteristics:

- Crystal controlled oscillator
 Stable operation from 1 MHz to over 31 MHz
- Four microcode controlled clock outputs
 Allows clock cycle length control for 15-30% increase in
 system throughput. Microcode selects one of eight clock
 patterns from 3 to 10 oscillator cycles in length
- System controls for Run/Halt and Single Step:
 Switch debounced inputs provide flexible halt controls
- Slim Ø.3" 24-pin package LSI complexity in minimum board area

Am2925 Clock Generator and Microcycle Length Controller



.